
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126213                       # Number of seconds simulated
sim_ticks                                126213440255                       # Number of ticks simulated
final_tick                               1267848775886                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92483                       # Simulator instruction rate (inst/s)
host_op_rate                                   118424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2496977                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917920                       # Number of bytes of host memory used
host_seconds                                 50546.49                       # Real time elapsed on the host
sim_insts                                  4674704465                       # Number of instructions simulated
sim_ops                                    5985941719                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2475776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1658496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1250688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2142720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7535360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3039616                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3039616                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19342                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12957                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9771                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16740                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 58870                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           23747                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                23747                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     19615787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13140407                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        20283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9909309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16976956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                59703309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14198                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        20283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12170                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60849                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24083140                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24083140                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24083140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     19615787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13140407                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        20283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9909309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16976956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83786449                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151516736                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22325169                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19566567                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741526                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11039116                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10780646                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553063                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54226                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117731083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124083803                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22325169                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12333709                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25248697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5706451                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2139601                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13418249                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095558                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149074121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123825424     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271220      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329036      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947564      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569663      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865143      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845200      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663497      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10757374      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149074121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147345                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.818945                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116751464                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3311409                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25036386                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25294                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949560                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399372                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140059903                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949560                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117224181                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1640058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793312                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24577119                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       889884                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139066665                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89464                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       554697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184690462                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630984613                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630984613                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35794251                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19863                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2750533                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23151746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82244                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000299                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137453852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129110257                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104899                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22905206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49067531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149074121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95316374     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21919665     14.70%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10990586      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7194979      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505860      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880682      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1746670      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436827      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82478      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149074121                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         325432     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139334     25.55%     85.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80623     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101928531     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081868      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21629751     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460186      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129110257                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.852119                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             545389                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004224                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407944919                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160379226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126187850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129655646                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241210                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4221675                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140363                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949560                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1088108                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53182                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137473716                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23151746                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493718                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34242                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878250                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127722028                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21295565                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1388225                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25755550                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19672808                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459985                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.842957                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126300525                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126187850                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72874022                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173038847                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.832831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421143                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23863110                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746294                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145124561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782856                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659227                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102922444     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16385489     11.29%     82.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11833212      8.15%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647223      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013472      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069853      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453475      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901140      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1898253      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145124561                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1898253                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280701007                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278899058                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2442615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.515167                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.515167                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659993                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659993                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590841727                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165785977                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146874087                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151516736                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25222382                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20453560                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2153288                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10020199                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9676043                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2708385                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99159                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110032692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138004318                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25222382                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12384428                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30348032                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7027929                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3403156                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12854762                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1687969                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148631080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.540718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118283048     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2128471      1.43%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3905936      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3545347      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2274072      1.53%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1834906      1.23%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1071830      0.72%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1121133      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14466337      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148631080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166466                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.910819                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108920811                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4863232                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29955831                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50160                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4841045                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4360869                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6140                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166888610                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        48626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4841045                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109804812                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1130774                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2486888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29101408                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1266151                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165018371                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        237420                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547992                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233431912                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    768440877                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    768440877                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184639577                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48792325                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36359                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18180                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4556932                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15624820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7757930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88334                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1738459                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161895278                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150368513                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       167738                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28491341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62708365                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148631080                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011690                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85657759     57.63%     57.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25907365     17.43%     75.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13620323      9.16%     84.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7889995      5.31%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8724093      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3232188      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2875708      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       550235      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173414      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148631080                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         599545     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124116     14.23%     82.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148276     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126625061     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2127846      1.42%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18179      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13876898      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7720529      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150368513                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992422                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             871937                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005799                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450407781                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190423206                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147077434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151240450                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3588319                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133096                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4841045                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         733093                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111294                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161931639                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15624820                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7757930                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18180                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1196238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1205133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2401371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147902587                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13328409                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2465926                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21048556                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21041064                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7720147                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.976147                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147212473                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147077434                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85797711                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241019832                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.970701                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355978                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107534026                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132405842                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29526264                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2174420                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143790035                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920828                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692078                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89322463     62.12%     62.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25233081     17.55%     79.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12533079      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4264023      2.97%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5252099      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1839105      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1293344      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1072179      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2980662      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143790035                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107534026                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132405842                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19661331                       # Number of memory references committed
system.switch_cpus1.commit.loads             12036497                       # Number of loads committed
system.switch_cpus1.commit.membars              18180                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19111580                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119287283                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2730919                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2980662                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302741479                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          328705462                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2885656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107534026                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132405842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107534026                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409012                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409012                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709717                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709717                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665969140                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205864685                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155585998                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36360                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151516736                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25324775                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20747556                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2153458                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10471222                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10029773                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2595428                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99345                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    112614123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             135975597                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25324775                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12625201                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29463243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6416015                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4561985                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13171672                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1681525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150883306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.102551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.527475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121420063     80.47%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2375759      1.57%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4045476      2.68%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2345662      1.55%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1839111      1.22%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1625403      1.08%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          995480      0.66%     89.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2494306      1.65%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13742046      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150883306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167142                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.897430                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       111904582                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5819372                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28838136                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77671                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4243533                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4148234                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     163865805                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4243533                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       112470206                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         646788                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4204997                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28331673                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       986098                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162749918                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101095                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       569921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    229760858                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    757166484                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    757166484                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184219932                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45540917                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36615                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18336                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2867735                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15115455                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7738743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81113                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1807145                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         157420396                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147908880                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        94495                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23224917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51325689                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    150883306                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.980287                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544020                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     90500806     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23170052     15.36%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12535565      8.31%     83.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9246796      6.13%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9017795      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3341969      2.21%     97.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2537396      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       341507      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       191420      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150883306                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         132781     28.17%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176045     37.35%     65.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162531     34.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124826618     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2003615      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18279      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13350865      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7709503      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147908880                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.976188                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             471363                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003187                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    447266924                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    180682302                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144756785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148380243                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       303263                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3129295                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122486                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4243533                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         432506                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58085                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    157457010                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       821002                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15115455                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7738743                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18336                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1137293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2381110                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145604974                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13019270                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2303906                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20728480                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20602466                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7709210                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.960983                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144756936                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144756785                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85591745                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        236983130                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.955385                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361172                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107137145                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132058394                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25398928                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2171372                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    146639773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900563                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711031                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93247135     63.59%     63.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25721343     17.54%     81.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10064912      6.86%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5299540      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4502652      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2174233      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1016864      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1579102      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3033992      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    146639773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107137145                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132058394                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19602417                       # Number of memory references committed
system.switch_cpus2.commit.loads             11986160                       # Number of loads committed
system.switch_cpus2.commit.membars              18278                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19154143                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118887135                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2728954                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3033992                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301063103                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          319159903                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 633430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107137145                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132058394                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107137145                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.414232                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.414232                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707098                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707098                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654863102                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      202073072                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153054062                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36556                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151516736                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23332566                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19235620                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2073139                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9381627                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8936664                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2442603                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91466                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113454916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128203646                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23332566                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11379267                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26775913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6163545                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3905997                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13162085                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1715523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148192686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.061989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.482618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121416773     81.93%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1387556      0.94%     82.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1972370      1.33%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2580585      1.74%     85.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2896524      1.95%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2160008      1.46%     89.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1245770      0.84%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1820564      1.23%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12712536      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148192686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153993                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.846135                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112200004                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5580189                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26294978                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61886                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4055628                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3725997                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154652219                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1277                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4055628                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112978883                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1123868                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3054107                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25581099                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1399100                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153633172                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1124                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        284051                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       577328                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          880                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214233462                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    717754934                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    717754934                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174881761                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39351699                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40449                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23377                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4218153                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14583844                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7582812                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125683                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1655760                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149353169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40431                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139656081                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26561                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21666585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51257107                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6287                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148192686                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.942395                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.504281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89116690     60.14%     60.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23783788     16.05%     76.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13167071      8.89%     85.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8510985      5.74%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7813001      5.27%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3114411      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1886045      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       540693      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       260002      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148192686                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67002     22.73%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98399     33.37%     56.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129432     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117248150     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2137753      1.53%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17072      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12727418      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7525688      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139656081                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.921720                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             294833                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    427826242                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171060539                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137015656                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139950914                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       342095                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3043388                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       186359                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4055628                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         860766                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113952                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149393600                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1404278                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14583844                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7582812                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23359                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         86114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1215658                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1175763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2391421                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137791054                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12554937                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1865027                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20079264                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19303821                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7524327                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.909411                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137015901                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137015656                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80258872                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218063796                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.904294                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368052                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102422037                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125880395                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23521439                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34144                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2107076                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144137058                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.873338                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.681452                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93115054     64.60%     64.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24533590     17.02%     81.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9629914      6.68%     88.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4958603      3.44%     91.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4328142      3.00%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2077394      1.44%     96.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1797922      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       847414      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2849025      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144137058                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102422037                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125880395                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18936909                       # Number of memory references committed
system.switch_cpus3.commit.loads             11540456                       # Number of loads committed
system.switch_cpus3.commit.membars              17072                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18054940                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113463307                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2568517                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2849025                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290689867                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          302859339                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3324050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102422037                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125880395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102422037                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.479337                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.479337                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.675978                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.675978                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       620884857                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190092828                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144900402                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34144                       # number of misc regfile writes
system.l2.replacements                          58898                       # number of replacements
system.l2.tagsinuse                       8191.915056                       # Cycle average of tags in use
system.l2.total_refs                           522332                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67090                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.785542                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.531504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.454496                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2004.686371                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.169876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1439.961171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      1.904153                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1081.526340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.163732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1878.612792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            384.059578                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            431.177468                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            383.130462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            521.537114                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.244713                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.175777                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.132022                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.229323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.046882                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.052634                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.046769                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.063664                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999990                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        30215                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28815                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25734                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        36747                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  121511                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44325                       # number of Writeback hits
system.l2.Writeback_hits::total                 44325                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        30215                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25734                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        36747                       # number of demand (read+write) hits
system.l2.demand_hits::total                   121511                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        30215                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28815                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25734                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        36747                       # number of overall hits
system.l2.overall_hits::total                  121511                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        19342                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12957                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9751                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        16736                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 58846                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  24                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        19342                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12957                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9771                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        16740                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58870                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        19342                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12957                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9771                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        16740                       # number of overall misses
system.l2.overall_misses::total                 58870                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3157737                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4008721323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2665914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2756577904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      3818918                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2144432904                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2388952                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3554625372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12476389024                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      3839910                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       650672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4490582                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3157737                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4008721323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2665914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2756577904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      3818918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2148272814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2388952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3555276044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12480879606                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3157737                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4008721323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2665914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2756577904                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      3818918                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2148272814                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2388952                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3555276044                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12480879606                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        35485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        53483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              180357                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44325                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44325                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                24                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41772                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        35505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        53487                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               180381                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41772                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        35505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        53487                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              180381                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.390298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.310184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.274792                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.312922                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.326275                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.390298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.310184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.275201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.312973                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.326365                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.390298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.310184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.275201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.312973                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.326365                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 225552.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207254.747337                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 212748.159605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 190945.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 219919.280484                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 199079.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 212393.963432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 212017.622676                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 191995.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       162668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 187107.583333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 225552.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207254.747337                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 212748.159605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 190945.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 219862.124041                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 199079.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 212382.081481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212007.467403                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 225552.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207254.747337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 212748.159605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 190945.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 219862.124041                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 199079.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 212382.081481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212007.467403                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                23747                       # number of writebacks
system.l2.writebacks::total                     23747                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        19342                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12957                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9751                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        16736                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            58846                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             24                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        19342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        16740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58870                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        19342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        16740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58870                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2344551                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2881645991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2001881526                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2652677                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1576389850                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1689400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2579148034                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9047603196                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      2674552                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       417457                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3092009                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2344551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2881645991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2001881526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2652677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1579064402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1689400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2579565491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9050695205                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2344551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2881645991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2001881526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2652677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1579064402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1689400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2579565491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9050695205                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.390298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.310184                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.274792                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.312922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.326275                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.390298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.310184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.275201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.312973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.326365                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.390298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.310184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.275201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.312973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.326365                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167467.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148983.868835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154501.931466                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 132633.850000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 161664.429289                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 140783.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 154107.793619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 153750.521633                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 133727.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 104364.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 128833.708333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 167467.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148983.868835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 154501.931466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 132633.850000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 161607.246137                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 140783.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 154095.907467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153740.363598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 167467.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148983.868835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 154501.931466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 132633.850000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 161607.246137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 140783.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 154095.907467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153740.363598                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.726775                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013450346                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873290.842884                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.726775                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021998                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866549                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13418232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13418232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13418232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13418232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13418232                       # number of overall hits
system.cpu0.icache.overall_hits::total       13418232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4145943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4145943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4145943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4145943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4145943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4145943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13418249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13418249                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13418249                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13418249                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13418249                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13418249                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       243879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       243879                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       243879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       243879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       243879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       243879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3274337                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3274337                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3274337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3274337                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3274337                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3274337                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 233881.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 233881.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 233881.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 233881.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 233881.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 233881.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49557                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245041333                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49813                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4919.224560                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.453186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.546814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825989                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174011                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19258560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19258560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23592052                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23592052                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23592052                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23592052                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       192505                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192505                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       192505                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        192505                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       192505                       # number of overall misses
system.cpu0.dcache.overall_misses::total       192505                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26551935512                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26551935512                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26551935512                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26551935512                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26551935512                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26551935512                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19451065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19451065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23784557                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23784557                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23784557                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23784557                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009897                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009897                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008094                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008094                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008094                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008094                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 137928.549970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 137928.549970                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137928.549970                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137928.549970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137928.549970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137928.549970                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7233                       # number of writebacks
system.cpu0.dcache.writebacks::total             7233                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       142948                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       142948                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       142948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       142948                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       142948                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       142948                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49557                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49557                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49557                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49557                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6149493009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6149493009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6149493009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6149493009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6149493009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6149493009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124089.291301                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 124089.291301                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 124089.291301                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 124089.291301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 124089.291301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 124089.291301                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997231                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097494431                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370398.339093                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997231                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12854747                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12854747                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12854747                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12854747                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12854747                       # number of overall hits
system.cpu1.icache.overall_hits::total       12854747                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3091708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3091708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3091708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3091708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3091708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3091708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12854762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12854762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12854762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12854762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12854762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12854762                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 206113.866667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 206113.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 206113.866667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2782114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2782114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2782114                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198722.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41772                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182207445                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42028                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4335.382245                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.644406                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.355594                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908767                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091233                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10025593                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10025593                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7589050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7589050                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18180                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18180                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18180                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18180                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17614643                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17614643                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17614643                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17614643                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126650                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126650                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126650                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126650                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126650                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16791752125                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16791752125                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16791752125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16791752125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16791752125                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16791752125                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10152243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10152243                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7589050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7589050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18180                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17741293                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17741293                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17741293                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17741293                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012475                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012475                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 132583.909396                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 132583.909396                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 132583.909396                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132583.909396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 132583.909396                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132583.909396                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8971                       # number of writebacks
system.cpu1.dcache.writebacks::total             8971                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84878                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84878                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84878                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84878                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84878                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41772                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41772                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41772                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41772                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4748154133                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4748154133                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4748154133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4748154133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4748154133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4748154133                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113668.345614                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113668.345614                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113668.345614                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113668.345614                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113668.345614                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113668.345614                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.465941                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101112938                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2362903.300429                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.465941                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027990                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742734                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13171651                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13171651                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13171651                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13171651                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13171651                       # number of overall hits
system.cpu2.icache.overall_hits::total       13171651                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4306634                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4306634                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4306634                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4306634                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4306634                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4306634                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13171672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13171672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13171672                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13171672                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13171672                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13171672                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 205077.809524                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 205077.809524                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 205077.809524                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 205077.809524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 205077.809524                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 205077.809524                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3985118                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3985118                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3985118                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3985118                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3985118                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3985118                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199255.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 199255.900000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 199255.900000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 199255.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 199255.900000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 199255.900000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35505                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176915082                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35761                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4947.151422                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.165039                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.834961                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902988                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097012                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9713555                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9713555                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7579267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7579267                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18313                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18313                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18278                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18278                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17292822                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17292822                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17292822                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17292822                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        90748                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        90748                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          163                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        90911                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         90911                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        90911                       # number of overall misses
system.cpu2.dcache.overall_misses::total        90911                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10168596625                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10168596625                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     32523026                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     32523026                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10201119651                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10201119651                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10201119651                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10201119651                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9804303                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9804303                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7579430                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7579430                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18278                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17383733                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17383733                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17383733                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17383733                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005230                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005230                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112053.121005                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112053.121005                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 199527.766871                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 199527.766871                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112209.959752                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112209.959752                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112209.959752                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112209.959752                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       376725                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 188362.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7919                       # number of writebacks
system.cpu2.dcache.writebacks::total             7919                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55263                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55263                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          143                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55406                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55406                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55406                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35485                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35505                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35505                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3909175009                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3909175009                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4009666                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4009666                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3913184675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3913184675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3913184675                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3913184675                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003619                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002042                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002042                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110164.154121                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110164.154121                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 200483.300000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 200483.300000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110215.030982                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110215.030982                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110215.030982                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110215.030982                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997193                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098215265                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218616.696970                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997193                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13162070                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13162070                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13162070                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13162070                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13162070                       # number of overall hits
system.cpu3.icache.overall_hits::total       13162070                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3024018                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3024018                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3024018                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3024018                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3024018                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3024018                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13162085                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13162085                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13162085                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13162085                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13162085                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13162085                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 201601.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 201601.200000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 201601.200000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 201601.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 201601.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 201601.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2499392                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2499392                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2499392                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2499392                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2499392                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2499392                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 208282.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 208282.666667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 208282.666667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 208282.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 208282.666667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 208282.666667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53487                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185822902                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53743                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3457.620565                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.714888                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.285112                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912949                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087051                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9348054                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9348054                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7358514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7358514                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18083                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18083                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17072                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17072                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16706568                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16706568                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16706568                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16706568                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       154429                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       154429                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2814                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2814                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       157243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        157243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       157243                       # number of overall misses
system.cpu3.dcache.overall_misses::total       157243                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20634499478                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20634499478                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    478485862                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    478485862                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  21112985340                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  21112985340                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  21112985340                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  21112985340                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9502483                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9502483                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7361328                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7361328                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17072                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16863811                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16863811                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16863811                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16863811                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016251                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016251                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000382                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000382                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009324                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009324                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009324                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009324                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 133618.034683                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 133618.034683                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 170037.619758                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 170037.619758                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 134269.794776                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 134269.794776                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 134269.794776                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 134269.794776                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1393184                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 139318.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20202                       # number of writebacks
system.cpu3.dcache.writebacks::total            20202                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       100946                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       100946                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2810                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2810                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       103756                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       103756                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       103756                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       103756                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53483                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53483                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53487                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53487                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53487                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53487                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6112102896                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6112102896                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       683872                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       683872                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6112786768                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6112786768                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6112786768                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6112786768                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003172                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003172                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114281.227605                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114281.227605                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       170968                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       170968                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114285.466898                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114285.466898                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114285.466898                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114285.466898                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
