<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-8_Lab6_FIR_PE_Emulation/emulation/Gowin/fir_pe_wrapper/impl/gwsynthesis/fir_pe_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-8_Lab6_FIR_PE_Emulation/emulation/Gowin/fir_pe_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-8_Lab6_FIR_PE_Emulation/emulation/Gowin/fir_pe_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Feb 11 15:31:52 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>341</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>344</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>354.732(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>122.724(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>991.852</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[15]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>8.093</td>
</tr>
<tr>
<td>2</td>
<td>991.952</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[13]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>7.993</td>
</tr>
<tr>
<td>3</td>
<td>991.954</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[14]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>7.990</td>
</tr>
<tr>
<td>4</td>
<td>992.054</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[12]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>7.890</td>
</tr>
<tr>
<td>5</td>
<td>992.061</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[11]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>7.892</td>
</tr>
<tr>
<td>6</td>
<td>992.182</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>7.771</td>
</tr>
<tr>
<td>7</td>
<td>992.943</td>
<td>u_fir_pe.XinL[3]_DFFE_Q/Q</td>
<td>u_fir_pe._y[9]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.027</td>
<td>7.019</td>
</tr>
<tr>
<td>8</td>
<td>993.125</td>
<td>Cin[6]_DFFE_Q/Q</td>
<td>u_fir_pe._y[8]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.049</td>
<td>6.826</td>
</tr>
<tr>
<td>9</td>
<td>993.927</td>
<td>Cin[6]_DFFE_Q/Q</td>
<td>u_fir_pe._y[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.049</td>
<td>6.024</td>
</tr>
<tr>
<td>10</td>
<td>994.125</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>5.773</td>
</tr>
<tr>
<td>11</td>
<td>994.131</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>5.775</td>
</tr>
<tr>
<td>12</td>
<td>994.231</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>5.675</td>
</tr>
<tr>
<td>13</td>
<td>994.234</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.005</td>
<td>5.673</td>
</tr>
<tr>
<td>14</td>
<td>994.491</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>5.410</td>
</tr>
<tr>
<td>15</td>
<td>996.082</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>3.815</td>
</tr>
<tr>
<td>16</td>
<td>997.181</td>
<td>vectOut[0][5]_DFFE_Q/Q</td>
<td>vectOut[0][5]_DFFRE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>2.726</td>
</tr>
<tr>
<td>17</td>
<td>997.208</td>
<td>Cin[0]_DFFE_Q/Q</td>
<td>u_fir_pe._y[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>2.689</td>
</tr>
<tr>
<td>18</td>
<td>997.379</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
<td>u_fir_pe.Yin3[3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.044</td>
<td>2.265</td>
</tr>
<tr>
<td>19</td>
<td>997.379</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.044</td>
<td>2.265</td>
</tr>
<tr>
<td>20</td>
<td>997.382</td>
<td>vectOut[0][2]_DFFE_Q/Q</td>
<td>vectOut[0][2]_DFFRE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.045</td>
<td>2.509</td>
</tr>
<tr>
<td>21</td>
<td>997.412</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.265</td>
</tr>
<tr>
<td>22</td>
<td>997.414</td>
<td>vectOut[0][3]_DFFE_Q/Q</td>
<td>vectOut[0][3]_DFFRE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.032</td>
<td>2.490</td>
</tr>
<tr>
<td>23</td>
<td>997.508</td>
<td>vectOut[1]_DFFE_Q/Q</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>2.429</td>
</tr>
<tr>
<td>24</td>
<td>997.526</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
<td>u_fir_pe.Yin1[3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.158</td>
</tr>
<tr>
<td>25</td>
<td>997.646</td>
<td>u_fir_pe.LoadCtl[2]_DFF_Q/Q</td>
<td>u_fir_pe.Yin2[3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.031</td>
<td>2.011</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.299</td>
<td>Xin[0]_DFFE_Q/Q</td>
<td>u_fir_pe.XinL[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>2</td>
<td>0.299</td>
<td>Xin[0]_DFFE_Q/Q</td>
<td>u_fir_pe.XinH[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.363</td>
</tr>
<tr>
<td>3</td>
<td>0.300</td>
<td>Vld_DFF_Q/Q</td>
<td>u_fir_pe.y[9]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.231</td>
</tr>
<tr>
<td>4</td>
<td>0.300</td>
<td>Vld_DFF_Q/Q</td>
<td>u_fir_pe._y[2]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.231</td>
</tr>
<tr>
<td>5</td>
<td>0.302</td>
<td>u_fir_pe.XinH[2]_DFFE_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.366</td>
</tr>
<tr>
<td>6</td>
<td>0.304</td>
<td>u_fir_pe.y[11]_DFFE_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.334</td>
<td>Yin[2]_DFFE_Q/Q</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[1][4]_DFFE_Q/Q</td>
<td>Yin[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[1][2]_DFFE_Q/Q</td>
<td>Xin[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[0][6]_DFFE_Q/Q</td>
<td>Cin[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>Cin[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>Cin[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.342</td>
<td>Xin[3]_DFFE_Q/Q</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>14</td>
<td>0.343</td>
<td>Yin[0]_DFFE_Q/Q</td>
<td>u_fir_pe.Yin1[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.385</td>
</tr>
<tr>
<td>15</td>
<td>0.344</td>
<td>Yin[1]_DFFE_Q/Q</td>
<td>u_fir_pe.Yin0[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.388</td>
</tr>
<tr>
<td>16</td>
<td>0.345</td>
<td>Xin[2]_DFFE_Q/Q</td>
<td>u_fir_pe.XinL[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.385</td>
</tr>
<tr>
<td>17</td>
<td>0.345</td>
<td>Xin[2]_DFFE_Q/Q</td>
<td>u_fir_pe.XinH[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.385</td>
</tr>
<tr>
<td>18</td>
<td>0.346</td>
<td>Xin[3]_DFFE_Q/Q</td>
<td>u_fir_pe.XinL[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>0.386</td>
</tr>
<tr>
<td>19</td>
<td>0.357</td>
<td>u_fir_pe._y[10]_DFFE_Q/Q</td>
<td>u_fir_pe.y[10]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.370</td>
</tr>
<tr>
<td>20</td>
<td>0.357</td>
<td>u_fir_pe._y[0]_DFFE_Q/Q</td>
<td>u_fir_pe.y[0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.370</td>
</tr>
<tr>
<td>21</td>
<td>0.370</td>
<td>u_fir_pe._y[12]_DFFE_Q/Q</td>
<td>u_fir_pe.y[12]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>22</td>
<td>0.370</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>Yin[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>23</td>
<td>0.370</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>Yin[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>24</td>
<td>0.370</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>Xin[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.370</td>
<td>stimIn[0][7]_DFFE_Q/Q</td>
<td>Cin[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][7]_DFFRE_D</td>
</tr>
<tr>
<td>2</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir_pe._y[3]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir_pe._y[5]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir_pe._y[4]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir_pe.LoadCtl[3]_DFF_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[15]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>5.460</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_1/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.656</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][B]</td>
<td>u_fir_pe._y[13]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[13]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[1][A]</td>
<td>u_fir_pe._y[14]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.806</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[14]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[1][B]</td>
<td>u_fir_pe._y[15]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>10.102</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[15]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>10.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[15]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_fir_pe._y[15]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_fir_pe._y[15]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.982, 36.855%; route: 4.727, 58.418%; tC2Q: 0.382, 4.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[13]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>5.460</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_1/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.656</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][B]</td>
<td>u_fir_pe._y[13]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>10.002</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[13]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[13]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_fir_pe._y[13]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][B]</td>
<td>u_fir_pe._y[13]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.882, 36.065%; route: 4.727, 59.149%; tC2Q: 0.382, 4.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[14]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>5.460</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_1/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.656</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.706</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][B]</td>
<td>u_fir_pe._y[13]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.756</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[13]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[1][A]</td>
<td>u_fir_pe._y[14]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>10.000</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[14]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[14]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>u_fir_pe._y[14]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>u_fir_pe._y[14]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 36.045%; route: 4.727, 59.168%; tC2Q: 0.382, 4.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>5.460</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_1/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.656</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.656</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.900</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[12]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.780, 35.234%; route: 4.727, 59.918%; tC2Q: 0.382, 4.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>5.460</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_1/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.606</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.902</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[11]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.902</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[11]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>u_fir_pe._y[11]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.783, 35.255%; route: 4.727, 59.899%; tC2Q: 0.382, 4.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>4.260</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_I3_LUT2_F/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_1/I3</td>
</tr>
<tr>
<td>5.460</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_1/F</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/I0</td>
</tr>
<tr>
<td>5.596</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[2]_LUT4_I0_F_MUX2_LUT5_I1/O</td>
</tr>
<tr>
<td>7.065</td>
<td>1.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>7.662</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>7.748</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>7.835</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.050</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.781</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[10]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.661, 34.245%; route: 4.727, 60.833%; tC2Q: 0.382, 4.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinL[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_fir_pe.XinL[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.368</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>86</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinL[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>5.007</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>u_fir_pe.Yin2[0]_LUT3_I0_F_LUT3_I0_1_F_MUX2_LUT5_I0/S0</td>
</tr>
<tr>
<td>5.260</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin2[0]_LUT3_I0_F_LUT3_I0_1_F_MUX2_LUT5_I0/O</td>
</tr>
<tr>
<td>5.260</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.361</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>5.462</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I1_MUX2_LUT5_O_I0_LUT4_F_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>5.630</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.146</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[2][A]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.282</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.767</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>7.020</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.288</td>
<td>1.269</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[1][B]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.020</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[9]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_fir_pe._y[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_fir_pe._y[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.091, 29.793%; route: 4.561, 64.972%; tC2Q: 0.368, 5.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[8]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>Cin[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.360</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">Cin[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.395</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.481</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>4.654</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>5.389</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F/I2</td>
</tr>
<tr>
<td>5.905</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[9]_DFFE_Q_D_ALU_SUM_I1_MUX2_LUT5_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.741</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td>u_fir_pe._y[8]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>6.994</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C38[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[8]_DFFE_Q_D_ALU_SUM_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.073</td>
<td>1.079</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[1][A]</td>
<td>u_fir_pe._y[8]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>8.804</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[8]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>8.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[8]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_fir_pe._y[8]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[8]_DFFE_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_fir_pe._y[8]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.421, 35.470%; route: 4.023, 58.927%; tC2Q: 0.382, 5.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>Cin[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.360</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>61</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">Cin[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.733</td>
<td>1.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/I0</td>
</tr>
<tr>
<td>4.259</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.395</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.481</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>4.654</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F_I0_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.386</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[2][A]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>5.902</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM_I1_LUT4_F_I1_LUT2_F/F</td>
</tr>
<tr>
<td>5.907</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td>u_fir_pe._y[6]_DFFE_Q_D_ALU_SUM_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>6.369</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[6]_DFFE_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>7.149</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[0][A]</td>
<td>u_fir_pe._y[6]_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>7.705</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[6]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C34[0][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>8.001</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[7]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>8.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[7]_DFFE_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>u_fir_pe._y[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.751, 45.673%; route: 2.890, 47.977%; tC2Q: 0.382, 6.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.332</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.469</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.689</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1/I3</td>
</tr>
<tr>
<td>5.215</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.070</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.854</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][A]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.410</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][A]</td>
<td>u_fir_pe._y[4]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.510</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[4]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][B]</td>
<td>u_fir_pe._y[5]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.560</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[5]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.560</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C34[0][A]</td>
<td>u_fir_pe._y[6]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.804</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[6]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>7.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>u_fir_pe._y[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[6]_DFFE_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>u_fir_pe._y[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.772, 48.029%; route: 2.632, 45.604%; tC2Q: 0.368, 6.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.332</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.469</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.689</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1/I3</td>
</tr>
<tr>
<td>5.215</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.070</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.854</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][A]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.410</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][A]</td>
<td>u_fir_pe._y[4]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.510</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[4]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][B]</td>
<td>u_fir_pe._y[5]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.806</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[5]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>7.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_fir_pe._y[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.001</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[5]_DFFE_Q</td>
</tr>
<tr>
<td>1001.938</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>u_fir_pe._y[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.775, 48.052%; route: 2.632, 45.584%; tC2Q: 0.368, 6.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.332</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.469</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.689</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1/I3</td>
</tr>
<tr>
<td>5.215</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.070</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.854</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][A]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.410</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.706</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>7.706</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_fir_pe._y[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.001</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[3]_DFFE_Q</td>
</tr>
<tr>
<td>1001.938</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_fir_pe._y[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.675, 47.137%; route: 2.632, 46.388%; tC2Q: 0.368, 6.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.332</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.469</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.689</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1/I3</td>
</tr>
<tr>
<td>5.215</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.070</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.854</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][A]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>7.410</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td>u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[3]_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][A]</td>
<td>u_fir_pe._y[4]_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>7.704</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[4]_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>7.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_fir_pe._y[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1002.001</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[4]_DFFE_Q</td>
</tr>
<tr>
<td>1001.938</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>u_fir_pe._y[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.672, 47.113%; route: 2.632, 46.408%; tC2Q: 0.368, 6.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.332</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.469</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.689</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[1][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1/I3</td>
</tr>
<tr>
<td>5.215</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C37[1][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/I3</td>
</tr>
<tr>
<td>6.070</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_1_F_LUT4_I3_1/F</td>
</tr>
<tr>
<td>6.070</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[3][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.206</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe._y[2]_DFFE_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>7.441</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.996</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[2]_DFFE_Q</td>
</tr>
<tr>
<td>1001.933</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.822, 33.688%; route: 3.220, 59.519%; tC2Q: 0.368, 6.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.806</td>
<td>1.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.332</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C37[0][A]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.469</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.629</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>u_fir_pe.Yin0[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>5.044</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.846</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fir_pe._y[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[1]_DFFE_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>u_fir_pe._y[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.077, 28.244%; route: 2.370, 62.123%; tC2Q: 0.368, 9.633%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][5]_DFFRE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>vectOut[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">vectOut[0][5]_DFFRE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>vectOut[0][5]_DFFRE_D/CLK</td>
</tr>
<tr>
<td>1001.932</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>vectOut[0][5]_DFFRE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.344, 85.970%; tC2Q: 0.382, 14.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.467</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[3][A]</td>
<td>u_fir_pe.Yin0[0]_LUT3_I1/I0</td>
</tr>
<tr>
<td>3.882</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C36[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.Yin0[0]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.720</td>
<td>0.837</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>u_fir_pe._y[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe._y[0]_DFFE_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>u_fir_pe._y[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 15.435%; route: 1.906, 70.897%; tC2Q: 0.368, 13.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin3[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>2.777</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][B]</td>
<td>u_fir_pe.LoadCtl[3]_LUT4_I0/I2</td>
</tr>
<tr>
<td>3.192</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C33[3][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.LoadCtl[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>4.287</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin3[3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>u_fir_pe.Yin3[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.666</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][A]</td>
<td>u_fir_pe.Yin3[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 18.322%; route: 1.483, 65.453%; tC2Q: 0.368, 16.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>2.777</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[3][B]</td>
<td>u_fir_pe.LoadCtl[3]_LUT4_I0/I2</td>
</tr>
<tr>
<td>3.192</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C33[3][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.LoadCtl[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>4.287</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin3[2]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.666</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 18.322%; route: 1.483, 65.453%; tC2Q: 0.368, 16.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFRE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.526</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFRE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>vectOut[0][2]_DFFRE_D/CLK</td>
</tr>
<tr>
<td>1001.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>vectOut[0][2]_DFFRE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.045</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 84.753%; tC2Q: 0.382, 15.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>2.777</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td>u_fir_pe.XinH[1]_DFFE_Q_CE_LUT2_F/I0</td>
</tr>
<tr>
<td>3.192</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.XinH[1]_DFFE_Q_CE_LUT2_F/F</td>
</tr>
<tr>
<td>4.287</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 18.322%; route: 1.483, 65.453%; tC2Q: 0.368, 16.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][3]_DFFRE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.500</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFRE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>vectOut[0][3]_DFFRE_D/CLK</td>
</tr>
<tr>
<td>1001.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>vectOut[0][3]_DFFRE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.108, 84.639%; tC2Q: 0.382, 15.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>vectOut[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td style=" font-weight:bold;">vectOut[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td>vectOut[1]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.068</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1]_LUT3_I2/F</td>
</tr>
<tr>
<td>4.451</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">Dout_emu[0]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 21.668%; route: 1.520, 62.584%; tC2Q: 0.382, 15.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin1[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>u_fir_pe.LoadCtl[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.389</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe.LoadCtl[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>2.777</td>
<td>0.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[3][A]</td>
<td>u_fir_pe.XinH[1]_DFFE_Q_CE_LUT2_F/I0</td>
</tr>
<tr>
<td>3.192</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.XinH[1]_DFFE_Q_CE_LUT2_F/F</td>
</tr>
<tr>
<td>4.179</td>
<td>0.987</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin1[3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_fir_pe.Yin1[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.706</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_fir_pe.Yin1[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.415, 19.235%; route: 1.375, 63.731%; tC2Q: 0.368, 17.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.LoadCtl[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin2[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>u_fir_pe.LoadCtl[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C32[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe.LoadCtl[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>2.749</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fir_pe.LoadCtl[2]_LUT3_I0/I0</td>
</tr>
<tr>
<td>3.266</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir_pe.LoadCtl[2]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.036</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin2[3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>u_fir_pe.Yin2[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][B]</td>
<td>u_fir_pe.Yin2[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 25.668%; route: 1.112, 55.314%; tC2Q: 0.382, 19.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.243%; route: 1.311, 65.757%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinL[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>Xin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">Xin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinL[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>u_fir_pe.XinL[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.XinL[0]_DFFE_Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[2][A]</td>
<td>u_fir_pe.XinL[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinH[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>Xin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" font-weight:bold;">Xin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fir_pe.XinH[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.XinH[0]_DFFE_Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_fir_pe.XinH[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>Vld_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.y[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td>Vld_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R5C33[2][A]</td>
<td style=" font-weight:bold;">Vld_DFF_Q/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td style=" font-weight:bold;">u_fir_pe.y[9]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>u_fir_pe.y[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>u_fir_pe.y[9]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>Vld_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe._y[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td>Vld_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R5C33[2][A]</td>
<td style=" font-weight:bold;">Vld_DFF_Q/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[2]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.114</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>u_fir_pe._y[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.XinH[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td>u_fir_pe.XinH[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>29</td>
<td>R7C35[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.385</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>vectOut[0][2]_DFFE_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.538</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][2]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe.y[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_fir_pe.y[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">u_fir_pe.y[11]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>u_fir_pe.y[11]_LUT4_I0/I0</td>
</tr>
<tr>
<td>1.541</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">u_fir_pe.y[11]_LUT4_I0/F</td>
</tr>
<tr>
<td>1.541</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>Yin[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">Yin[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin3[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.186</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.Yin3[2]_DFFE_Q</td>
</tr>
<tr>
<td>1.199</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C34[2][B]</td>
<td>u_fir_pe.Yin3[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C36[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">Yin[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>Yin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Xin[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>stimIn[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">Xin[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>Xin[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>Xin[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cin[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>stimIn[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.292</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">Cin[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>Cin[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.176</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>Cin[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cin[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td style=" font-weight:bold;">Cin[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>Cin[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[0][A]</td>
<td>Cin[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[1][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C40[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td style=" font-weight:bold;">Cin[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.208</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C40[2][A]</td>
<td>Cin[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>Xin[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">Xin[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>u_fir_pe.XinH[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin1[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>Yin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">Yin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.572</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin1[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fir_pe.Yin1[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.Yin1[0]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>u_fir_pe.Yin1[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.Yin0[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>Yin[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">Yin[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.575</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe.Yin0[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_fir_pe.Yin0[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.Yin0[1]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>u_fir_pe.Yin0[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 62.887%; tC2Q: 0.144, 37.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinL[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>Xin[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">Xin[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinL[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_fir_pe.XinL[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.XinL[2]_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[1][A]</td>
<td>u_fir_pe.XinL[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinH[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>Xin[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">Xin[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe.XinH[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][B]</td>
<td>u_fir_pe.XinH[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.XinH[2]_DFFE_Q</td>
</tr>
<tr>
<td>1.219</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[2][B]</td>
<td>u_fir_pe.XinH[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.XinL[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>Xin[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">Xin[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe.XinL[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.166</td>
<td>0.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_fir_pe.XinL[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir_pe.XinL[3]_DFFE_Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>u_fir_pe.XinL[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.908%; route: 0.491, 42.092%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe._y[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.y[10]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>u_fir_pe._y[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[10]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" font-weight:bold;">u_fir_pe.y[10]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>u_fir_pe.y[10]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>u_fir_pe.y[10]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 61.081%; tC2Q: 0.144, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe._y[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.y[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td>u_fir_pe._y[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][B]</td>
<td style=" font-weight:bold;">u_fir_pe._y[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td style=" font-weight:bold;">u_fir_pe.y[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>u_fir_pe.y[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>u_fir_pe.y[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 61.081%; tC2Q: 0.144, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir_pe._y[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir_pe.y[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td>u_fir_pe._y[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C35[0][A]</td>
<td style=" font-weight:bold;">u_fir_pe._y[12]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" font-weight:bold;">u_fir_pe.y[12]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT61[A]</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>u_fir_pe.y[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.191</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>u_fir_pe.y[12]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Yin[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">Yin[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>Yin[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>Yin[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">Yin[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>Yin[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Xin[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" font-weight:bold;">Xin[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>Xin[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>Xin[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.164</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cin[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>stimIn[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.295</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">Cin[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>51</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.151</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>Cin[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.164</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>Cin[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.714%; route: 0.475, 41.286%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][7]_DFFRE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][7]_DFFRE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][7]_DFFRE_D/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>Yin[0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Yin[0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>Yin[1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Yin[1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir_pe._y[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir_pe._y[3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir_pe._y[3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir_pe._y[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir_pe._y[5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir_pe._y[5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir_pe._y[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir_pe._y[4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir_pe._y[4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir_pe.LoadCtl[3]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir_pe.LoadCtl[3]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir_pe.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir_pe.LoadCtl[3]_DFF_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>87</td>
<td>Cin[5]</td>
<td>992.633</td>
<td>1.844</td>
</tr>
<tr>
<td>86</td>
<td>u_fir_pe.XinL[3]</td>
<td>992.547</td>
<td>2.639</td>
</tr>
<tr>
<td>81</td>
<td>u_fir_pe.XinL[2]</td>
<td>992.948</td>
<td>1.920</td>
</tr>
<tr>
<td>73</td>
<td>Cin[4]</td>
<td>992.776</td>
<td>1.649</td>
</tr>
<tr>
<td>61</td>
<td>Cin[6]</td>
<td>992.615</td>
<td>1.373</td>
</tr>
<tr>
<td>61</td>
<td>u_fir_pe.clk</td>
<td>991.852</td>
<td>1.354</td>
</tr>
<tr>
<td>60</td>
<td>Cin[2]</td>
<td>991.914</td>
<td>1.270</td>
</tr>
<tr>
<td>51</td>
<td>clk_emu_IBUF_I_O</td>
<td>991.914</td>
<td>1.359</td>
</tr>
<tr>
<td>49</td>
<td>Cin[3]</td>
<td>992.940</td>
<td>1.700</td>
</tr>
<tr>
<td>46</td>
<td>u_fir_pe.XinL[1]</td>
<td>992.636</td>
<td>2.026</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C41</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C36</td>
<td>31.94%</td>
</tr>
<tr>
<td>R11C39</td>
<td>30.56%</td>
</tr>
<tr>
<td>R6C40</td>
<td>29.17%</td>
</tr>
<tr>
<td>R11C36</td>
<td>29.17%</td>
</tr>
<tr>
<td>R5C40</td>
<td>29.17%</td>
</tr>
<tr>
<td>R7C37</td>
<td>29.17%</td>
</tr>
<tr>
<td>R4C32</td>
<td>27.78%</td>
</tr>
<tr>
<td>R6C41</td>
<td>27.78%</td>
</tr>
<tr>
<td>R4C33</td>
<td>27.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
