Analysis & Elaboration report for CPUDesign
Thu Feb 15 10:30:30 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: register:R0
  5. Parameter Settings for User Entity Instance: register:R1
  6. Parameter Settings for User Entity Instance: register:R2
  7. Parameter Settings for User Entity Instance: register:R3
  8. Parameter Settings for User Entity Instance: register:R4
  9. Parameter Settings for User Entity Instance: register:R5
 10. Parameter Settings for User Entity Instance: register:R6
 11. Parameter Settings for User Entity Instance: register:R7
 12. Parameter Settings for User Entity Instance: register:R8
 13. Parameter Settings for User Entity Instance: register:R9
 14. Parameter Settings for User Entity Instance: register:R10
 15. Parameter Settings for User Entity Instance: register:R11
 16. Parameter Settings for User Entity Instance: register:R12
 17. Parameter Settings for User Entity Instance: register:R13
 18. Parameter Settings for User Entity Instance: register:R14
 19. Parameter Settings for User Entity Instance: register:R15
 20. Parameter Settings for User Entity Instance: register:Y
 21. Parameter Settings for User Entity Instance: register:HI
 22. Parameter Settings for User Entity Instance: register:LO
 23. Parameter Settings for User Entity Instance: register:Zhigh
 24. Parameter Settings for User Entity Instance: register:Zlow
 25. Parameter Settings for User Entity Instance: register:PC
 26. Parameter Settings for User Entity Instance: registerMDR:MDR|register:reg_MDR
 27. Parameter Settings for User Entity Instance: alu_32:alu_32
 28. Analysis & Elaboration Settings
 29. Port Connectivity Checks: "Bus:bus"
 30. Port Connectivity Checks: "alu_32:alu_32|and_32:and_32"
 31. Port Connectivity Checks: "alu_32:alu_32|subtracter:subtracter|adder:final_op"
 32. Port Connectivity Checks: "alu_32:alu_32|subtracter:subtracter|adder:perform_2s_comp"
 33. Port Connectivity Checks: "alu_32:alu_32|subtracter:subtracter"
 34. Port Connectivity Checks: "alu_32:alu_32|adder:adder"
 35. Port Connectivity Checks: "alu_32:alu_32"
 36. Port Connectivity Checks: "register:Y"
 37. Analysis & Elaboration Messages
 38. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Thu Feb 15 10:30:30 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; CPUDesign                                   ;
; Top-level Entity Name         ; Datapath                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R0            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R1            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R2            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R3            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R4            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R5            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R6            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R7            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R8            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R9            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R10           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R11           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R12           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R13           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R14           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:R15           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Y             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:HI            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:LO            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Zhigh         ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:Zlow          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register:PC            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer  ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerMDR:MDR|register:reg_MDR ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer            ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer            ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_32:alu_32 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Add            ; 00011 ; Unsigned Binary                   ;
; Sub            ; 00100 ; Unsigned Binary                   ;
; Shr            ; 00101 ; Unsigned Binary                   ;
; Shra           ; 00110 ; Unsigned Binary                   ;
; Shl            ; 00111 ; Unsigned Binary                   ;
; Ror            ; 01000 ; Unsigned Binary                   ;
; Rol            ; 01001 ; Unsigned Binary                   ;
; And            ; 01010 ; Unsigned Binary                   ;
; Or             ; 01011 ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Datapath           ; CPUDesign          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Bus:bus"                                                                                                                                                            ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_sign_extended ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "C_sign_extended[31..1]" will be connected to GND. ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu_32|and_32:and_32"                                                                                         ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                                                  ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; And_out ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; z       ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu_32|subtracter:subtracter|adder:final_op"                                                                                                                                                      ;
+-------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                                                            ;
+-------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; twos_compliment_A ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                             ;
; B                 ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; difference        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                             ;
; A                 ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; Result            ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu_32|subtracter:subtracter|adder:perform_2s_comp"                                                                                                         ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type    ; Severity         ; Details                                                                                                                                      ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; negative_A        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; one               ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; twos_compliment_A ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; A                 ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; B                 ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Result            ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu_32|subtracter:subtracter"                                                                                    ;
+------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type    ; Severity         ; Details                                                                                                  ;
+------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Sub_out    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; difference ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu_32|adder:adder"                                                                                                                                                                     ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                                                                                                                            ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A       ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B       ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Add_out ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                             ;
; Result  ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+---------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_32:alu_32"                                                                                                                                          ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; B             ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "B[31..5]" will be connected to GND.    ;
; opcode        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "opcode[4..1]" will be connected to GND. ;
; output_result ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "output_result[31..1]" have no fanouts             ;
; output_result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; HI            ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "HI[31..1]" have no fanouts                        ;
; HI            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; LO            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:Y"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; BusMuxIn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 15 10:30:22 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesign -c CPUDesign --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_1 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_2_to_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/adder.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 1
    Info (12023): Found entity 2: registerMDR File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file subtracter.v
    Info (12023): Found entity 1: subtracter File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_32_tb.v
    Info (12023): Found entity 1: and_32_tb File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_32.v
    Info (12023): Found entity 1: and_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/and_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_32.v
    Info (12023): Found entity 1: alu_32 File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: Bus File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/mux_32_to_1.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file encoder_32_to_5.v
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(45): created implicit net for "HIin" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 45
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for "LOin" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 46
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for "Zhighin" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 47
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for "Zlowin" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 48
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for "ZHighout" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(54): created implicit net for "ZLowout" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(62): created implicit net for "C_sign_extended" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 62
Warning (10236): Verilog HDL Implicit Net warning at subtracter.v(12): created implicit net for "Result" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at alu_32.v(19): created implicit net for "Result" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at alu_32.v(20): created implicit net for "Difference" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at alu_32.v(21): created implicit net for "z" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 21
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Info (12128): Elaborating entity "register" for hierarchy "register:R0" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 27
Info (12128): Elaborating entity "registerMDR" for hierarchy "registerMDR:MDR" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 50
Info (12128): Elaborating entity "mux_2_1" for hierarchy "registerMDR:MDR|mux_2_1:MDMux" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/register.v Line: 21
Info (12128): Elaborating entity "alu_32" for hierarchy "alu_32:alu_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 54
Warning (10858): Verilog HDL warning at alu_32.v(14): object And_out used but never assigned File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at alu_32.v(14): object "Not_out" assigned a value but never read File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 14
Warning (10270): Verilog HDL Case Statement warning at alu_32.v(28): incomplete case statement has no default case item File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at alu_32.v(28): inferring latch(es) for variable "output_result", which holds its previous value in one or more paths through the always construct File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Warning (10030): Net "And_out" at alu_32.v(14) has no driver or initial value, using a default initial value '0' File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 14
Warning (10034): Output port "HI" at alu_32.v(1) has no driver File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 1
Warning (10034): Output port "LO" at alu_32.v(1) has no driver File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 1
Info (10041): Inferred latch for "output_result[0]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[1]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[2]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[3]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[4]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[5]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[6]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[7]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[8]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[9]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[10]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[11]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[12]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[13]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[14]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[15]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[16]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[17]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[18]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[19]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[20]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[21]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[22]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[23]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[24]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[25]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[26]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[27]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[28]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[29]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[30]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (10041): Inferred latch for "output_result[31]" at alu_32.v(28) File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 28
Info (12128): Elaborating entity "adder" for hierarchy "alu_32:alu_32|adder:adder" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 19
Info (12128): Elaborating entity "subtracter" for hierarchy "alu_32:alu_32|subtracter:subtracter" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at subtracter.v(4): object "negative_A" assigned a value but never read File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 4
Warning (10036): Verilog HDL or VHDL warning at subtracter.v(5): object "one" assigned a value but never read File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 5
Warning (10034): Output port "difference" at subtracter.v(1) has no driver File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 1
Info (12128): Elaborating entity "and_32" for hierarchy "alu_32:alu_32|and_32:and_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 21
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/Datapath.v Line: 62
Error (12002): Port "And_out" does not exist in macrofunction "and_32" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 21
Error (12002): Port "difference" does not exist in macrofunction "final_op" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 19
Error (12002): Port "twos_compliment_A" does not exist in macrofunction "final_op" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 19
Error (12002): Port "negative_A" does not exist in macrofunction "perform_2s_comp" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 13
Error (12002): Port "one" does not exist in macrofunction "perform_2s_comp" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 13
Error (12002): Port "twos_compliment_A" does not exist in macrofunction "perform_2s_comp" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/subtracter.v Line: 13
Error (12002): Port "Sub_out" does not exist in macrofunction "subtracter" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 20
Error (12002): Port "Add_out" does not exist in macrofunction "adder" File: C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/alu_32.v Line: 19
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 23 warnings
    Error: Peak virtual memory: 4776 megabytes
    Error: Processing ended: Thu Feb 15 10:30:30 2024
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:06


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/steve/OneDrive/Desktop/eng_stuff/FOURTH_YEAR/ELEC374/mini-SRC/output_files/CPUDesign.map.smsg.


