
Selected circuits
===================
 - **Bitwidth**: 8
 - **Pareto filtration critera**: pwr - ep


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8s_pwr_0_425_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8s_pwr_0_425_ep_00_gen.v) [Verilog PDK45](mul8s_pwr_0_425_ep_00_pdk45.v)  [C](mul8s_pwr_0_425_ep_00.c) |
| mul8s_pwr_0_369_ep_49 | 32.0 | 128 | 49.8046875 | 2.4009424633 |  [Verilog generic](mul8s_pwr_0_369_ep_49_gen.v) [Verilog PDK45](mul8s_pwr_0_369_ep_49_pdk45.v)  [C](mul8s_pwr_0_369_ep_49.c) |
| mul8s_pwr_0_301_ep_74 | 53.33398 | 255 | 74.609375 | 4.4119727217 |  [Verilog generic](mul8s_pwr_0_301_ep_74_gen.v) [Verilog PDK45](mul8s_pwr_0_301_ep_74_pdk45.v)  [C](mul8s_pwr_0_301_ep_74.c) |
| mul8s_pwr_0_237_ep_87 | 224.0 | 896 | 87.158203125 | 15.7193912735 |  [Verilog generic](mul8s_pwr_0_237_ep_87_gen.v) [Verilog PDK45](mul8s_pwr_0_237_ep_87_pdk45.v)  [C](mul8s_pwr_0_237_ep_87.c) |
| mul8s_pwr_0_000_ep_99 | 6111.9 | 16383 | 99.21875 | 793.383662914 |  [Verilog generic](mul8s_pwr_0_000_ep_99_gen.v) [Verilog PDK45](mul8s_pwr_0_000_ep_99_pdk45.v)  [C](mul8s_pwr_0_000_ep_99.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             