--- a/arch/mips/cpu/start.S
+++ b/arch/mips/cpu/start.S
@@ -129,6 +129,81 @@ ENTRY(_start)
 #endif
 
 reset:
+#ifdef CONFIG_SOC_QCA955X
+	/*
+	 * Clearing CP0 registers - This is generally required for the MIPS-24k
+	 * core used by Atheros.
+	 */
+	mtc0	zero, $0
+	mtc0	zero, $1
+	mtc0	zero, $2
+	mtc0	zero, $3
+	mtc0	zero, $4
+	mtc0	zero, $5
+	mtc0	zero, $6
+	mtc0	zero, $7
+	mtc0	zero, $8
+	mtc0	zero, $9
+	mtc0	zero, $10
+	mtc0	zero, $11
+	li	t0, 0x10000004
+	mtc0	t0, $12
+	mtc0	zero, $13
+	mtc0	zero, $14
+	mtc0	zero, $15
+	mtc0	zero, $16
+
+#ifdef CONFIG_MACH_QCA955x
+/*
+ * Workaround recommended by MIPS for the Scorpion Freeze issue
+ */
+#define CONFIG_SCO_JRCD		1
+#define CONFIG_SCO_IAGN		!CONFIG_SCO_JRCD
+
+#if CONFIG_SCO_IAGN && CONFIG_SCO_JRCD
+#error Both CONFIG_SCO_IAGN and CONFIG_SCO_JRCD set
+#endif
+
+#if CONFIG_SCO_JRCD
+	/*
+	 * JR Cache Prediction Disable. Disables JR target address prediction.
+	 * Bit [0], CP0 Register 16, Select 6
+	 *	0 - JR cache target address prediction is enabled.
+	 *	1 - JR cache target address prediction is not enabled.
+	 */
+	mfc0	t0,	$16,	6
+	li	t1,	(1 << 0)
+	or	t0,	t0,	t1
+	mtc0	t0,	$16,	6
+#endif
+
+#if CONFIG_SCO_IAGN
+	/*
+	 * Bit [25], CP0 Register 16, Select 7
+	 * Selective control of out-of-order behavior: issue ALU-side or
+	 * load/store-side instructions (respectively) in program order.
+	 */
+	mfc0	t0,	$16,	7
+	li	t1,	(1 << 25)
+	or	t0,	t0,	t1
+	mtc0	t0,	$16,	7
+#endif
+#endif /* CONFIG_MACH_QCA955x */
+
+#define pref_on		0
+
+#if pref_on
+#define prefetch_val	3
+	mfc0	t0,	$16,	7
+	li	t1,	~(3 << 11)
+	and	t0,	t0,	t1
+	li	t1,	(prefetch_val << 11)
+	or	t0,	t0,	t1
+	mtc0	t0,	$16,	7
+#endif
+
+#endif /* CONFIG_SOC_QCA955X *
+
 #if __mips_isa_rev >= 6
 	mfc0	t0, CP0_CONFIG, 5
 	and	t0, t0, MIPS_CONF5_VP
