{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743592606285 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743592606285 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743592606286 ""}
{ "Info" "" "" "2025.04.02.08:16:59 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.04.02.08:16:59 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1743592619194 ""}
{ "Info" "" "" "2025.04.02.08:16:59 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.04.02.08:16:59 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1743592619199 ""}
{ "Info" "soc_system_generation.rpt" "" "2025.04.02.08:17:10 Info: Saving generation log to /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Saving generation log to /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system" 0 0 "Shell" 0 -1 1743592630282 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1743592630283 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2025.04.02.08:17:10 Info: qsys-generate /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system" {  } {  } 0 0 "2025.04.02.08:17:10 Info: qsys-generate /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system" 0 0 "Shell" 0 -1 1743592630286 ""}
{ "Info" "soc_system.qsys" "" "2025.04.02.08:17:10 Info: Loading pratica04" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Loading pratica04" 0 0 "Shell" 0 -1 1743592630311 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Reading input file" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Reading input file" 0 0 "Shell" 0 -1 1743592630324 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1743592630326 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module ILC" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1743592630326 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592630327 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1743592630327 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743592630327 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743592630328 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592630328 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1743592630328 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592630328 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1743592630329 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592630329 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1743592630329 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1743592630330 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1743592630331 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592630346 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1743592630346 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1743592630346 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1743592630347 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592630347 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1743592630347 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1743592630348 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1743592630348 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1743592630348 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1743592630349 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Building connections" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Building connections" 0 0 "Shell" 0 -1 1743592630350 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743592630352 ""}
{ "Info" "" "" "2025.04.02.08:17:10 Info: Validating" {  } {  } 0 0 "2025.04.02.08:17:10 Info: Validating" 0 0 "Shell" 0 -1 1743592630352 ""}
{ "Info" "" "" "2025.04.02.08:17:14 Info: Done reading input file" {  } {  } 0 0 "2025.04.02.08:17:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1743592634294 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592635489 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592635489 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1743592635490 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592635490 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1743592635492 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1743592635493 ""}
{ "Info" "" "" "2025.04.02.08:17:15 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.02.08:17:15 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1743592635493 ""}
{ "Info" "" "" "2025.04.02.08:17:16 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2025.04.02.08:17:16 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1743592636648 ""}
{ "Info" "" "" "2025.04.02.08:17:18 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2025.04.02.08:17:18 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1743592638967 ""}
{ "Info" "" "" "2025.04.02.08:17:19 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2025.04.02.08:17:19 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1743592639948 ""}
{ "Info" "" "" "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1743592640112 ""}
{ "Info" "" "" "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1743592640112 ""}
{ "Info" "" "" "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1743592640113 ""}
{ "Info" "" "" "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2025.04.02.08:17:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1743592640113 ""}
{ "Warning" "" "" "2025.04.02.08:17:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:17:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592640254 ""}
{ "Warning" "" "" "2025.04.02.08:17:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:17:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592640254 ""}
{ "Warning" "" "" "2025.04.02.08:17:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:17:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592640254 ""}
{ "Warning" "" "" "2025.04.02.08:17:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:17:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592640255 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1743592642277 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592642284 ""}
{ "Info" "  ]" "" "2025.04.02.08:17:22 Info: button_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_5419539660526453950.dir/0003_button_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0003_button_pio_gen" {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_5419539660526453950.dir/0003_button_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1743592642284 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592642409 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592642410 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592642410 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1743592642411 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592642416 ""}
{ "Info" "  ]" "" "2025.04.02.08:17:22 Info: dipsw_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_5419539660526453950.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_5419539660526453950.dir/0004_dipsw_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1743592642416 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592642510 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592642510 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592642510 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592642510 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\",\n2025.04.02.08:17:22 Info: dipsw_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\",\n2025.04.02.08:17:22 Info: dipsw_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592642511 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592642511 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592642511 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592642511 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1743592642512 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1743592642589 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.04.02.08:17:22 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1743592642590 ""}
{ "Info" "" "" "2025.04.02.08:17:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2025.04.02.08:17:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1743592642973 ""}
{ "Info" "" "" "2025.04.02.08:17:23 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:17:23 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592643247 ""}
{ "Info" "" "" "2025.04.02.08:17:23 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.04.02.08:17:23 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1743592643918 ""}
{ "Info" "" "" "2025.04.02.08:17:23 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:17:23 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592643928 ""}
{ "Info" "  ]" "" "2025.04.02.08:17:23 Info: jtag_uart:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_5419539660526453950.dir/0005_jtag_uart_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2025.04.02.08:17:23 Info: jtag_uart:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_5419539660526453950.dir/0005_jtag_uart_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1743592643931 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592644044 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592644045 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1743592644046 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592644051 ""}
{ "Info" "  ]" "" "2025.04.02.08:17:24 Info: led_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_5419539660526453950.dir/0006_led_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0006_led_pio_gen" {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_5419539660526453950.dir/0006_led_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt0180_5419539660526453950.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1743592644051 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592644128 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1743592644129 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1743592644130 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1743592644132 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644267 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.02.08:17:24 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1743592644352 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644704 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644726 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644754 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644778 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644816 ""}
{ "Info" "" "" "2025.04.02.08:17:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592644841 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1743592645125 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1743592645235 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:17:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592645345 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1743592645438 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1743592645441 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1743592645443 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1743592645445 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1743592645448 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1743592645463 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1743592645467 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1743592645470 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1743592645478 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1743592645481 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1743592645484 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1743592645487 ""}
{ "Info" "" "" "2025.04.02.08:17:25 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.04.02.08:17:25 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1743592645491 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1743592663091 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663094 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663095 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663097 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1743592663185 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1743592663186 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663187 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1743592663188 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663188 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1743592663189 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663189 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663190 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592663197 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592663205 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1743592663209 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663209 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663209 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663210 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663210 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663211 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663211 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663211 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663212 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663212 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663212 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592663216 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592663226 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663226 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592663229 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592663235 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663235 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592663256 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1743592663258 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663258 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1743592663259 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663259 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592663266 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592663270 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1743592663272 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663273 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663273 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592663276 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592663286 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663286 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592663289 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592663297 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663297 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1743592663298 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663298 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663298 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663298 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592663303 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592663309 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592663312 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592663318 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663318 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592663320 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663328 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1743592663330 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663330 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663330 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592663335 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592663339 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592663341 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592663347 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663348 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592663354 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663354 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592663372 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1743592663423 ""}
{ "Info" "verbosity_pkg.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663423 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663424 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663424 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663424 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663424 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663424 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1743592663424 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592663428 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:17:43 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592663431 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" {  } {  } 0 0 "2025.04.02.08:17:43 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" 0 0 "Shell" 0 -1 1743592663431 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.02.08:17:43 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743592663461 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1743592663461 ""}
{ "Info" "" "" "2025.04.02.08:17:43 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.04.02.08:17:43 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1743592663461 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.02.08:17:43 Info: sim-script-gen --spd=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/soc_system.spd --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:43 Info: sim-script-gen --spd=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/soc_system.spd --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592663461 ""}
{ "Info" " --use-relative-paths=true" "" "2025.04.02.08:17:43 Info: Doing: ip-make-simscript --spd=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/soc_system.spd --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Doing: ip-make-simscript --spd=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/soc_system.spd --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592663463 ""}
{ "Info" " directory:" "" "2025.04.02.08:17:43 Info: Generating the following file(s) for MODELSIM simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Generating the following file(s) for MODELSIM simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592663969 ""}
{ "Info" "msim_setup.tcl" "" "2025.04.02.08:17:43 Info:     mentor" {  } {  } 0 0 "2025.04.02.08:17:43 Info:     mentor" 0 0 "Shell" 0 -1 1743592663969 ""}
{ "Info" " directory:" "" "2025.04.02.08:17:43 Info: Generating the following file(s) for VCS simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Generating the following file(s) for VCS simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592663976 ""}
{ "Info" "vcs_setup.sh" "" "2025.04.02.08:17:43 Info:     synopsys/vcs" {  } {  } 0 0 "2025.04.02.08:17:43 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1743592663976 ""}
{ "Info" " directory:" "" "2025.04.02.08:17:43 Info: Generating the following file(s) for VCSMX simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:43 Info: Generating the following file(s) for VCSMX simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592663989 ""}
{ "Info" "synopsys_sim.setup" "" "2025.04.02.08:17:43 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.02.08:17:43 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1743592663989 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.04.02.08:17:43 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.04.02.08:17:43 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1743592663989 ""}
{ "Info" " directory:" "" "2025.04.02.08:17:44 Info: Generating the following file(s) for NCSIM simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Generating the following file(s) for NCSIM simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592664010 ""}
{ "Info" "cds.lib" "" "2025.04.02.08:17:44 Info:     cadence" {  } {  } 0 0 "2025.04.02.08:17:44 Info:     cadence" 0 0 "Shell" 0 -1 1743592664011 ""}
{ "Info" "hdl.var" "" "2025.04.02.08:17:44 Info:     cadence" {  } {  } 0 0 "2025.04.02.08:17:44 Info:     cadence" 0 0 "Shell" 0 -1 1743592664013 ""}
{ "Info" "ncsim_setup.sh" "" "2025.04.02.08:17:44 Info:     cadence" {  } {  } 0 0 "2025.04.02.08:17:44 Info:     cadence" 0 0 "Shell" 0 -1 1743592664013 ""}
{ "Info" " directory" "" "2025.04.02.08:17:44 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2025.04.02.08:17:44 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1743592664013 ""}
{ "Info" " directory:" "" "2025.04.02.08:17:44 Info: Generating the following file(s) for RIVIERA simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Generating the following file(s) for RIVIERA simulator in /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.04.02.08:17:44 Info:     aldec" {  } {  } 0 0 "2025.04.02.08:17:44 Info:     aldec" 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "." "" "2025.04.02.08:17:44 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" {  } {  } 0 0 "2025.04.02.08:17:44 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/simulation" 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.04.02.08:17:44 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.04.02.08:17:44 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2025.04.02.08:17:44 Info: qsys-generate /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system.qsys --block-symbol-file --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04" {  } {  } 0 0 "2025.04.02.08:17:44 Info: qsys-generate /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system.qsys --block-symbol-file --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04" 0 0 "Shell" 0 -1 1743592664019 ""}
{ "Info" "soc_system.qsys" "" "2025.04.02.08:17:44 Info: Loading pratica04" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Loading pratica04" 0 0 "Shell" 0 -1 1743592664021 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Reading input file" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Reading input file" 0 0 "Shell" 0 -1 1743592664030 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1743592664031 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module ILC" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1743592664031 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592664031 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1743592664031 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743592664031 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1743592664032 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1743592664034 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1743592664037 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1743592664038 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1743592664038 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1743592664038 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Building connections" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Building connections" 0 0 "Shell" 0 -1 1743592664038 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743592664039 ""}
{ "Info" "" "" "2025.04.02.08:17:44 Info: Validating" {  } {  } 0 0 "2025.04.02.08:17:44 Info: Validating" 0 0 "Shell" 0 -1 1743592664039 ""}
{ "Info" "" "" "2025.04.02.08:17:47 Info: Done reading input file" {  } {  } 0 0 "2025.04.02.08:17:47 Info: Done reading input file" 0 0 "Shell" 0 -1 1743592667628 ""}
{ "Info" "" "" "2025.04.02.08:17:48 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2025.04.02.08:17:48 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:17:48 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2025.04.02.08:17:48 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592668710 ""}
{ "Info" "" "" "2025.04.02.08:17:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63\n2025.04.02.08:17:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:17:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63\n2025.04.02.08:17:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592668710 ""}
{ "Info" "" "" "2025.04.02.08:17:48 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2025.04.02.08:17:48 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2025.04.02.08:17:48 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.02.08:17:48 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board\n2025.04.02.08:17:48 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2025.04.02.08:17:48 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1743592668711 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.02.08:17:49 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743592669030 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Finished: Create block symbol file (.bsf)\n2025.04.02.08:17:49 Info:" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Finished: Create block symbol file (.bsf)\n2025.04.02.08:17:49 Info:" 0 0 "Shell" 0 -1 1743592669030 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1743592669031 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2025.04.02.08:17:49 Info: qsys-generate /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system.qsys --synthesis=VERILOG --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system" {  } {  } 0 0 "2025.04.02.08:17:49 Info: qsys-generate /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system.qsys --synthesis=VERILOG --output-directory=/home/pedro/Documentos/FPGA_PDS/pratica04/soc_system" 0 0 "Shell" 0 -1 1743592669031 ""}
{ "Info" "soc_system.qsys" "" "2025.04.02.08:17:49 Info: Loading pratica04" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Loading pratica04" 0 0 "Shell" 0 -1 1743592669033 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Reading input file" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Reading input file" 0 0 "Shell" 0 -1 1743592669040 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding ILC \[interrupt_latency_counter 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding ILC \[interrupt_latency_counter 20.1\]" 0 0 "Shell" 0 -1 1743592669041 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module ILC" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1743592669041 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding button_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592669041 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module button_pio" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding clk_0 \[clock_source 20.1\]" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding dipsw_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1743592669042 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding fpga_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592669043 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1743592669043 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding hps_0 \[altera_hps 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding hps_0 \[altera_hps 20.1\]" 0 0 "Shell" 0 -1 1743592669043 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module hps_0" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1743592669044 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding hps_only_master \[altera_jtag_avalon_master 20.1\]" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding led_pio \[altera_avalon_pio 20.1\]" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module led_pio" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 20.1\]" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1743592669047 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" 0 0 "Shell" 0 -1 1743592669048 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1743592669048 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Building connections" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Building connections" 0 0 "Shell" 0 -1 1743592669048 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Parameterizing connections" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1743592669049 ""}
{ "Info" "" "" "2025.04.02.08:17:49 Info: Validating" {  } {  } 0 0 "2025.04.02.08:17:49 Info: Validating" 0 0 "Shell" 0 -1 1743592669049 ""}
{ "Info" "" "" "2025.04.02.08:17:52 Info: Done reading input file" {  } {  } 0 0 "2025.04.02.08:17:52 Info: Done reading input file" 0 0 "Shell" 0 -1 1743592672740 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592673713 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1743592673713 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1743592673713 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592673713 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1743592673714 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1743592673714 ""}
{ "Info" "" "" "2025.04.02.08:17:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2025.04.02.08:17:53 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1743592673714 ""}
{ "Info" "" "" "2025.04.02.08:17:55 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.04.02.08:17:55 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1743592675287 ""}
{ "Info" "" "" "2025.04.02.08:17:56 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2025.04.02.08:17:56 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1743592676626 ""}
{ "Info" "" "" "2025.04.02.08:17:57 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2025.04.02.08:17:57 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1743592677190 ""}
{ "Info" "" "" "2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.\n2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.\n2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1743592677312 ""}
{ "Info" "" "" "2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2025.04.02.08:17:57 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1743592677312 ""}
{ "Warning" "" "" "2025.04.02.08:17:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:17:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592677422 ""}
{ "Warning" "" "" "2025.04.02.08:17:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2025.04.02.08:17:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1743592677422 ""}
{ "Warning" "" "" "2025.04.02.08:17:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:17:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592677425 ""}
{ "Warning" "" "" "2025.04.02.08:17:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2025.04.02.08:17:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1743592677426 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1743592679179 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592679203 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:17:59 Info: button_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_5419539660526453950.dir/0059_button_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0059_button_pio_gen/" {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt0180_5419539660526453950.dir/0059_button_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1743592679205 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1743592679335 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1743592679336 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592679368 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:17:59 Info: dipsw_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_5419539660526453950.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt0180_5419539660526453950.dir/0060_dipsw_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1743592679368 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1743592679471 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1743592679472 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1743592679519 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2025.04.02.08:17:59 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1743592679519 ""}
{ "Info" "" "" "2025.04.02.08:17:59 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2025.04.02.08:17:59 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1743592679910 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2025.04.02.08:18:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1743592680177 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1743592680496 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592680525 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:18:00 Info: jtag_uart:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_5419539660526453950.dir/0061_jtag_uart_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt0180_5419539660526453950.dir/0061_jtag_uart_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1743592680525 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1743592680633 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1743592680634 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2025.04.02.08:18:00 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'\n2025.04.02.08:18:00 Info: led_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_5419539660526453950.dir/0062_led_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0062_led_pio_gen/" {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'\n2025.04.02.08:18:00 Info: led_pio:   Generation command is \[exec /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/pedro/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/pedro/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/pedro/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt0180_5419539660526453950.dir/0062_led_pio_gen/ --quartus_dir=/home/pedro/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt0180_5419539660526453950.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1743592680640 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio: perl: warning: Setting locale failed." {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio: perl: warning: Setting locale failed." 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio: perl: warning: Please check that your locale settings:" {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio: perl: warning: Please check that your locale settings:" 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio:     LANGUAGE = (unset)," {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio:     LANGUAGE = (unset)," 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio:     LC_ALL = (unset)," {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio:     LC_ALL = (unset)," 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio:     LC_CTYPE = \"en_US.UTF-8\"," 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio:     LANG = \"C\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio:     LANG = \"C\"" 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio:     are supported and installed on your system." {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio:     are supported and installed on your system." 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio: perl: warning: Falling back to the standard locale (\"C\")." 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1743592680724 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1743592680725 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1743592680726 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:00 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592680805 ""}
{ "Info" "" "" "2025.04.02.08:18:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.04.02.08:18:00 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1743592680858 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681191 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681210 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681229 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681256 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681272 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681291 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1743592681461 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1743592681552 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1743592681644 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1743592681715 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1743592681716 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1743592681717 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1743592681719 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1743592681720 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1743592681721 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1743592681724 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1743592681724 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1743592681724 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1743592681725 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1743592681725 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1743592681726 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1743592681727 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1743592681777 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1743592681846 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1743592681847 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1743592681847 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1743592681848 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592681851 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592681854 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1743592681855 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681856 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681856 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681856 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592681858 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592681864 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592681865 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592681875 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681876 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592681892 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1743592681893 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1743592681893 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592681897 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1743592681900 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1743592681901 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681901 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681901 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592681903 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592681909 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681910 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592681911 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592681919 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681920 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1743592681920 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681921 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681921 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681921 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592681925 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592681928 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592681930 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592681936 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681936 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1743592681939 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592681950 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681950 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1743592681951 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681952 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681952 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1743592681958 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1743592681962 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1743592681964 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1743592681969 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681969 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1743592681975 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" {  } {  } 0 0 "2025.04.02.08:18:01 Info: Reusing file /home/pedro/Documentos/FPGA_PDS/pratica04/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1743592681975 ""}
{ "Info" "" "" "2025.04.02.08:18:01 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2025.04.02.08:18:01 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1743592681991 ""}
{ "Info" "" "" "2025.04.02.08:18:13 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2025.04.02.08:18:13 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1743592693617 ""}
{ "Info" "" "" "2025.04.02.08:18:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:18:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592693623 ""}
{ "Info" "" "" "2025.04.02.08:18:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2025.04.02.08:18:13 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1743592693625 ""}
{ "Info" "" "" "2025.04.02.08:18:13 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2025.04.02.08:18:13 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1743592693625 ""}
{ "Info" "" "" "2025.04.02.08:18:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.04.02.08:18:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1743592694339 ""}
{ "Info" "" "" "2025.04.02.08:18:14 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.04.02.08:18:14 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1743592694340 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1743592698645 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743592698645 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743592699283 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1743592699283 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/pedro/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/pedro/intelFPGA_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1743592703010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743592703010 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 08:18:23 2025 " "Processing ended: Wed Apr  2 08:18:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743592703010 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743592703010 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:01 " "Total CPU time (on all processors): 00:04:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743592703010 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1743592703010 ""}
