# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 15:31:13  October 07, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		prob1_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY processor
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:31:13  OCTOBER 07, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_23 -to clk_clk
set_location_assignment PIN_88 -to pio_1_external_connection_export[0]
set_location_assignment PIN_89 -to pio_1_external_connection_export[1]
set_location_assignment PIN_90 -to pio_1_external_connection_export[2]
set_location_assignment PIN_87 -to pio_0_external_connection_export[0]
set_location_assignment PIN_86 -to pio_0_external_connection_export[1]
set_location_assignment PIN_85 -to pio_0_external_connection_export[2]
set_location_assignment PIN_91 -to pio_1_external_connection_export[3]
set_location_assignment PIN_84 -to pio_0_external_connection_export[3]
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_sysid_qsys_0.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_pin_saida.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_pin_entrada.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_nios2_qsys_0.v
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_router_004.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_001.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/processor_irq_mapper.sv
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/processor_character_lcd_0.v
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_wrap_burst_converter.sv
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/altera_up_character_lcd_initialization.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/altera_up_character_lcd_communication.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_width_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_burst_adapter_new.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_burst_adapter.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_merlin_address_alignment.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_incr_burst_converter.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_default_burst_converter.sv
set_global_assignment -name SYSTEMVERILOG_FILE processador/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name VERILOG_FILE processador/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE processador/synthesis/processor.v
set_location_assignment PIN_7 -to character_lcd_0_external_interface_DATA[6]
set_location_assignment PIN_11 -to character_lcd_0_external_interface_DATA[7]
set_location_assignment PIN_10 -to character_lcd_0_external_interface_DATA[5]
set_location_assignment PIN_2 -to character_lcd_0_external_interface_DATA[4]
set_location_assignment PIN_3 -to character_lcd_0_external_interface_DATA[3]
set_location_assignment PIN_144 -to character_lcd_0_external_interface_DATA[2]
set_location_assignment PIN_1 -to character_lcd_0_external_interface_DATA[1]
set_location_assignment PIN_142 -to character_lcd_0_external_interface_DATA[0]
set_location_assignment PIN_143 -to character_lcd_0_external_interface_EN
set_location_assignment PIN_141 -to character_lcd_0_external_interface_RS
set_location_assignment PIN_138 -to character_lcd_0_external_interface_RW
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name VERILOG_FILE verilog/test.v