<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORERISCV_AXI4</name><vendor>Actel</vendor><library>DirectCore</library><version>1.0.100</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\verilog\Top.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\verilog\DebugTransportModuleJtag.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\verilog\AsyncFifo.v</name><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\verilog\CoreRISCV_AXI4.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>