Analysis & Synthesis report for Processador
Mon Jan 24 16:04:53 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |CPU_teste|Bin2BCD:B2BCD|estado
 10. State Machine - |CPU_teste|MemoryControl:CON|estado
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated
 19. Source assignments for Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated
 20. Source assignments for Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated
 21. Parameter Settings for User Entity Instance: Memoria:MEM
 22. Parameter Settings for User Entity Instance: MemoryControl:CON
 23. Parameter Settings for User Entity Instance: Disco:DISC
 24. Parameter Settings for User Entity Instance: Bin2BCD:B2BCD
 25. Parameter Settings for Inferred Entity Instance: Memoria:MEM|altsyncram:ram_rtl_0
 26. Parameter Settings for Inferred Entity Instance: Memoria:MEM|altsyncram:ram_rtl_1
 27. Parameter Settings for Inferred Entity Instance: Disco:DISC|altsyncram:disc_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "UnidadeControle:UC"
 30. Port Connectivity Checks: "BCD7seg:SEG0"
 31. Port Connectivity Checks: "BCD7seg:SEG1"
 32. Port Connectivity Checks: "BCD7seg:SEG2"
 33. Port Connectivity Checks: "BCD7seg:SEG3"
 34. Port Connectivity Checks: "BCD7seg:SEG4"
 35. Port Connectivity Checks: "Sinal7seg:SEG5"
 36. Port Connectivity Checks: "MUX4:muxRDM"
 37. Port Connectivity Checks: "MemoryControl:CON"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 24 16:04:53 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Processador                                 ;
; Top-level Entity Name              ; CPU_teste                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 712                                         ;
;     Total combinational functions  ; 660                                         ;
;     Dedicated logic registers      ; 188                                         ;
; Total registers                    ; 188                                         ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,621,440                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU_teste          ; Processador        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                               ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; Disco.v                                      ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/Disco.v                                      ;         ;
; init.txt                                     ; yes             ; User File                                             ; /home/pedro/projetos quartus/Processador/init.txt                                     ;         ;
; Memoria.v                                    ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/Memoria.v                                    ;         ;
; ProgramCounter.v                             ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/ProgramCounter.v                             ;         ;
; Registrador.v                                ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/Registrador.v                                ;         ;
; FlipFlopD.v                                  ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/FlipFlopD.v                                  ;         ;
; DecodificadorInstrucoes.v                    ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/DecodificadorInstrucoes.v                    ;         ;
; ULA.v                                        ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/ULA.v                                        ;         ;
; MUX2.v                                       ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/MUX2.v                                       ;         ;
; MUX4.v                                       ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/MUX4.v                                       ;         ;
; UnidadeControle.v                            ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/UnidadeControle.v                            ;         ;
; Complemento2SinalMag.v                       ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/Complemento2SinalMag.v                       ;         ;
; Bin2BCD.v                                    ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/Bin2BCD.v                                    ;         ;
; BCD7seg.v                                    ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/BCD7seg.v                                    ;         ;
; Sinal7seg.v                                  ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/Sinal7seg.v                                  ;         ;
; MemoryControl.v                              ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/MemoryControl.v                              ;         ;
; CPU_teste.v                                  ; yes             ; User Verilog HDL File                                 ; /home/pedro/projetos quartus/Processador/CPU_teste.v                                  ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_dcj1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/altsyncram_dcj1.tdf                       ;         ;
; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif ;         ;
; db/decode_rsa.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/decode_rsa.tdf                            ;         ;
; db/decode_k8a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/decode_k8a.tdf                            ;         ;
; db/mux_qob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/mux_qob.tdf                               ;         ;
; db/altsyncram_ucm1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/altsyncram_ucm1.tdf                       ;         ;
; db/altsyncram_d9d1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/altsyncram_d9d1.tdf                       ;         ;
; db/Processador.ram0_Disco_45c8786.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif    ;         ;
; db/decode_msa.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/decode_msa.tdf                            ;         ;
; db/decode_f8a.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/decode_f8a.tdf                            ;         ;
; db/mux_lob.tdf                               ; yes             ; Auto-Generated Megafunction                           ; /home/pedro/projetos quartus/Processador/db/mux_lob.tdf                               ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 712           ;
;                                             ;               ;
; Total combinational functions               ; 660           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 441           ;
;     -- 3 input functions                    ; 116           ;
;     -- <=2 input functions                  ; 103           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 601           ;
;     -- arithmetic mode                      ; 59            ;
;                                             ;               ;
; Total registers                             ; 188           ;
;     -- Dedicated logic registers            ; 188           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 95            ;
; Total memory bits                           ; 2621440       ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_kit~input ;
; Maximum fan-out                             ; 508           ;
; Total fan-out                               ; 11774         ;
; Average fan-out                             ; 8.67          ;
+---------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name             ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |CPU_teste                                ; 660 (0)             ; 188 (0)                   ; 2621440     ; 0            ; 0       ; 0         ; 95   ; 0            ; |CPU_teste                                                                                          ; CPU_teste               ; work         ;
;    |DecodificadorInstrucoes:DECOD|        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|DecodificadorInstrucoes:DECOD                                                            ; DecodificadorInstrucoes ; work         ;
;    |Disco:DISC|                           ; 56 (0)              ; 2 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Disco:DISC                                                                               ; Disco                   ; work         ;
;       |altsyncram:disc_rtl_0|             ; 56 (0)              ; 2 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Disco:DISC|altsyncram:disc_rtl_0                                                         ; altsyncram              ; work         ;
;          |altsyncram_d9d1:auto_generated| ; 56 (0)              ; 2 (2)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated                          ; altsyncram_d9d1         ; work         ;
;             |decode_f8a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|decode_f8a:rden_decode   ; decode_f8a              ; work         ;
;             |decode_msa:decode3|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|decode_msa:decode3       ; decode_msa              ; work         ;
;             |mux_lob:mux2|                ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|mux_lob:mux2             ; mux_lob                 ; work         ;
;    |FlipFlopD:ffN|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|FlipFlopD:ffN                                                                            ; FlipFlopD               ; work         ;
;    |FlipFlopD:ffZ|                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|FlipFlopD:ffZ                                                                            ; FlipFlopD               ; work         ;
;    |MUX2:muxREM|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|MUX2:muxREM                                                                              ; MUX2                    ; work         ;
;    |MUX4:muxRDM|                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|MUX4:muxRDM                                                                              ; MUX4                    ; work         ;
;    |Memoria:MEM|                          ; 282 (66)            ; 77 (65)                   ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM                                                                              ; Memoria                 ; work         ;
;       |altsyncram:ram_rtl_0|              ; 118 (0)             ; 9 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_0                                                         ; altsyncram              ; work         ;
;          |altsyncram_dcj1:auto_generated| ; 118 (6)             ; 9 (9)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated                          ; altsyncram_dcj1         ; work         ;
;             |decode_k8a:rden_decode_b|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|decode_k8a:rden_decode_b ; decode_k8a              ; work         ;
;             |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|decode_rsa:decode2       ; decode_rsa              ; work         ;
;             |mux_qob:mux3|                ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|mux_qob:mux3             ; mux_qob                 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 98 (0)              ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_1                                                         ; altsyncram              ; work         ;
;          |altsyncram_ucm1:auto_generated| ; 98 (2)              ; 3 (3)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated                          ; altsyncram_ucm1         ; work         ;
;             |mux_qob:mux3|                ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|mux_qob:mux3             ; mux_qob                 ; work         ;
;    |MemoryControl:CON|                    ; 63 (63)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|MemoryControl:CON                                                                        ; MemoryControl           ; work         ;
;    |ProgramCounter:PC|                    ; 19 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|ProgramCounter:PC                                                                        ; ProgramCounter          ; work         ;
;    |Registrador:AC|                       ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Registrador:AC                                                                           ; Registrador             ; work         ;
;    |Registrador:RDM|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Registrador:RDM                                                                          ; Registrador             ; work         ;
;    |Registrador:REM|                      ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Registrador:REM                                                                          ; Registrador             ; work         ;
;    |Registrador:RI|                       ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|Registrador:RI                                                                           ; Registrador             ; work         ;
;    |ULA:ULA|                              ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|ULA:ULA                                                                                  ; ULA                     ; work         ;
;    |UnidadeControle:UC|                   ; 90 (90)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_teste|UnidadeControle:UC                                                                       ; UnidadeControle         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Name                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                          ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+
; Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 16           ; --           ; --           ; 524288  ; db/Processador.ram0_Disco_45c8786.hdl.mif    ;
; Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ;
; Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ;
+----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_teste|Bin2BCD:B2BCD|estado                                                                                                                  ;
+----------------------------------+--------------+----------------------------------+---------------+-------------------------+----------------+------------------+
; Name                             ; estado.s_FIM ; estado.s_VERIFICA_DIGITO_DECIMAL ; estado.s_SOMA ; estado.s_VERIFICA_SHIFT ; estado.s_SHIFT ; estado.s_INATIVO ;
+----------------------------------+--------------+----------------------------------+---------------+-------------------------+----------------+------------------+
; estado.s_INATIVO                 ; 0            ; 0                                ; 0             ; 0                       ; 0              ; 0                ;
; estado.s_SHIFT                   ; 0            ; 0                                ; 0             ; 0                       ; 1              ; 1                ;
; estado.s_VERIFICA_SHIFT          ; 0            ; 0                                ; 0             ; 1                       ; 0              ; 1                ;
; estado.s_SOMA                    ; 0            ; 0                                ; 1             ; 0                       ; 0              ; 1                ;
; estado.s_VERIFICA_DIGITO_DECIMAL ; 0            ; 1                                ; 0             ; 0                       ; 0              ; 1                ;
; estado.s_FIM                     ; 1            ; 0                                ; 0             ; 0                       ; 0              ; 1                ;
+----------------------------------+--------------+----------------------------------+---------------+-------------------------+----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |CPU_teste|MemoryControl:CON|estado                                           ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; Name      ; estado.S6 ; estado.S5 ; estado.S4 ; estado.S3 ; estado.S2 ; estado.S1 ; estado.S0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+
; estado.S0 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ;
; estado.S1 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1         ;
; estado.S2 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1         ;
; estado.S3 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1         ;
; estado.S4 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1         ;
; estado.S5 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1         ;
; estado.S6 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+------------------------------------------------+-------------------------------------------+
; Register name                                  ; Reason for Removal                        ;
+------------------------------------------------+-------------------------------------------+
; Registrador:AC|conteudo[15]                    ; Merged with FlipFlopD:ffN|conteudo        ;
; MemoryControl:CON|count_p[0]                   ; Merged with MemoryControl:CON|count_s[0]  ;
; MemoryControl:CON|count_p[1]                   ; Merged with MemoryControl:CON|count_s[1]  ;
; MemoryControl:CON|count_p[2]                   ; Merged with MemoryControl:CON|count_s[2]  ;
; MemoryControl:CON|count_p[3]                   ; Merged with MemoryControl:CON|count_s[3]  ;
; MemoryControl:CON|count_p[4]                   ; Merged with MemoryControl:CON|count_s[4]  ;
; MemoryControl:CON|count_p[5]                   ; Merged with MemoryControl:CON|count_s[5]  ;
; MemoryControl:CON|count_p[6]                   ; Merged with MemoryControl:CON|count_s[6]  ;
; MemoryControl:CON|count_p[7]                   ; Merged with MemoryControl:CON|count_s[7]  ;
; MemoryControl:CON|count_p[8]                   ; Merged with MemoryControl:CON|count_s[8]  ;
; MemoryControl:CON|count_p[9]                   ; Merged with MemoryControl:CON|count_s[9]  ;
; MemoryControl:CON|count_p[10]                  ; Merged with MemoryControl:CON|count_s[10] ;
; MemoryControl:CON|count_p[11]                  ; Merged with MemoryControl:CON|count_s[11] ;
; MemoryControl:CON|count_p[12]                  ; Merged with MemoryControl:CON|count_s[12] ;
; MemoryControl:CON|count_p[13]                  ; Merged with MemoryControl:CON|count_s[13] ;
; Bin2BCD:B2BCD|estado~2                         ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado~3                         ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado~4                         ; Lost fanout                               ;
; MemoryControl:CON|estado~9                     ; Lost fanout                               ;
; MemoryControl:CON|estado~10                    ; Lost fanout                               ;
; MemoryControl:CON|estado~11                    ; Lost fanout                               ;
; Bin2BCD:B2BCD|digito_decimal[0..4]             ; Lost fanout                               ;
; Bin2BCD:B2BCD|i[0..3]                          ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado.s_INATIVO                 ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado.s_SHIFT                   ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado.s_VERIFICA_SHIFT          ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado.s_SOMA                    ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL ; Lost fanout                               ;
; Bin2BCD:B2BCD|estado.s_FIM                     ; Lost fanout                               ;
; Total Number of Removed Registers = 36         ;                                           ;
+------------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+------------------------+--------------------+---------------------------------------------------------------------------------------+
; Register name          ; Reason for Removal ; Registers Removed due to This Register                                                ;
+------------------------+--------------------+---------------------------------------------------------------------------------------+
; Bin2BCD:B2BCD|estado~2 ; Lost Fanouts       ; Bin2BCD:B2BCD|digito_decimal[4], Bin2BCD:B2BCD|digito_decimal[3], Bin2BCD:B2BCD|i[0], ;
;                        ;                    ; Bin2BCD:B2BCD|i[1], Bin2BCD:B2BCD|estado.s_INATIVO,                                   ;
;                        ;                    ; Bin2BCD:B2BCD|estado.s_VERIFICA_SHIFT,                                                ;
;                        ;                    ; Bin2BCD:B2BCD|estado.s_VERIFICA_DIGITO_DECIMAL                                        ;
; Bin2BCD:B2BCD|estado~3 ; Lost Fanouts       ; Bin2BCD:B2BCD|digito_decimal[2], Bin2BCD:B2BCD|digito_decimal[1],                     ;
;                        ;                    ; Bin2BCD:B2BCD|digito_decimal[0], Bin2BCD:B2BCD|i[2], Bin2BCD:B2BCD|estado.s_SHIFT     ;
; Bin2BCD:B2BCD|estado~4 ; Lost Fanouts       ; Bin2BCD:B2BCD|i[3], Bin2BCD:B2BCD|estado.s_SOMA                                       ;
+------------------------+--------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 188   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 115   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; UnidadeControle:UC|t0                   ; 6       ;
; MemoryControl:CON|count_p[14]           ; 5       ;
; MemoryControl:CON|count_p[15]           ; 5       ;
; Memoria:MEM|ram_rtl_0_bypass[34]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[36]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[38]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[40]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[42]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[44]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[46]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[48]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[50]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[52]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[54]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[53]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[56]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[55]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[58]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[60]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[62]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[64]        ; 1       ;
; Memoria:MEM|ram_rtl_0_bypass[63]        ; 1       ;
; Total number of inverted registers = 22 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; Memoria:MEM|ram_rtl_0_bypass[0]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[1]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[2]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[3]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[4]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[5]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[6]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[7]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[8]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[9]  ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[10] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[11] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[12] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[13] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[14] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[15] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[16] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[17] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[18] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[19] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[20] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[21] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[22] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[23] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[24] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[25] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[26] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[27] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[28] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[29] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[30] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[31] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[32] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[33] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[34] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[35] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[36] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[37] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[38] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[39] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[40] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[41] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[42] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[43] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[44] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[45] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[46] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[47] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[48] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[49] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[50] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[51] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[52] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[53] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[54] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[55] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[56] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[57] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[58] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[59] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[60] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[61] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[62] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[63] ; Memoria:MEM|ram_rtl_0 ;
; Memoria:MEM|ram_rtl_0_bypass[64] ; Memoria:MEM|ram_rtl_0 ;
+----------------------------------+-----------------------+


+----------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                   ;
+---------------------------------+-----------------------+------+
; Register Name                   ; Megafunction          ; Type ;
+---------------------------------+-----------------------+------+
; MemoryControl:CON|read_p[0..15] ; Memoria:MEM|ram_rtl_1 ; RAM  ;
; MemoryControl:CON|read_s[0..15] ; Disco:DISC|disc_rtl_0 ; RAM  ;
+---------------------------------+-----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |CPU_teste|Registrador:RDM|conteudo[0]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU_teste|ProgramCounter:PC|counter[6]  ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CPU_teste|MemoryControl:CON|count_s[11] ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; Yes        ; |CPU_teste|UnidadeControle:UC|t9         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPU_teste|MemoryControl:CON|count_p[14] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU_teste|MemoryControl:CON|estado      ;
; 8:1                ; 14 bits   ; 70 LEs        ; 56 LEs               ; 14 LEs                 ; No         ; |CPU_teste|ULA:ULA|Mux6                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|altsyncram:ram_rtl_0|altsyncram_dcj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Memoria:MEM|altsyncram:ram_rtl_1|altsyncram_ucm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for Disco:DISC|altsyncram:disc_rtl_0|altsyncram_d9d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:MEM ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                  ;
; ADDR_WIDTH     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryControl:CON ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; S0             ; 000   ; Unsigned Binary                       ;
; S1             ; 001   ; Unsigned Binary                       ;
; S2             ; 010   ; Unsigned Binary                       ;
; S3             ; 011   ; Unsigned Binary                       ;
; S4             ; 100   ; Unsigned Binary                       ;
; S5             ; 101   ; Unsigned Binary                       ;
; S6             ; 110   ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Disco:DISC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                 ;
; ADDR_WIDTH     ; 15    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bin2BCD:B2BCD ;
+---------------------------+-------+------------------------+
; Parameter Name            ; Value ; Type                   ;
+---------------------------+-------+------------------------+
; s_INATIVO                 ; 000   ; Unsigned Binary        ;
; s_SHIFT                   ; 001   ; Unsigned Binary        ;
; s_VERIFICA_SHIFT          ; 010   ; Unsigned Binary        ;
; s_SOMA                    ; 011   ; Unsigned Binary        ;
; s_VERIFICA_DIGITO_DECIMAL ; 100   ; Unsigned Binary        ;
; s_FIM                     ; 101   ; Unsigned Binary        ;
+---------------------------+-------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memoria:MEM|altsyncram:ram_rtl_0                  ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 16                                           ; Untyped        ;
; WIDTHAD_A                          ; 16                                           ; Untyped        ;
; NUMWORDS_A                         ; 65536                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 16                                           ; Untyped        ;
; WIDTHAD_B                          ; 16                                           ; Untyped        ;
; NUMWORDS_B                         ; 65536                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dcj1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memoria:MEM|altsyncram:ram_rtl_1                  ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 16                                           ; Untyped        ;
; WIDTHAD_A                          ; 16                                           ; Untyped        ;
; NUMWORDS_A                         ; 65536                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 16                                           ; Untyped        ;
; WIDTHAD_B                          ; 16                                           ; Untyped        ;
; NUMWORDS_B                         ; 65536                                        ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/Processador.ram0_Memoria_e03d9be0.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ucm1                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Disco:DISC|altsyncram:disc_rtl_0               ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                               ; Untyped        ;
; WIDTH_A                            ; 16                                        ; Untyped        ;
; WIDTHAD_A                          ; 15                                        ; Untyped        ;
; NUMWORDS_A                         ; 32768                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 1                                         ; Untyped        ;
; WIDTHAD_B                          ; 1                                         ; Untyped        ;
; NUMWORDS_B                         ; 1                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/Processador.ram0_Disco_45c8786.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_d9d1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 3                                ;
; Entity Instance                           ; Memoria:MEM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 65536                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 65536                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
; Entity Instance                           ; Memoria:MEM|altsyncram:ram_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                        ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 65536                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 16                               ;
;     -- NUMWORDS_B                         ; 65536                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                         ;
; Entity Instance                           ; Disco:DISC|altsyncram:disc_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                      ;
;     -- WIDTH_A                            ; 16                               ;
;     -- NUMWORDS_A                         ; 32768                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnidadeControle:UC"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD7seg:SEG0"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD7seg:SEG1"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD7seg:SEG2"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD7seg:SEG3"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD7seg:SEG4"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sinal7seg:SEG5"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; e    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MUX4:muxRDM"                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; in01 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "in01[15..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryControl:CON"                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pos  ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 188                         ;
;     ENA               ; 99                          ;
;     ENA SLD           ; 16                          ;
;     SLD               ; 1                           ;
;     plain             ; 72                          ;
; cycloneiii_lcell_comb ; 663                         ;
;     arith             ; 59                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 604                         ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 441                         ;
; cycloneiii_ram_block  ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 9.60                        ;
; Average LUT depth     ; 4.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 24 16:03:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Disco.v
    Info (12023): Found entity 1: Disco File: /home/pedro/projetos quartus/Processador/Disco.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Memoria.v
    Info (12023): Found entity 1: Memoria File: /home/pedro/projetos quartus/Processador/Memoria.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.v
    Info (12023): Found entity 1: ProgramCounter File: /home/pedro/projetos quartus/Processador/ProgramCounter.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Registrador.v
    Info (12023): Found entity 1: Registrador File: /home/pedro/projetos quartus/Processador/Registrador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file FlipFlopD.v
    Info (12023): Found entity 1: FlipFlopD File: /home/pedro/projetos quartus/Processador/FlipFlopD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file DecodificadorInstrucoes.v
    Info (12023): Found entity 1: DecodificadorInstrucoes File: /home/pedro/projetos quartus/Processador/DecodificadorInstrucoes.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ULA.v
    Info (12023): Found entity 1: ULA File: /home/pedro/projetos quartus/Processador/ULA.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MUX2.v
    Info (12023): Found entity 1: MUX2 File: /home/pedro/projetos quartus/Processador/MUX2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MUX4.v
    Info (12023): Found entity 1: MUX4 File: /home/pedro/projetos quartus/Processador/MUX4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file UnidadeControle.v
    Info (12023): Found entity 1: UnidadeControle File: /home/pedro/projetos quartus/Processador/UnidadeControle.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file CPU.v
    Info (12023): Found entity 1: CPU File: /home/pedro/projetos quartus/Processador/CPU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Complemento2SinalMag.v
    Info (12023): Found entity 1: Complemento2SinalMag File: /home/pedro/projetos quartus/Processador/Complemento2SinalMag.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Bin2BCD.v
    Info (12023): Found entity 1: Bin2BCD File: /home/pedro/projetos quartus/Processador/Bin2BCD.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file BCD7seg.v
    Info (12023): Found entity 1: BCD7seg File: /home/pedro/projetos quartus/Processador/BCD7seg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Sinal7seg.v
    Info (12023): Found entity 1: Sinal7seg File: /home/pedro/projetos quartus/Processador/Sinal7seg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Debouncer.v
    Info (12023): Found entity 1: Debouncer File: /home/pedro/projetos quartus/Processador/Debouncer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file UnidadeProcessamento.v
    Info (12023): Found entity 1: UnidadeProcessamento File: /home/pedro/projetos quartus/Processador/UnidadeProcessamento.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CPU_lab.v
    Info (12023): Found entity 1: CPU_lab File: /home/pedro/projetos quartus/Processador/CPU_lab.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memoria_lab.v
    Info (12023): Found entity 1: Memoria_lab File: /home/pedro/projetos quartus/Processador/Memoria_lab.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divisorFreq_100Hz.v
    Info (12023): Found entity 1: divisorFreq_100Hz File: /home/pedro/projetos quartus/Processador/divisorFreq_100Hz.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divisorFreq_1kHz.v
    Info (12023): Found entity 1: divisorFreq_1kHz File: /home/pedro/projetos quartus/Processador/divisorFreq_1kHz.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file MemoryControl.v
    Info (12023): Found entity 1: MemoryControl File: /home/pedro/projetos quartus/Processador/MemoryControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testeSTD.v
    Info (12023): Found entity 1: testeSTD File: /home/pedro/projetos quartus/Processador/testeSTD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Disco_lab.v
    Info (12023): Found entity 1: Disco_lab File: /home/pedro/projetos quartus/Processador/Disco_lab.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divisorFreq_1MHz.v
    Info (12023): Found entity 1: divisorFreq_1MHz File: /home/pedro/projetos quartus/Processador/divisorFreq_1MHz.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file divisorFreq_5MHz.v
    Info (12023): Found entity 1: divisorFreq_5MHz File: /home/pedro/projetos quartus/Processador/divisorFreq_5MHz.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file CPU_teste.v
    Info (12023): Found entity 1: CPU_teste File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(71): created implicit net for "entrada" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 71
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "a5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "b5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "c5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "d5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "e5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "f5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(86): created implicit net for "g5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "a4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "b4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "c4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "d4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "e4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "f4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(89): created implicit net for "g4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "a3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "b3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "c3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "d3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "e3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "f3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(90): created implicit net for "g3" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "a2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "b2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "c2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "d2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "e2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "f2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(91): created implicit net for "g2" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "a1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "b1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "c1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "d1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "e1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "f1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(92): created implicit net for "g1" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 92
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "a0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "b0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "c0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "d0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "e0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "f0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(93): created implicit net for "g0" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at CPU_teste.v(173): created implicit net for "read" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 173
Info (12127): Elaborating entity "CPU_teste" for the top level hierarchy
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:PC" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 41
Info (12128): Elaborating entity "MUX2" for hierarchy "MUX2:muxREM" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 44
Info (12128): Elaborating entity "Registrador" for hierarchy "Registrador:REM" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 47
Info (12128): Elaborating entity "Memoria" for hierarchy "Memoria:MEM" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 50
Warning (10850): Verilog HDL warning at Memoria.v(23): number of words (4) in memory file does not match the number of elements in the address range [0:65535] File: /home/pedro/projetos quartus/Processador/Memoria.v Line: 23
Info (12128): Elaborating entity "MemoryControl" for hierarchy "MemoryControl:CON" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 65
Info (12128): Elaborating entity "Disco" for hierarchy "Disco:DISC" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 68
Info (12128): Elaborating entity "MUX4" for hierarchy "MUX4:muxRDM" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 71
Info (12128): Elaborating entity "Complemento2SinalMag" for hierarchy "Complemento2SinalMag:CompSinMag" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 80
Info (12128): Elaborating entity "Bin2BCD" for hierarchy "Bin2BCD:B2BCD" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 83
Warning (10230): Verilog HDL assignment warning at Bin2BCD.v(83): truncated value with size 20 to match size of target (4) File: /home/pedro/projetos quartus/Processador/Bin2BCD.v Line: 83
Info (12128): Elaborating entity "Sinal7seg" for hierarchy "Sinal7seg:SEG5" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 86
Info (12128): Elaborating entity "BCD7seg" for hierarchy "BCD7seg:SEG4" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 89
Info (12128): Elaborating entity "DecodificadorInstrucoes" for hierarchy "DecodificadorInstrucoes:DECOD" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 119
Info (12128): Elaborating entity "UnidadeControle" for hierarchy "UnidadeControle:UC" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 175
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 181
Info (12128): Elaborating entity "FlipFlopD" for hierarchy "FlipFlopD:ffN" File: /home/pedro/projetos quartus/Processador/CPU_teste.v Line: 184
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "Memoria:MEM|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memoria:MEM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Processador.ram0_Memoria_e03d9be0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memoria:MEM|ram_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Processador.ram0_Memoria_e03d9be0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Disco:DISC|disc_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Processador.ram0_Disco_45c8786.hdl.mif
Info (12130): Elaborated megafunction instantiation "Memoria:MEM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Memoria:MEM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dcj1.tdf
    Info (12023): Found entity 1: altsyncram_dcj1 File: /home/pedro/projetos quartus/Processador/db/altsyncram_dcj1.tdf Line: 34
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: /home/pedro/projetos quartus/Processador/db/decode_rsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: /home/pedro/projetos quartus/Processador/db/decode_k8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: /home/pedro/projetos quartus/Processador/db/mux_qob.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Memoria:MEM|altsyncram:ram_rtl_1"
Info (12133): Instantiated megafunction "Memoria:MEM|altsyncram:ram_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Processador.ram0_Memoria_e03d9be0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ucm1.tdf
    Info (12023): Found entity 1: altsyncram_ucm1 File: /home/pedro/projetos quartus/Processador/db/altsyncram_ucm1.tdf Line: 32
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Memoria_e03d9be0.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12130): Elaborated megafunction instantiation "Disco:DISC|altsyncram:disc_rtl_0"
Info (12133): Instantiated megafunction "Disco:DISC|altsyncram:disc_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Processador.ram0_Disco_45c8786.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d9d1.tdf
    Info (12023): Found entity 1: altsyncram_d9d1 File: /home/pedro/projetos quartus/Processador/db/altsyncram_d9d1.tdf Line: 34
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/pedro/projetos quartus/Processador/db/Processador.ram0_Disco_45c8786.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home/pedro/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: /home/pedro/projetos quartus/Processador/db/decode_msa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: /home/pedro/projetos quartus/Processador/db/decode_f8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: /home/pedro/projetos quartus/Processador/db/mux_lob.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/pedro/projetos quartus/Processador/output_files/Processador.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 93 output pins
    Info (21061): Implemented 774 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Mon Jan 24 16:04:53 2022
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:01:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/pedro/projetos quartus/Processador/output_files/Processador.map.smsg.


