--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml lcd_top.twx lcd_top.ncd -o lcd_top.twr lcd_top.pcf

Design file:              lcd_top.ncd
Physical constraint file: lcd_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<5>                       SLICE_X45Y69.A    SLICE_X47Y68.B4  !
 ! data_ext<6>                       SLICE_X43Y73.B    SLICE_X43Y68.B5  !
 ! data_ext<0>                       SLICE_X35Y55.B    SLICE_X43Y66.A6  !
 ! data_ext<1>                       SLICE_X43Y69.A    SLICE_X46Y68.B4  !
 ! data_ext<2>                       SLICE_X42Y69.A    SLICE_X42Y65.B2  !
 ! data_ext<4>                       SLICE_X41Y72.B    SLICE_X43Y67.D2  !
 ! data_ext<7>                       SLICE_X44Y71.A    SLICE_X47Y68.A6  !
 ! data_ext<3>                       SLICE_X43Y67.A    SLICE_X45Y67.D2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 689 paths analyzed, 209 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.257ns.
--------------------------------------------------------------------------------

Paths for end point audio/framediv/counter_1 (SLICE_X66Y99.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_8 (FF)
  Destination:          audio/framediv/counter_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.183ns (1.192 - 1.375)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_8 to audio/framediv/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y101.AQ     Tcko                  0.450   audio/framediv/counter<11>
                                                       audio/framediv/counter_8
    SLICE_X67Y100.D1     net (fanout=2)        0.858   audio/framediv/counter<8>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.185ns logic, 1.854ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_4 (FF)
  Destination:          audio/framediv/counter_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.192 - 1.377)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_4 to audio/framediv/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.AQ     Tcko                  0.450   audio/framediv/counter<7>
                                                       audio/framediv/counter_4
    SLICE_X67Y100.D2     net (fanout=2)        0.612   audio/framediv/counter<4>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.185ns logic, 1.608ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_7 (FF)
  Destination:          audio/framediv/counter_1 (FF)
  Requirement:          81.380ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.192 - 1.377)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_7 to audio/framediv/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.DQ     Tcko                  0.450   audio/framediv/counter<7>
                                                       audio/framediv/counter_7
    SLICE_X67Y100.D3     net (fanout=2)        0.605   audio/framediv/counter<7>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.185ns logic, 1.601ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point audio/framediv/counter_2 (SLICE_X66Y99.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_8 (FF)
  Destination:          audio/framediv/counter_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.183ns (1.192 - 1.375)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_8 to audio/framediv/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y101.AQ     Tcko                  0.450   audio/framediv/counter<11>
                                                       audio/framediv/counter_8
    SLICE_X67Y100.D1     net (fanout=2)        0.858   audio/framediv/counter<8>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.185ns logic, 1.854ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_4 (FF)
  Destination:          audio/framediv/counter_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.192 - 1.377)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_4 to audio/framediv/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.AQ     Tcko                  0.450   audio/framediv/counter<7>
                                                       audio/framediv/counter_4
    SLICE_X67Y100.D2     net (fanout=2)        0.612   audio/framediv/counter<4>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.185ns logic, 1.608ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_7 (FF)
  Destination:          audio/framediv/counter_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.192 - 1.377)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_7 to audio/framediv/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.DQ     Tcko                  0.450   audio/framediv/counter<7>
                                                       audio/framediv/counter_7
    SLICE_X67Y100.D3     net (fanout=2)        0.605   audio/framediv/counter<7>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.185ns logic, 1.601ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point audio/framediv/counter_3 (SLICE_X66Y99.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     78.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_8 (FF)
  Destination:          audio/framediv/counter_3 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Clock Path Skew:      -0.183ns (1.192 - 1.375)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_8 to audio/framediv/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y101.AQ     Tcko                  0.450   audio/framediv/counter<11>
                                                       audio/framediv/counter_8
    SLICE_X67Y100.D1     net (fanout=2)        0.858   audio/framediv/counter<8>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.185ns logic, 1.854ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_4 (FF)
  Destination:          audio/framediv/counter_3 (FF)
  Requirement:          81.380ns
  Data Path Delay:      2.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.192 - 1.377)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_4 to audio/framediv/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.AQ     Tcko                  0.450   audio/framediv/counter<7>
                                                       audio/framediv/counter_4
    SLICE_X67Y100.D2     net (fanout=2)        0.612   audio/framediv/counter<4>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.185ns logic, 1.608ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     78.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/framediv/counter_7 (FF)
  Destination:          audio/framediv/counter_3 (FF)
  Requirement:          81.380ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.185ns (1.192 - 1.377)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: audio/framediv/counter_7 to audio/framediv/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y100.DQ     Tcko                  0.450   audio/framediv/counter<7>
                                                       audio/framediv/counter_7
    SLICE_X67Y100.D3     net (fanout=2)        0.605   audio/framediv/counter<7>
    SLICE_X67Y100.D      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053_SW0
    SLICE_X67Y100.C4     net (fanout=1)        0.500   N1500
    SLICE_X67Y100.C      Tilo                  0.094   N1500
                                                       audio/framediv/clock_out_cmp_eq000053
    SLICE_X66Y99.SR      net (fanout=5)        0.496   audio/framediv/clock_out_cmp_eq0000
    SLICE_X66Y99.CLK     Tsrck                 0.547   audio/framediv/counter<3>
                                                       audio/framediv/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (1.185ns logic, 1.601ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X67Y88.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y88.CQ      Tcko                  0.414   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X67Y88.CX      net (fanout=2)        0.156   audio/freq3div/counter<6>
    SLICE_X67Y88.CLK     Tckdi       (-Th)     0.106   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.308ns logic, 0.156ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_4 (SLICE_X67Y88.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_1 (FF)
  Destination:          audio/freq3div/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.489 - 0.446)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_1 to audio/freq3div/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y88.BQ      Tcko                  0.414   audio/freq3div/counter<3>
                                                       audio/freq3div/counter_1
    SLICE_X67Y88.A6      net (fanout=8)        0.302   audio/freq3div/counter<1>
    SLICE_X67Y88.CLK     Tah         (-Th)     0.197   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<4>11
                                                       audio/freq3div/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.217ns logic, 0.302ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_5 (SLICE_X67Y88.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_1 (FF)
  Destination:          audio/freq3div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.489 - 0.446)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_1 to audio/freq3div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y88.BQ      Tcko                  0.414   audio/freq3div/counter<3>
                                                       audio/freq3div/counter_1
    SLICE_X67Y88.B6      net (fanout=8)        0.305   audio/freq3div/counter<1>
    SLICE_X67Y88.CLK     Tah         (-Th)     0.196   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<5>11
                                                       audio/freq3div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.218ns logic, 0.305ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR51<6>/SR
  Logical resource: audio/regs/NR51_5/SR
  Location pin: SLICE_X26Y95.SR
  Clock network: GPIO_LED_C_OBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR51<6>/SR
  Logical resource: audio/regs/NR51_5/SR
  Location pin: SLICE_X26Y95.SR
  Clock network: GPIO_LED_C_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    3.257|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 689 paths, 0 nets, and 215 connections

Design statistics:
   Minimum period:   3.257ns{1}   (Maximum frequency: 307.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 20 14:00:05 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



