{"Source Block": ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@284:297@HdlStmAssign", "   //--------------------\n\n   reg            aw_wait;\n   reg            w_wait;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )\n      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );\n\n   // Generate valid signals, internal waits\n   always @( posedge M_AXI_ACLK ) begin\n\t  if( M_AXI_ARESETN == 1'b0 ) begin\n\n"], "Clone Blocks": [["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@282:292", "   //--------------------\n   //Write Address Channel\n   //--------------------\n\n   reg            aw_wait;\n   reg            w_wait;\n   \n   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )\n      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );\n"]], "Diff Content": {"Delete": [[289, "   assign emwr_rd_en = ( ~emwr_empty & ~axi_awvalid & ~axi_wvalid )\n"], [290, "      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & axi_wvalid & M_AXI_WREADY)\n"], [291, "      | ( ~emwr_empty & axi_awvalid & M_AXI_AWREADY & w_wait )\n"], [292, "      | ( ~emwr_empty & axi_wvalid  & M_AXI_WREADY & aw_wait );\n"]], "Add": [[292, "   assign emwr_rd_en = ( ~emwr_empty & ~awvalid_b & ~wvalid_b);\n"]]}}