<!-- Compiled by morty-0.9.0 / 2025-10-23 18:02:53.068661435 -05:00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">idma_backend_rw_axi_rw_axis</a></h1>
<div class="docblock">
<p>The iDMA backend implements an arbitrary 1D copy engine</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.DataWidth" class="impl"><code class="in-band"><a href="#parameter.DataWidth">DataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Data width</p>
</div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band"><a href="#parameter.AddrWidth">AddrWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Address width</p>
</div><h3 id="parameter.UserWidth" class="impl"><code class="in-band"><a href="#parameter.UserWidth">UserWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI user width</p>
</div><h3 id="parameter.AxiIdWidth" class="impl"><code class="in-band"><a href="#parameter.AxiIdWidth">AxiIdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI ID width</p>
</div><h3 id="parameter.NumAxInFlight" class="impl"><code class="in-band"><a href="#parameter.NumAxInFlight">NumAxInFlight</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of transaction that can be in-flight concurrently</p>
</div><h3 id="parameter.BufferDepth" class="impl"><code class="in-band"><a href="#parameter.BufferDepth">BufferDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>The depth of the internal reorder buffer:</p>
<ul>
<li>
<p>‘2’: minimal possible configuration</p>
</li>
<li>
<p>‘3’: efficiently handle misaligned transfers (recommended)</p>
</li>
</ul>
</div><h3 id="parameter.TFLenWidth" class="impl"><code class="in-band"><a href="#parameter.TFLenWidth">TFLenWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>With of a transfer: max transfer size is <code>2**TFLenWidth</code> bytes</p>
</div><h3 id="parameter.MemSysDepth" class="impl"><code class="in-band"><a href="#parameter.MemSysDepth">MemSysDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>The depth of the memory system the backend is attached to</p>
</div><h3 id="parameter.CombinedShifter" class="impl"><code class="in-band"><a href="#parameter.CombinedShifter">CombinedShifter</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Should both data shifts be done before the dataflow element?</p>
<p>If this is enabled, then the data inserted into the dataflow element</p>
<p>will no longer be word aligned, but only a single shifter is needed</p>
</div><h3 id="parameter.RAWCouplingAvail" class="impl"><code class="in-band"><a href="#parameter.RAWCouplingAvail">RAWCouplingAvail</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Should the <code>R</code>-<code>AW</code> coupling hardware be present? (recommended)</p>
</div><h3 id="parameter.MaskInvalidData" class="impl"><code class="in-band"><a href="#parameter.MaskInvalidData">MaskInvalidData</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Mask invalid data on the manager interface</p>
</div><h3 id="parameter.HardwareLegalizer" class="impl"><code class="in-band"><a href="#parameter.HardwareLegalizer">HardwareLegalizer</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Should hardware legalization be present? (recommended)</p>
<p>If not, software legalization is required to ensure the transfers are</p>
<p>AXI4-conformal</p>
</div><h3 id="parameter.RejectZeroTransfers" class="impl"><code class="in-band"><a href="#parameter.RejectZeroTransfers">RejectZeroTransfers</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Reject zero-length transfers</p>
</div><h3 id="parameter.ErrorCap" class="impl"><code class="in-band"><a href="#parameter.ErrorCap">ErrorCap</a><span class="type-annotation">: idma_pkg::error_cap_e</span></code></h3><div class="docblock">
<p>Should the error handler be present?</p>
</div><h3 id="parameter.PrintFifoInfo" class="impl"><code class="in-band"><a href="#parameter.PrintFifoInfo">PrintFifoInfo</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Print the info of the FIFO configuration</p>
</div><h3 id="parameter.idma_req_t" class="impl"><code class="in-band"><a href="#parameter.idma_req_t">idma_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>1D iDMA request type</p>
</div><h3 id="parameter.idma_rsp_t" class="impl"><code class="in-band"><a href="#parameter.idma_rsp_t">idma_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>iDMA response type</p>
</div><h3 id="parameter.idma_eh_req_t" class="impl"><code class="in-band"><a href="#parameter.idma_eh_req_t">idma_eh_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Error Handler request type</p>
</div><h3 id="parameter.idma_busy_t" class="impl"><code class="in-band"><a href="#parameter.idma_busy_t">idma_busy_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>iDMA busy signal</p>
</div><h3 id="parameter.axi_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_req_t">axi_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI4+ATOP Request and Response channel type</p>
</div><h3 id="parameter.axi_rsp_t" class="impl"><code class="in-band"><a href="#parameter.axi_rsp_t">axi_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axis_req_t" class="impl"><code class="in-band"><a href="#parameter.axis_req_t">axis_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>AXI Stream Request and Response channel type</p>
</div><h3 id="parameter.axis_rsp_t" class="impl"><code class="in-band"><a href="#parameter.axis_rsp_t">axis_rsp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.read_meta_channel_t" class="impl"><code class="in-band"><a href="#parameter.read_meta_channel_t">read_meta_channel_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Address Read Channel type</p>
</div><h3 id="parameter.write_meta_channel_t" class="impl"><code class="in-band"><a href="#parameter.write_meta_channel_t">write_meta_channel_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
<p>Address Write Channel type</p>
</div><h3 id="parameter.StrbWidth" class="impl"><code class="in-band"><a href="#parameter.StrbWidth">StrbWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Strobe Width (do not override!)</p>
</div><h3 id="parameter.OffsetWidth" class="impl"><code class="in-band"><a href="#parameter.OffsetWidth">OffsetWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Offset Width (do not override!)</p>
</div><h3 id="parameter.MetaFifoDepth" class="impl"><code class="in-band"><a href="#parameter.MetaFifoDepth">MetaFifoDepth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>The localparam MetaFifoDepth holds the maximum number of transfers that can be</p>
<p>in-flight under any circumstances.</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low</p>
</div><h3 id="port.testmode_i" class="impl"><code class="in-band"><a href="#port.testmode_i">testmode_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Testmode in</p>
</div><h3 id="port.idma_req_i" class="impl"><code class="in-band"><a href="#port.idma_req_i">idma_req_i</a><span class="type-annotation">: input  idma_req_t</span></code></h3><div class="docblock">
<p>1D iDMA request</p>
</div><h3 id="port.req_valid_i" class="impl"><code class="in-band"><a href="#port.req_valid_i">req_valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>1D iDMA request valid</p>
</div><h3 id="port.req_ready_o" class="impl"><code class="in-band"><a href="#port.req_ready_o">req_ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>1D iDMA request ready</p>
</div><h3 id="port.idma_rsp_o" class="impl"><code class="in-band"><a href="#port.idma_rsp_o">idma_rsp_o</a><span class="type-annotation">: output idma_rsp_t</span></code></h3><div class="docblock">
<p>iDMA response</p>
</div><h3 id="port.rsp_valid_o" class="impl"><code class="in-band"><a href="#port.rsp_valid_o">rsp_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>iDMA response valid</p>
</div><h3 id="port.rsp_ready_i" class="impl"><code class="in-band"><a href="#port.rsp_ready_i">rsp_ready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>iDMA response ready</p>
</div><h3 id="port.idma_eh_req_i" class="impl"><code class="in-band"><a href="#port.idma_eh_req_i">idma_eh_req_i</a><span class="type-annotation">: input  idma_eh_req_t</span></code></h3><div class="docblock">
<p>Error handler request</p>
</div><h3 id="port.eh_req_valid_i" class="impl"><code class="in-band"><a href="#port.eh_req_valid_i">eh_req_valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Error handler request valid</p>
</div><h3 id="port.eh_req_ready_o" class="impl"><code class="in-band"><a href="#port.eh_req_ready_o">eh_req_ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
<p>Error handler request ready</p>
</div><h3 id="port.axi_read_req_o" class="impl"><code class="in-band"><a href="#port.axi_read_req_o">axi_read_req_o</a><span class="type-annotation">: output axi_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP read request</p>
</div><h3 id="port.axi_read_rsp_i" class="impl"><code class="in-band"><a href="#port.axi_read_rsp_i">axi_read_rsp_i</a><span class="type-annotation">: input  axi_rsp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP read response</p>
</div><h3 id="port.axis_read_req_i" class="impl"><code class="in-band"><a href="#port.axis_read_req_i">axis_read_req_i</a><span class="type-annotation">: input  axis_req_t</span></code></h3><div class="docblock">
<p>AXI Stream read request</p>
</div><h3 id="port.axis_read_rsp_o" class="impl"><code class="in-band"><a href="#port.axis_read_rsp_o">axis_read_rsp_o</a><span class="type-annotation">: output axis_rsp_t</span></code></h3><div class="docblock">
<p>AXI Stream read response</p>
</div><h3 id="port.axi_write_req_o" class="impl"><code class="in-band"><a href="#port.axi_write_req_o">axi_write_req_o</a><span class="type-annotation">: output axi_req_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP write request</p>
</div><h3 id="port.axi_write_rsp_i" class="impl"><code class="in-band"><a href="#port.axi_write_rsp_i">axi_write_rsp_i</a><span class="type-annotation">: input  axi_rsp_t</span></code></h3><div class="docblock">
<p>AXI4+ATOP write response</p>
</div><h3 id="port.axis_write_req_o" class="impl"><code class="in-band"><a href="#port.axis_write_req_o">axis_write_req_o</a><span class="type-annotation">: output axis_req_t</span></code></h3><div class="docblock">
<p>AXI Stream write request</p>
</div><h3 id="port.axis_write_rsp_i" class="impl"><code class="in-band"><a href="#port.axis_write_rsp_i">axis_write_rsp_i</a><span class="type-annotation">: input  axis_rsp_t</span></code></h3><div class="docblock">
<p>AXI Stream write response</p>
</div><h3 id="port.busy_o" class="impl"><code class="in-band"><a href="#port.busy_o">busy_o</a><span class="type-annotation">: output idma_busy_t</span></code></h3><div class="docblock">
<p>iDMA busy flags</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td><p>Address type</p>
</td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td><p>DAta type</p>
</td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td><p>Strobe type</p>
</td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td><p>User type</p>
</td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td><p>ID type</p>
</td></tr><tr><td><a class="type" href="type.offset_t.html">offset_t</a></td><td><p>Offset type</p>
</td></tr><tr><td><a class="type" href="type.tf_len_t.html">tf_len_t</a></td><td><p>Transfer length type</p>
</td></tr><tr><td><a class="type" href="type.r_dp_req_t.html">r_dp_req_t</a></td><td><p>The datapath read request type holds all the information required to configure the read</p>
</td></tr><tr><td><a class="type" href="type.r_dp_rsp_t.html">r_dp_rsp_t</a></td><td><p>The datapath read response type provides feedback from the read part of the datapath:</p>
</td></tr><tr><td><a class="type" href="type.w_dp_req_t.html">w_dp_req_t</a></td><td><p>The datapath write request type holds all the information required to configure the write</p>
</td></tr><tr><td><a class="type" href="type.w_dp_rsp_t.html">w_dp_rsp_t</a></td><td><p>The datapath write response type provides feedback from the write part of the datapath:</p>
</td></tr><tr><td><a class="type" href="type.idma_r_req_t.html">idma_r_req_t</a></td><td><p>The iDMA read request bundles an <code>AR</code> type and a datapath read response type together.</p>
</td></tr><tr><td><a class="type" href="type.read_meta_channel_tagged_t.html">read_meta_channel_tagged_t</a></td><td></td></tr><tr><td><a class="type" href="type.idma_w_req_t.html">idma_w_req_t</a></td><td><p>The iDMA write request bundles an <code>AW</code> type and a datapath write response type together. It</p>
</td></tr><tr><td><a class="type" href="type.write_meta_channel_tagged_t.html">write_meta_channel_tagged_t</a></td><td></td></tr><tr><td><a class="type" href="type.idma_mut_tf_opt_t.html">idma_mut_tf_opt_t</a></td><td><p>The mutable transfer options type holds important information that is mutated by the</p>
</td></tr><tr><td><a class="type" href="type.idma_mut_tf_t.html">idma_mut_tf_t</a></td><td><p>The mutable transfer type holds important information that is mutated by the</p>
</td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.r_req" class="impl"><code class="in-band"><a href="#signal.r_req">r_req</a><span class="type-annotation">: idma_r_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_req" class="impl"><code class="in-band"><a href="#signal.w_req">w_req</a><span class="type-annotation">: idma_w_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_meta_req_tagged" class="impl"><code class="in-band"><a href="#signal.r_meta_req_tagged">r_meta_req_tagged</a><span class="type-annotation">: read_meta_channel_tagged_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_meta_req_tagged" class="impl"><code class="in-band"><a href="#signal.w_meta_req_tagged">w_meta_req_tagged</a><span class="type-annotation">: write_meta_channel_tagged_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_dp_req_out" class="impl"><code class="in-band"><a href="#signal.r_dp_req_out">r_dp_req_out</a><span class="type-annotation">: r_dp_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_dp_req_out" class="impl"><code class="in-band"><a href="#signal.w_dp_req_out">w_dp_req_out</a><span class="type-annotation">: w_dp_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_dp_rsp" class="impl"><code class="in-band"><a href="#signal.r_dp_rsp">r_dp_rsp</a><span class="type-annotation">: r_dp_rsp_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_dp_rsp" class="impl"><code class="in-band"><a href="#signal.w_dp_rsp">w_dp_rsp</a><span class="type-annotation">: w_dp_rsp_t</span></code></h3><div class="docblock">
</div><h3 id="signal.aw_req_dp" class="impl"><code class="in-band"><a href="#signal.aw_req_dp">aw_req_dp</a><span class="type-annotation">: write_meta_channel_tagged_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ar_req_dp" class="impl"><code class="in-band"><a href="#signal.ar_req_dp">ar_req_dp</a><span class="type-annotation">: read_meta_channel_tagged_t</span></code></h3><div class="docblock">
</div><h3 id="signal.idma_rsp" class="impl"><code class="in-band"><a href="#signal.idma_rsp">idma_rsp</a><span class="type-annotation">: idma_rsp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
