

================================================================
== Vitis HLS Report for 'add'
================================================================
* Date:           Mon May 31 22:33:12 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        intx-fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.560 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   12|   12|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     4|       yes|
        |- Loop 2  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      238|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      120|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       94|    -|
|Register             |        -|     -|     1291|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1291|      452|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_64_1_1_U1  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U2  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U3  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U4  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U5  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    |mux_42_64_1_1_U6  |mux_42_64_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0| 120|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_367_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln177_fu_383_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln29_fu_215_p2    |         +|   0|  0|   9|           2|           1|
    |i_1_fu_331_p2         |         +|   0|  0|  10|           3|           1|
    |icmp_ln173_fu_337_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln178_fu_409_p2  |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln29_fu_289_p2   |      icmp|   0|  0|   8|           2|           2|
    |k1_fu_373_p2          |      icmp|   0|  0|  29|          64|          64|
    |k_1_fu_415_p2         |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 238|         267|         265|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |i_reg_125                  |   9|          2|    3|          6|
    |k_reg_136                  |   9|          2|    1|          2|
    |phi_ln29_reg_114           |   9|          2|    2|          4|
    |s_word_num_bits_0_2_fu_86  |   9|          2|   64|        128|
    |s_word_num_bits_1_2_fu_90  |   9|          2|   64|        128|
    |s_word_num_bits_2_2_fu_94  |   9|          2|   64|        128|
    |s_word_num_bits_3_2_fu_98  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  94|         20|  263|        530|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_word_num_bits_assign_1_reg_474  |  64|   0|   64|          0|
    |a_word_num_bits_assign_2_reg_479  |  64|   0|   64|          0|
    |a_word_num_bits_assign_3_reg_484  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |b_word_num_bits_assign_1_reg_494  |  64|   0|   64|          0|
    |b_word_num_bits_assign_2_reg_499  |  64|   0|   64|          0|
    |b_word_num_bits_assign_3_reg_504  |  64|   0|   64|          0|
    |empty_6_reg_489                   |  64|   0|   64|          0|
    |empty_reg_469                     |  64|   0|   64|          0|
    |i_reg_125                         |   3|   0|    3|          0|
    |k_reg_136                         |   1|   0|    1|          0|
    |phi_ln29_reg_114                  |   2|   0|    2|          0|
    |s_word_num_bits_0_0_fu_70         |  64|   0|   64|          0|
    |s_word_num_bits_0_1_reg_514       |  64|   0|   64|          0|
    |s_word_num_bits_0_2_fu_86         |  64|   0|   64|          0|
    |s_word_num_bits_1_0_fu_74         |  64|   0|   64|          0|
    |s_word_num_bits_1_1_reg_519       |  64|   0|   64|          0|
    |s_word_num_bits_1_2_fu_90         |  64|   0|   64|          0|
    |s_word_num_bits_2_0_fu_78         |  64|   0|   64|          0|
    |s_word_num_bits_2_1_reg_524       |  64|   0|   64|          0|
    |s_word_num_bits_2_2_fu_94         |  64|   0|   64|          0|
    |s_word_num_bits_3_0_fu_82         |  64|   0|   64|          0|
    |s_word_num_bits_3_1_reg_529       |  64|   0|   64|          0|
    |s_word_num_bits_3_2_fu_98         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1291|   0| 1291|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           add|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           add|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           add|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           add|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           add|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           add|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|           add|  return value|
|a          |   in|  256|     ap_none|             a|        scalar|
|b          |   in|  256|     ap_none|             b|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

