Flow report for Somador_Completo
Mon Oct 24 16:55:06 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon Oct 24 16:55:06 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Somador_Completo                            ;
; Top-level Entity Name              ; Somador_Completo                            ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22A7                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2 / 6,272 ( < 1 % )                         ;
;     Total combinational functions  ; 2 / 6,272 ( < 1 % )                         ;
;     Dedicated logic registers      ; 0 / 6,272 ( 0 % )                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 5 / 92 ( 5 % )                              ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/24/2016 16:48:12 ;
; Main task         ; Compilation         ;
; Revision Name     ; Somador_Completo    ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 0.147733849216397                     ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                  ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 125                                   ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                   ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                  ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                          ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:20     ; 1.0                     ; 1168 MB             ; 00:00:42                           ;
; Fitter                    ; 00:00:15     ; 1.0                     ; 1360 MB             ; 00:00:05                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 1056 MB             ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 1060 MB             ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1302 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1292 MB             ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1304 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1292 MB             ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 1304 MB             ; 00:00:01                           ;
; Total                     ; 00:00:41     ; --                      ; --                  ; 00:00:54                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                              ;
+---------------------------+-----------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname      ; OS Name    ; OS Version ; Processor type ;
+---------------------------+-----------------------+------------+------------+----------------+
; Analysis & Synthesis      ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; Fitter                    ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; Assembler                 ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; TimeQuest Timing Analyzer ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; EDA Netlist Writer        ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; EDA Netlist Writer        ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; EDA Netlist Writer        ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; EDA Netlist Writer        ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
; EDA Netlist Writer        ; mrlnrnn-Inspiron-5437 ; Linux Mint ; 18         ; x86_64         ;
+---------------------------+-----------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Somador_Completo -c Somador_Completo
quartus_fit --read_settings_files=off --write_settings_files=off Somador_Completo -c Somador_Completo
quartus_asm --read_settings_files=off --write_settings_files=off Somador_Completo -c Somador_Completo
quartus_sta Somador_Completo -c Somador_Completo
quartus_eda --read_settings_files=off --write_settings_files=off Somador_Completo -c Somador_Completo
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Somador_Completo -c Somador_Completo --vector_source="/home/mrlnrnn/Dropbox/IFPB/EC/PEM/Projetos Quartus/Somador/tb_Somador_Completo.vwf" --testbench_file="/home/mrlnrnn/Dropbox/IFPB/EC/PEM/Projetos Quartus/Somador/simulation/qsim/tb_Somador_Completo.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="/home/mrlnrnn/Dropbox/IFPB/EC/PEM/Projetos Quartus/Somador/simulation/qsim/" Somador_Completo -c Somador_Completo
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off Somador_Completo -c Somador_Completo --vector_source="/home/mrlnrnn/Dropbox/IFPB/EC/PEM/Projetos Quartus/Somador/tb_Somador_Completo.vwf" --testbench_file="/home/mrlnrnn/Dropbox/IFPB/EC/PEM/Projetos Quartus/Somador/simulation/qsim/tb_Somador_Completo.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="/home/mrlnrnn/Dropbox/IFPB/EC/PEM/Projetos Quartus/Somador/simulation/qsim/" Somador_Completo -c Somador_Completo



