#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb3470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fb3600 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fa22d0 .functor NOT 1, L_0x2027ec0, C4<0>, C4<0>, C4<0>;
L_0x2027ca0 .functor XOR 2, L_0x2027b40, L_0x2027c00, C4<00>, C4<00>;
L_0x2027db0 .functor XOR 2, L_0x2027ca0, L_0x2027d10, C4<00>, C4<00>;
v0x2017d50_0 .net *"_ivl_10", 1 0, L_0x2027d10;  1 drivers
v0x2017e50_0 .net *"_ivl_12", 1 0, L_0x2027db0;  1 drivers
v0x2017f30_0 .net *"_ivl_2", 1 0, L_0x201b0c0;  1 drivers
v0x2017ff0_0 .net *"_ivl_4", 1 0, L_0x2027b40;  1 drivers
v0x20180d0_0 .net *"_ivl_6", 1 0, L_0x2027c00;  1 drivers
v0x2018200_0 .net *"_ivl_8", 1 0, L_0x2027ca0;  1 drivers
v0x20182e0_0 .net "a", 0 0, v0x200f9f0_0;  1 drivers
v0x2018380_0 .net "b", 0 0, v0x200fa90_0;  1 drivers
v0x2018420_0 .net "c", 0 0, v0x200fb30_0;  1 drivers
v0x20184c0_0 .var "clk", 0 0;
v0x2018560_0 .net "d", 0 0, v0x200fc70_0;  1 drivers
v0x2018600_0 .net "out_pos_dut", 0 0, L_0x20279c0;  1 drivers
v0x20186a0_0 .net "out_pos_ref", 0 0, L_0x2019bd0;  1 drivers
v0x2018740_0 .net "out_sop_dut", 0 0, L_0x201c4a0;  1 drivers
v0x20187e0_0 .net "out_sop_ref", 0 0, L_0x1fea1a0;  1 drivers
v0x2018880_0 .var/2u "stats1", 223 0;
v0x2018920_0 .var/2u "strobe", 0 0;
v0x20189c0_0 .net "tb_match", 0 0, L_0x2027ec0;  1 drivers
v0x2018a90_0 .net "tb_mismatch", 0 0, L_0x1fa22d0;  1 drivers
v0x2018b30_0 .net "wavedrom_enable", 0 0, v0x200ff40_0;  1 drivers
v0x2018c00_0 .net "wavedrom_title", 511 0, v0x200ffe0_0;  1 drivers
L_0x201b0c0 .concat [ 1 1 0 0], L_0x2019bd0, L_0x1fea1a0;
L_0x2027b40 .concat [ 1 1 0 0], L_0x2019bd0, L_0x1fea1a0;
L_0x2027c00 .concat [ 1 1 0 0], L_0x20279c0, L_0x201c4a0;
L_0x2027d10 .concat [ 1 1 0 0], L_0x2019bd0, L_0x1fea1a0;
L_0x2027ec0 .cmp/eeq 2, L_0x201b0c0, L_0x2027db0;
S_0x1fb3790 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fb3600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fa26b0 .functor AND 1, v0x200fb30_0, v0x200fc70_0, C4<1>, C4<1>;
L_0x1fa2a90 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa2e70 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x1fa30f0 .functor AND 1, L_0x1fa2a90, L_0x1fa2e70, C4<1>, C4<1>;
L_0x1fbe000 .functor AND 1, L_0x1fa30f0, v0x200fb30_0, C4<1>, C4<1>;
L_0x1fea1a0 .functor OR 1, L_0x1fa26b0, L_0x1fbe000, C4<0>, C4<0>;
L_0x2019050 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x20190c0 .functor OR 1, L_0x2019050, v0x200fc70_0, C4<0>, C4<0>;
L_0x20191d0 .functor AND 1, v0x200fb30_0, L_0x20190c0, C4<1>, C4<1>;
L_0x2019290 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2019360 .functor OR 1, L_0x2019290, v0x200fa90_0, C4<0>, C4<0>;
L_0x20193d0 .functor AND 1, L_0x20191d0, L_0x2019360, C4<1>, C4<1>;
L_0x2019550 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x20195c0 .functor OR 1, L_0x2019550, v0x200fc70_0, C4<0>, C4<0>;
L_0x20194e0 .functor AND 1, v0x200fb30_0, L_0x20195c0, C4<1>, C4<1>;
L_0x2019750 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2019850 .functor OR 1, L_0x2019750, v0x200fc70_0, C4<0>, C4<0>;
L_0x2019910 .functor AND 1, L_0x20194e0, L_0x2019850, C4<1>, C4<1>;
L_0x2019ac0 .functor XNOR 1, L_0x20193d0, L_0x2019910, C4<0>, C4<0>;
v0x1fa1c00_0 .net *"_ivl_0", 0 0, L_0x1fa26b0;  1 drivers
v0x1fa2000_0 .net *"_ivl_12", 0 0, L_0x2019050;  1 drivers
v0x1fa23e0_0 .net *"_ivl_14", 0 0, L_0x20190c0;  1 drivers
v0x1fa27c0_0 .net *"_ivl_16", 0 0, L_0x20191d0;  1 drivers
v0x1fa2ba0_0 .net *"_ivl_18", 0 0, L_0x2019290;  1 drivers
v0x1fa2f80_0 .net *"_ivl_2", 0 0, L_0x1fa2a90;  1 drivers
v0x1fa3200_0 .net *"_ivl_20", 0 0, L_0x2019360;  1 drivers
v0x200df60_0 .net *"_ivl_24", 0 0, L_0x2019550;  1 drivers
v0x200e040_0 .net *"_ivl_26", 0 0, L_0x20195c0;  1 drivers
v0x200e120_0 .net *"_ivl_28", 0 0, L_0x20194e0;  1 drivers
v0x200e200_0 .net *"_ivl_30", 0 0, L_0x2019750;  1 drivers
v0x200e2e0_0 .net *"_ivl_32", 0 0, L_0x2019850;  1 drivers
v0x200e3c0_0 .net *"_ivl_36", 0 0, L_0x2019ac0;  1 drivers
L_0x7f29aad7f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x200e480_0 .net *"_ivl_38", 0 0, L_0x7f29aad7f018;  1 drivers
v0x200e560_0 .net *"_ivl_4", 0 0, L_0x1fa2e70;  1 drivers
v0x200e640_0 .net *"_ivl_6", 0 0, L_0x1fa30f0;  1 drivers
v0x200e720_0 .net *"_ivl_8", 0 0, L_0x1fbe000;  1 drivers
v0x200e800_0 .net "a", 0 0, v0x200f9f0_0;  alias, 1 drivers
v0x200e8c0_0 .net "b", 0 0, v0x200fa90_0;  alias, 1 drivers
v0x200e980_0 .net "c", 0 0, v0x200fb30_0;  alias, 1 drivers
v0x200ea40_0 .net "d", 0 0, v0x200fc70_0;  alias, 1 drivers
v0x200eb00_0 .net "out_pos", 0 0, L_0x2019bd0;  alias, 1 drivers
v0x200ebc0_0 .net "out_sop", 0 0, L_0x1fea1a0;  alias, 1 drivers
v0x200ec80_0 .net "pos0", 0 0, L_0x20193d0;  1 drivers
v0x200ed40_0 .net "pos1", 0 0, L_0x2019910;  1 drivers
L_0x2019bd0 .functor MUXZ 1, L_0x7f29aad7f018, L_0x20193d0, L_0x2019ac0, C4<>;
S_0x200eec0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fb3600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x200f9f0_0 .var "a", 0 0;
v0x200fa90_0 .var "b", 0 0;
v0x200fb30_0 .var "c", 0 0;
v0x200fbd0_0 .net "clk", 0 0, v0x20184c0_0;  1 drivers
v0x200fc70_0 .var "d", 0 0;
v0x200fd60_0 .var/2u "fail", 0 0;
v0x200fe00_0 .var/2u "fail1", 0 0;
v0x200fea0_0 .net "tb_match", 0 0, L_0x2027ec0;  alias, 1 drivers
v0x200ff40_0 .var "wavedrom_enable", 0 0;
v0x200ffe0_0 .var "wavedrom_title", 511 0;
E_0x1fb1de0/0 .event negedge, v0x200fbd0_0;
E_0x1fb1de0/1 .event posedge, v0x200fbd0_0;
E_0x1fb1de0 .event/or E_0x1fb1de0/0, E_0x1fb1de0/1;
S_0x200f1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x200eec0;
 .timescale -12 -12;
v0x200f430_0 .var/2s "i", 31 0;
E_0x1fb1c80 .event posedge, v0x200fbd0_0;
S_0x200f530 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x200eec0;
 .timescale -12 -12;
v0x200f730_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x200f810 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x200eec0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20101c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fb3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2019d80 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2019e10 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2019fb0 .functor AND 1, L_0x2019d80, L_0x2019e10, C4<1>, C4<1>;
L_0x201a0c0 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x201a270 .functor AND 1, L_0x2019fb0, L_0x201a0c0, C4<1>, C4<1>;
L_0x201a380 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x201a540 .functor AND 1, L_0x201a270, L_0x201a380, C4<1>, C4<1>;
L_0x201a650 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x201a820 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x201a890 .functor AND 1, L_0x201a650, L_0x201a820, C4<1>, C4<1>;
L_0x201aa00 .functor AND 1, L_0x201a890, v0x200fb30_0, C4<1>, C4<1>;
L_0x201aa70 .functor AND 1, L_0x201aa00, v0x200fc70_0, C4<1>, C4<1>;
L_0x201aba0 .functor OR 1, L_0x201a540, L_0x201aa70, C4<0>, C4<0>;
L_0x201acb0 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x201ab30 .functor AND 1, L_0x201acb0, v0x200fa90_0, C4<1>, C4<1>;
L_0x201adf0 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x201aef0 .functor AND 1, L_0x201ab30, L_0x201adf0, C4<1>, C4<1>;
L_0x201b000 .functor AND 1, L_0x201aef0, v0x200fc70_0, C4<1>, C4<1>;
L_0x201b160 .functor OR 1, L_0x201aba0, L_0x201b000, C4<0>, C4<0>;
L_0x201b270 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x201b390 .functor AND 1, L_0x201b270, v0x200fa90_0, C4<1>, C4<1>;
L_0x201b450 .functor AND 1, L_0x201b390, v0x200fb30_0, C4<1>, C4<1>;
L_0x201b5d0 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x201b640 .functor AND 1, L_0x201b450, L_0x201b5d0, C4<1>, C4<1>;
L_0x201b820 .functor OR 1, L_0x201b160, L_0x201b640, C4<0>, C4<0>;
L_0x201b930 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x201ba80 .functor AND 1, v0x200f9f0_0, L_0x201b930, C4<1>, C4<1>;
L_0x201bb40 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x201bca0 .functor AND 1, L_0x201ba80, L_0x201bb40, C4<1>, C4<1>;
L_0x201bdb0 .functor AND 1, L_0x201bca0, v0x200fc70_0, C4<1>, C4<1>;
L_0x201bf70 .functor OR 1, L_0x201b820, L_0x201bdb0, C4<0>, C4<0>;
L_0x201c080 .functor AND 1, v0x200f9f0_0, v0x200fa90_0, C4<1>, C4<1>;
L_0x201c200 .functor AND 1, L_0x201c080, v0x200fb30_0, C4<1>, C4<1>;
L_0x201c2c0 .functor AND 1, L_0x201c200, v0x200fc70_0, C4<1>, C4<1>;
L_0x201c4a0 .functor OR 1, L_0x201bf70, L_0x201c2c0, C4<0>, C4<0>;
L_0x201c600 .functor OR 1, v0x200f9f0_0, v0x200fa90_0, C4<0>, C4<0>;
L_0x201c7a0 .functor OR 1, L_0x201c600, v0x200fb30_0, C4<0>, C4<0>;
L_0x201c860 .functor OR 1, L_0x201c7a0, v0x200fc70_0, C4<0>, C4<0>;
L_0x201c670 .functor OR 1, v0x200f9f0_0, v0x200fa90_0, C4<0>, C4<0>;
L_0x201c6e0 .functor OR 1, L_0x201c670, v0x200fb30_0, C4<0>, C4<0>;
L_0x201ca70 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x201cae0 .functor OR 1, L_0x201c6e0, L_0x201ca70, C4<0>, C4<0>;
L_0x201cd50 .functor AND 1, L_0x201c860, L_0x201cae0, C4<1>, C4<1>;
L_0x201ce60 .functor OR 1, v0x200f9f0_0, v0x200fa90_0, C4<0>, C4<0>;
L_0x201d040 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x201d2c0 .functor OR 1, L_0x201ce60, L_0x201d040, C4<0>, C4<0>;
L_0x201d550 .functor OR 1, L_0x201d2c0, v0x200fc70_0, C4<0>, C4<0>;
L_0x201d820 .functor AND 1, L_0x201cd50, L_0x201d550, C4<1>, C4<1>;
L_0x201dac0 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x201db30 .functor OR 1, v0x200f9f0_0, L_0x201dac0, C4<0>, C4<0>;
L_0x201dfa0 .functor OR 1, L_0x201db30, v0x200fb30_0, C4<0>, C4<0>;
L_0x201e060 .functor OR 1, L_0x201dfa0, v0x200fc70_0, C4<0>, C4<0>;
L_0x201e2d0 .functor AND 1, L_0x201d820, L_0x201e060, C4<1>, C4<1>;
L_0x201e3e0 .functor OR 1, v0x200f9f0_0, v0x200fa90_0, C4<0>, C4<0>;
L_0x201e610 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x201e680 .functor OR 1, L_0x201e3e0, L_0x201e610, C4<0>, C4<0>;
L_0x201e960 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x201e9d0 .functor OR 1, L_0x201e680, L_0x201e960, C4<0>, C4<0>;
L_0x201ecc0 .functor AND 1, L_0x201e2d0, L_0x201e9d0, C4<1>, C4<1>;
L_0x201edd0 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x201f030 .functor OR 1, v0x200f9f0_0, L_0x201edd0, C4<0>, C4<0>;
L_0x201f0f0 .functor OR 1, L_0x201f030, v0x200fb30_0, C4<0>, C4<0>;
L_0x201f3b0 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x201f420 .functor OR 1, L_0x201f0f0, L_0x201f3b0, C4<0>, C4<0>;
L_0x201f740 .functor AND 1, L_0x201ecc0, L_0x201f420, C4<1>, C4<1>;
L_0x201f850 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x201fae0 .functor OR 1, v0x200f9f0_0, L_0x201f850, C4<0>, C4<0>;
L_0x201fba0 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x201fe40 .functor OR 1, L_0x201fae0, L_0x201fba0, C4<0>, C4<0>;
L_0x201ff50 .functor OR 1, L_0x201fe40, v0x200fc70_0, C4<0>, C4<0>;
L_0x2020250 .functor AND 1, L_0x201f740, L_0x201ff50, C4<1>, C4<1>;
L_0x2020360 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2020620 .functor OR 1, L_0x2020360, v0x200fa90_0, C4<0>, C4<0>;
L_0x20206e0 .functor OR 1, L_0x2020620, v0x200fb30_0, C4<0>, C4<0>;
L_0x2020a00 .functor OR 1, L_0x20206e0, v0x200fc70_0, C4<0>, C4<0>;
L_0x2020ac0 .functor AND 1, L_0x2020250, L_0x2020a00, C4<1>, C4<1>;
L_0x2020e40 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2020eb0 .functor OR 1, L_0x2020e40, v0x200fa90_0, C4<0>, C4<0>;
L_0x20211f0 .functor OR 1, L_0x2020eb0, v0x200fb30_0, C4<0>, C4<0>;
L_0x20212b0 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x20215b0 .functor OR 1, L_0x20211f0, L_0x20212b0, C4<0>, C4<0>;
L_0x20216c0 .functor AND 1, L_0x2020ac0, L_0x20215b0, C4<1>, C4<1>;
L_0x2021a70 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2021ae0 .functor OR 1, L_0x2021a70, v0x200fa90_0, C4<0>, C4<0>;
L_0x2021e50 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2021ec0 .functor OR 1, L_0x2021ae0, L_0x2021e50, C4<0>, C4<0>;
L_0x2022290 .functor OR 1, L_0x2021ec0, v0x200fc70_0, C4<0>, C4<0>;
L_0x2022350 .functor AND 1, L_0x20216c0, L_0x2022290, C4<1>, C4<1>;
L_0x2022730 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x20227a0 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2022af0 .functor OR 1, L_0x2022730, L_0x20227a0, C4<0>, C4<0>;
L_0x2022c00 .functor OR 1, L_0x2022af0, v0x200fb30_0, C4<0>, C4<0>;
L_0x2022fb0 .functor OR 1, L_0x2022c00, v0x200fc70_0, C4<0>, C4<0>;
L_0x2023070 .functor AND 1, L_0x2022350, L_0x2022fb0, C4<1>, C4<1>;
L_0x2023480 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x20234f0 .functor OR 1, L_0x2023480, v0x200fa90_0, C4<0>, C4<0>;
L_0x20238c0 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2023930 .functor OR 1, L_0x20234f0, L_0x20238c0, C4<0>, C4<0>;
L_0x2023d60 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x2023dd0 .functor OR 1, L_0x2023930, L_0x2023d60, C4<0>, C4<0>;
L_0x2024210 .functor AND 1, L_0x2023070, L_0x2023dd0, C4<1>, C4<1>;
L_0x2024320 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x20246d0 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2024740 .functor OR 1, L_0x2024320, L_0x20246d0, C4<0>, C4<0>;
L_0x2024ba0 .functor OR 1, L_0x2024740, v0x200fb30_0, C4<0>, C4<0>;
L_0x2024c60 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x2025030 .functor OR 1, L_0x2024ba0, L_0x2024c60, C4<0>, C4<0>;
L_0x2025140 .functor AND 1, L_0x2024210, L_0x2025030, C4<1>, C4<1>;
L_0x20255c0 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x2025630 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2025a20 .functor OR 1, L_0x20255c0, L_0x2025630, C4<0>, C4<0>;
L_0x2025b30 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2025f30 .functor OR 1, L_0x2025a20, L_0x2025b30, C4<0>, C4<0>;
L_0x2026040 .functor OR 1, L_0x2025f30, v0x200fc70_0, C4<0>, C4<0>;
L_0x20264a0 .functor AND 1, L_0x2025140, L_0x2026040, C4<1>, C4<1>;
L_0x20265b0 .functor NOT 1, v0x200f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x20269d0 .functor NOT 1, v0x200fa90_0, C4<0>, C4<0>, C4<0>;
L_0x2026a40 .functor OR 1, L_0x20265b0, L_0x20269d0, C4<0>, C4<0>;
L_0x2026f10 .functor NOT 1, v0x200fb30_0, C4<0>, C4<0>, C4<0>;
L_0x2026f80 .functor OR 1, L_0x2026a40, L_0x2026f10, C4<0>, C4<0>;
L_0x2027460 .functor NOT 1, v0x200fc70_0, C4<0>, C4<0>, C4<0>;
L_0x20274d0 .functor OR 1, L_0x2026f80, L_0x2027460, C4<0>, C4<0>;
L_0x20279c0 .functor AND 1, L_0x20264a0, L_0x20274d0, C4<1>, C4<1>;
v0x2010380_0 .net *"_ivl_0", 0 0, L_0x2019d80;  1 drivers
v0x2010460_0 .net *"_ivl_10", 0 0, L_0x201a380;  1 drivers
v0x2010540_0 .net *"_ivl_100", 0 0, L_0x201dfa0;  1 drivers
v0x2010630_0 .net *"_ivl_102", 0 0, L_0x201e060;  1 drivers
v0x2010710_0 .net *"_ivl_104", 0 0, L_0x201e2d0;  1 drivers
v0x2010840_0 .net *"_ivl_106", 0 0, L_0x201e3e0;  1 drivers
v0x2010920_0 .net *"_ivl_108", 0 0, L_0x201e610;  1 drivers
v0x2010a00_0 .net *"_ivl_110", 0 0, L_0x201e680;  1 drivers
v0x2010ae0_0 .net *"_ivl_112", 0 0, L_0x201e960;  1 drivers
v0x2010c50_0 .net *"_ivl_114", 0 0, L_0x201e9d0;  1 drivers
v0x2010d30_0 .net *"_ivl_116", 0 0, L_0x201ecc0;  1 drivers
v0x2010e10_0 .net *"_ivl_118", 0 0, L_0x201edd0;  1 drivers
v0x2010ef0_0 .net *"_ivl_12", 0 0, L_0x201a540;  1 drivers
v0x2010fd0_0 .net *"_ivl_120", 0 0, L_0x201f030;  1 drivers
v0x20110b0_0 .net *"_ivl_122", 0 0, L_0x201f0f0;  1 drivers
v0x2011190_0 .net *"_ivl_124", 0 0, L_0x201f3b0;  1 drivers
v0x2011270_0 .net *"_ivl_126", 0 0, L_0x201f420;  1 drivers
v0x2011460_0 .net *"_ivl_128", 0 0, L_0x201f740;  1 drivers
v0x2011540_0 .net *"_ivl_130", 0 0, L_0x201f850;  1 drivers
v0x2011620_0 .net *"_ivl_132", 0 0, L_0x201fae0;  1 drivers
v0x2011700_0 .net *"_ivl_134", 0 0, L_0x201fba0;  1 drivers
v0x20117e0_0 .net *"_ivl_136", 0 0, L_0x201fe40;  1 drivers
v0x20118c0_0 .net *"_ivl_138", 0 0, L_0x201ff50;  1 drivers
v0x20119a0_0 .net *"_ivl_14", 0 0, L_0x201a650;  1 drivers
v0x2011a80_0 .net *"_ivl_140", 0 0, L_0x2020250;  1 drivers
v0x2011b60_0 .net *"_ivl_142", 0 0, L_0x2020360;  1 drivers
v0x2011c40_0 .net *"_ivl_144", 0 0, L_0x2020620;  1 drivers
v0x2011d20_0 .net *"_ivl_146", 0 0, L_0x20206e0;  1 drivers
v0x2011e00_0 .net *"_ivl_148", 0 0, L_0x2020a00;  1 drivers
v0x2011ee0_0 .net *"_ivl_150", 0 0, L_0x2020ac0;  1 drivers
v0x2011fc0_0 .net *"_ivl_152", 0 0, L_0x2020e40;  1 drivers
v0x20120a0_0 .net *"_ivl_154", 0 0, L_0x2020eb0;  1 drivers
v0x2012180_0 .net *"_ivl_156", 0 0, L_0x20211f0;  1 drivers
v0x2012470_0 .net *"_ivl_158", 0 0, L_0x20212b0;  1 drivers
v0x2012550_0 .net *"_ivl_16", 0 0, L_0x201a820;  1 drivers
v0x2012630_0 .net *"_ivl_160", 0 0, L_0x20215b0;  1 drivers
v0x2012710_0 .net *"_ivl_162", 0 0, L_0x20216c0;  1 drivers
v0x20127f0_0 .net *"_ivl_164", 0 0, L_0x2021a70;  1 drivers
v0x20128d0_0 .net *"_ivl_166", 0 0, L_0x2021ae0;  1 drivers
v0x20129b0_0 .net *"_ivl_168", 0 0, L_0x2021e50;  1 drivers
v0x2012a90_0 .net *"_ivl_170", 0 0, L_0x2021ec0;  1 drivers
v0x2012b70_0 .net *"_ivl_172", 0 0, L_0x2022290;  1 drivers
v0x2012c50_0 .net *"_ivl_174", 0 0, L_0x2022350;  1 drivers
v0x2012d30_0 .net *"_ivl_176", 0 0, L_0x2022730;  1 drivers
v0x2012e10_0 .net *"_ivl_178", 0 0, L_0x20227a0;  1 drivers
v0x2012ef0_0 .net *"_ivl_18", 0 0, L_0x201a890;  1 drivers
v0x2012fd0_0 .net *"_ivl_180", 0 0, L_0x2022af0;  1 drivers
v0x20130b0_0 .net *"_ivl_182", 0 0, L_0x2022c00;  1 drivers
v0x2013190_0 .net *"_ivl_184", 0 0, L_0x2022fb0;  1 drivers
v0x2013270_0 .net *"_ivl_186", 0 0, L_0x2023070;  1 drivers
v0x2013350_0 .net *"_ivl_188", 0 0, L_0x2023480;  1 drivers
v0x2013430_0 .net *"_ivl_190", 0 0, L_0x20234f0;  1 drivers
v0x2013510_0 .net *"_ivl_192", 0 0, L_0x20238c0;  1 drivers
v0x20135f0_0 .net *"_ivl_194", 0 0, L_0x2023930;  1 drivers
v0x20136d0_0 .net *"_ivl_196", 0 0, L_0x2023d60;  1 drivers
v0x20137b0_0 .net *"_ivl_198", 0 0, L_0x2023dd0;  1 drivers
v0x2013890_0 .net *"_ivl_2", 0 0, L_0x2019e10;  1 drivers
v0x2013970_0 .net *"_ivl_20", 0 0, L_0x201aa00;  1 drivers
v0x2013a50_0 .net *"_ivl_200", 0 0, L_0x2024210;  1 drivers
v0x2013b30_0 .net *"_ivl_202", 0 0, L_0x2024320;  1 drivers
v0x2013c10_0 .net *"_ivl_204", 0 0, L_0x20246d0;  1 drivers
v0x2013cf0_0 .net *"_ivl_206", 0 0, L_0x2024740;  1 drivers
v0x2013dd0_0 .net *"_ivl_208", 0 0, L_0x2024ba0;  1 drivers
v0x2013eb0_0 .net *"_ivl_210", 0 0, L_0x2024c60;  1 drivers
v0x2013f90_0 .net *"_ivl_212", 0 0, L_0x2025030;  1 drivers
v0x2014480_0 .net *"_ivl_214", 0 0, L_0x2025140;  1 drivers
v0x2014560_0 .net *"_ivl_216", 0 0, L_0x20255c0;  1 drivers
v0x2014640_0 .net *"_ivl_218", 0 0, L_0x2025630;  1 drivers
v0x2014720_0 .net *"_ivl_22", 0 0, L_0x201aa70;  1 drivers
v0x2014800_0 .net *"_ivl_220", 0 0, L_0x2025a20;  1 drivers
v0x20148e0_0 .net *"_ivl_222", 0 0, L_0x2025b30;  1 drivers
v0x20149c0_0 .net *"_ivl_224", 0 0, L_0x2025f30;  1 drivers
v0x2014aa0_0 .net *"_ivl_226", 0 0, L_0x2026040;  1 drivers
v0x2014b80_0 .net *"_ivl_228", 0 0, L_0x20264a0;  1 drivers
v0x2014c60_0 .net *"_ivl_230", 0 0, L_0x20265b0;  1 drivers
v0x2014d40_0 .net *"_ivl_232", 0 0, L_0x20269d0;  1 drivers
v0x2014e20_0 .net *"_ivl_234", 0 0, L_0x2026a40;  1 drivers
v0x2014f00_0 .net *"_ivl_236", 0 0, L_0x2026f10;  1 drivers
v0x2014fe0_0 .net *"_ivl_238", 0 0, L_0x2026f80;  1 drivers
v0x20150c0_0 .net *"_ivl_24", 0 0, L_0x201aba0;  1 drivers
v0x20151a0_0 .net *"_ivl_240", 0 0, L_0x2027460;  1 drivers
v0x2015280_0 .net *"_ivl_242", 0 0, L_0x20274d0;  1 drivers
v0x2015360_0 .net *"_ivl_26", 0 0, L_0x201acb0;  1 drivers
v0x2015440_0 .net *"_ivl_28", 0 0, L_0x201ab30;  1 drivers
v0x2015520_0 .net *"_ivl_30", 0 0, L_0x201adf0;  1 drivers
v0x2015600_0 .net *"_ivl_32", 0 0, L_0x201aef0;  1 drivers
v0x20156e0_0 .net *"_ivl_34", 0 0, L_0x201b000;  1 drivers
v0x20157c0_0 .net *"_ivl_36", 0 0, L_0x201b160;  1 drivers
v0x20158a0_0 .net *"_ivl_38", 0 0, L_0x201b270;  1 drivers
v0x2015980_0 .net *"_ivl_4", 0 0, L_0x2019fb0;  1 drivers
v0x2015a60_0 .net *"_ivl_40", 0 0, L_0x201b390;  1 drivers
v0x2015b40_0 .net *"_ivl_42", 0 0, L_0x201b450;  1 drivers
v0x2015c20_0 .net *"_ivl_44", 0 0, L_0x201b5d0;  1 drivers
v0x2015d00_0 .net *"_ivl_46", 0 0, L_0x201b640;  1 drivers
v0x2015de0_0 .net *"_ivl_48", 0 0, L_0x201b820;  1 drivers
v0x2015ec0_0 .net *"_ivl_50", 0 0, L_0x201b930;  1 drivers
v0x2015fa0_0 .net *"_ivl_52", 0 0, L_0x201ba80;  1 drivers
v0x2016080_0 .net *"_ivl_54", 0 0, L_0x201bb40;  1 drivers
v0x2016160_0 .net *"_ivl_56", 0 0, L_0x201bca0;  1 drivers
v0x2016240_0 .net *"_ivl_58", 0 0, L_0x201bdb0;  1 drivers
v0x2016320_0 .net *"_ivl_6", 0 0, L_0x201a0c0;  1 drivers
v0x2016400_0 .net *"_ivl_60", 0 0, L_0x201bf70;  1 drivers
v0x20164e0_0 .net *"_ivl_62", 0 0, L_0x201c080;  1 drivers
v0x20165c0_0 .net *"_ivl_64", 0 0, L_0x201c200;  1 drivers
v0x20166a0_0 .net *"_ivl_66", 0 0, L_0x201c2c0;  1 drivers
v0x2016780_0 .net *"_ivl_70", 0 0, L_0x201c600;  1 drivers
v0x2016860_0 .net *"_ivl_72", 0 0, L_0x201c7a0;  1 drivers
v0x2016940_0 .net *"_ivl_74", 0 0, L_0x201c860;  1 drivers
v0x2016a20_0 .net *"_ivl_76", 0 0, L_0x201c670;  1 drivers
v0x2016b00_0 .net *"_ivl_78", 0 0, L_0x201c6e0;  1 drivers
v0x2016be0_0 .net *"_ivl_8", 0 0, L_0x201a270;  1 drivers
v0x2016cc0_0 .net *"_ivl_80", 0 0, L_0x201ca70;  1 drivers
v0x2016da0_0 .net *"_ivl_82", 0 0, L_0x201cae0;  1 drivers
v0x2016e80_0 .net *"_ivl_84", 0 0, L_0x201cd50;  1 drivers
v0x2016f60_0 .net *"_ivl_86", 0 0, L_0x201ce60;  1 drivers
v0x2017040_0 .net *"_ivl_88", 0 0, L_0x201d040;  1 drivers
v0x2017120_0 .net *"_ivl_90", 0 0, L_0x201d2c0;  1 drivers
v0x2017200_0 .net *"_ivl_92", 0 0, L_0x201d550;  1 drivers
v0x20172e0_0 .net *"_ivl_94", 0 0, L_0x201d820;  1 drivers
v0x20173c0_0 .net *"_ivl_96", 0 0, L_0x201dac0;  1 drivers
v0x20174a0_0 .net *"_ivl_98", 0 0, L_0x201db30;  1 drivers
v0x2017580_0 .net "a", 0 0, v0x200f9f0_0;  alias, 1 drivers
v0x2017620_0 .net "b", 0 0, v0x200fa90_0;  alias, 1 drivers
v0x2017710_0 .net "c", 0 0, v0x200fb30_0;  alias, 1 drivers
v0x2017800_0 .net "d", 0 0, v0x200fc70_0;  alias, 1 drivers
v0x20178f0_0 .net "out_pos", 0 0, L_0x20279c0;  alias, 1 drivers
v0x20179b0_0 .net "out_sop", 0 0, L_0x201c4a0;  alias, 1 drivers
S_0x2017b30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fb3600;
 .timescale -12 -12;
E_0x1f979f0 .event anyedge, v0x2018920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2018920_0;
    %nor/r;
    %assign/vec4 v0x2018920_0, 0;
    %wait E_0x1f979f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x200eec0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x200fd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x200fe00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x200eec0;
T_4 ;
    %wait E_0x1fb1de0;
    %load/vec4 v0x200fea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x200fd60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x200eec0;
T_5 ;
    %wait E_0x1fb1c80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %wait E_0x1fb1c80;
    %load/vec4 v0x200fd60_0;
    %store/vec4 v0x200fe00_0, 0, 1;
    %fork t_1, S_0x200f1f0;
    %jmp t_0;
    .scope S_0x200f1f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x200f430_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x200f430_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fb1c80;
    %load/vec4 v0x200f430_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x200f430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x200f430_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x200eec0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb1de0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x200fc70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x200fa90_0, 0;
    %assign/vec4 v0x200f9f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x200fd60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x200fe00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fb3600;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20184c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2018920_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fb3600;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20184c0_0;
    %inv;
    %store/vec4 v0x20184c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fb3600;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x200fbd0_0, v0x2018a90_0, v0x20182e0_0, v0x2018380_0, v0x2018420_0, v0x2018560_0, v0x20187e0_0, v0x2018740_0, v0x20186a0_0, v0x2018600_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fb3600;
T_9 ;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2018880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fb3600;
T_10 ;
    %wait E_0x1fb1de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2018880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
    %load/vec4 v0x20189c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2018880_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20187e0_0;
    %load/vec4 v0x20187e0_0;
    %load/vec4 v0x2018740_0;
    %xor;
    %load/vec4 v0x20187e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20186a0_0;
    %load/vec4 v0x20186a0_0;
    %load/vec4 v0x2018600_0;
    %xor;
    %load/vec4 v0x20186a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2018880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2018880_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter4/response0/top_module.sv";
