// Seed: 2697033249
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
  always @(1 or negedge 1) $display;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output wire id_3,
    input supply0 id_4,
    output tri id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    input uwire id_9,
    output wand id_10
    , id_26,
    input tri0 id_11,
    input supply1 id_12,
    input uwire id_13,
    input tri id_14,
    input wor id_15,
    input tri id_16,
    input supply1 id_17,
    input wire id_18,
    output wire id_19,
    input tri0 id_20,
    input wire id_21,
    output wire id_22,
    input tri1 id_23,
    input supply0 id_24
);
  initial
    #1 begin
      disable id_27;
    end
  module_0(
      id_26, id_26
  );
endmodule
