// Seed: 2486690181
module module_0;
  int id_1;
  parameter id_2 = -1;
endmodule
macromodule module_1 (
    id_1
);
  inout wire id_1;
  always begin : LABEL_0
    id_1 = #1 -1;
  end
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    id_15,
    output uwire id_5,
    input tri id_6,
    id_16,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wand id_13
);
  always id_15 = id_3;
  wire id_17;
endmodule
module module_3 (
    input wire id_0,
    output wor id_1,
    input wand id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input tri0 id_9#(1),
    output tri0 id_10,
    output wire id_11,
    input uwire id_12,
    input wire id_13,
    input supply1 id_14
);
  wire id_16, id_17;
  module_2 modCall_1 (
      id_8,
      id_5,
      id_10,
      id_5,
      id_4,
      id_1,
      id_13,
      id_12,
      id_2,
      id_7,
      id_9,
      id_8,
      id_3,
      id_0
  );
  assign modCall_1.id_6 = 0;
  wire id_18;
endmodule
