Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1671
design__instance__area,36253.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,10
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.0031502624042332172
power__switching__total,0.0011331775458529592
power__leakage__total,1.5569824540762056E-7
power__total,0.004283595364540815
clock__skew__worst_hold__corner:nom_tt_025C_3v30,1.7756085992992938
clock__skew__worst_setup__corner:nom_tt_025C_3v30,2.275608654810447
timing__hold__ws__corner:nom_tt_025C_3v30,0.9525783764741959
timing__setup__ws__corner:nom_tt_025C_3v30,7.4895958221862315
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.952578
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,7.489596
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,15
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,10
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,3.7616275603547784
clock__skew__worst_setup__corner:nom_ss_125C_3v00,4.261627615865931
timing__hold__ws__corner:nom_ss_125C_3v00,2.190218957080886
timing__setup__ws__corner:nom_ss_125C_3v00,-5.21323265978691
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-53.922368540985936
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-5.21323265978691
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.190219
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,36
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-5.213233
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,33
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,10
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,0.9269758556461337
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,1.4269759111572866
timing__hold__ws__corner:nom_ff_n40C_3v60,0.42536708692680153
timing__setup__ws__corner:nom_ff_n40C_3v60,11.037830517567114
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.425367
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,12.794772
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,15
design__max_fanout_violation__count,10
design__max_cap_violation__count,1
clock__skew__worst_hold,3.8566417817570144
clock__skew__worst_setup,1.4016039836579608
timing__hold__ws,0.42451743322202606
timing__setup__ws,-5.61132667325325
timing__hold__tns,0.0
timing__setup__tns,-64.11967671636876
timing__hold__wns,0
timing__setup__wns,-5.61132667325325
timing__hold_vio__count,0
timing__hold_r2r__ws,0.424517
timing__hold_r2r_vio__count,0
timing__setup_vio__count,107
timing__setup_r2r__ws,-5.611327
timing__setup_r2r_vio__count,98
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1671
design__instance__area__stdcell,36253.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.69763
design__instance__utilization__stdcell,0.69763
design__instance__count__class:tie_cell,15
design__instance__count__class:buffer,3
design__instance__count__class:inverter,91
design__instance__count__class:sequential_cell,169
design__instance__count__class:multi_input_combinational_cell,805
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,33388.5
design__violations,0
design__instance__count__class:timing_repair_buffer,131
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,9
design__instance__count__setup_buffer,90
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1250
route__net__special,2
route__drc_errors__iter:1,133
route__wirelength__iter:1,34766
route__drc_errors__iter:2,14
route__wirelength__iter:2,34412
route__drc_errors__iter:3,10
route__wirelength__iter:3,34416
route__drc_errors__iter:4,0
route__wirelength__iter:4,34423
route__drc_errors,0
route__wirelength,34423
route__vias,7096
route__vias__singlecut,7096
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,640.63
design__instance__count__class:fill_cell,1329
timing__unannotated_net__count__corner:nom_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,10
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,1.7337300974476082
clock__skew__worst_setup__corner:min_tt_025C_3v30,2.233730152958761
timing__hold__ws__corner:min_tt_025C_3v30,0.9510941192705967
timing__setup__ws__corner:min_tt_025C_3v30,7.633785375453567
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.951094
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,7.633785
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,10
design__max_fanout_violation__count__corner:min_ss_125C_3v00,10
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,3.6824411229284486
clock__skew__worst_setup__corner:min_ss_125C_3v00,4.182441178439602
timing__hold__ws__corner:min_ss_125C_3v00,2.1873345975813345
timing__setup__ws__corner:min_ss_125C_3v00,-4.881247544325378
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-46.13226553560102
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-4.881247544325378
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.187335
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,34
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-4.881248
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,31
timing__unannotated_net__count__corner:min_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,10
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,0.9016039281468079
clock__skew__worst_setup__corner:min_ff_n40C_3v60,1.4016039836579608
timing__hold__ws__corner:min_ff_n40C_3v60,0.42451743322202606
timing__setup__ws__corner:min_ff_n40C_3v60,11.100777500308364
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.424517
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,12.878810
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,10
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,1.8258408635137293
clock__skew__worst_setup__corner:max_tt_025C_3v30,2.3258409190248823
timing__hold__ws__corner:max_tt_025C_3v30,0.954374828401149
timing__setup__ws__corner:max_tt_025C_3v30,7.299363098339451
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.954375
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,7.299363
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,15
design__max_fanout_violation__count__corner:max_ss_125C_3v00,10
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,3.8566417817570144
clock__skew__worst_setup__corner:max_ss_125C_3v00,4.3566418372681674
timing__hold__ws__corner:max_ss_125C_3v00,2.193717269930419
timing__setup__ws__corner:max_ss_125C_3v00,-5.61132667325325
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-64.11967671636876
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-5.61132667325325
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.193717
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,37
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-5.611327
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,34
timing__unannotated_net__count__corner:max_ss_125C_3v00,31
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,10
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,0.9574082908571244
clock__skew__worst_setup__corner:max_ff_n40C_3v60,1.4574083463682772
timing__hold__ws__corner:max_ff_n40C_3v60,0.42630278291841894
timing__setup__ws__corner:max_ff_n40C_3v60,10.962086659792906
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.426303
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,12.687654
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.00011558
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000876206
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000266815
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000876206
design_powergrid__voltage__worst,0.0000876206
design_powergrid__voltage__worst__net:VPWR,3.29988
design_powergrid__drop__worst,0.00011558
design_powergrid__drop__worst__net:VPWR,0.00011558
design_powergrid__voltage__worst__net:VGND,0.0000876206
design_powergrid__drop__worst__net:VGND,0.0000876206
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000271000000000000014206517906512061699686455540359020233154296875
ir__drop__worst,0.00011600000000000000068001160258290838100947439670562744140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
