<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_iw_converter_flat</a></h1>
<div class="docblock">
<p>Flat ports variant of <a href="module.axi_iw_converter"><code>axi_iw_converter</code></a>.</p>
<p>See the documentation of the main module for the definition of ports and parameters.</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_SLV_PORT_ID_WIDTH" class="impl"><code class="in-band">AXI_SLV_PORT_ID_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_MST_PORT_ID_WIDTH" class="impl"><code class="in-band">AXI_MST_PORT_ID_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_SLV_PORT_MAX_UNIQ_IDS" class="impl"><code class="in-band">AXI_SLV_PORT_MAX_UNIQ_IDS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_SLV_PORT_MAX_TXNS_PER_ID" class="impl"><code class="in-band">AXI_SLV_PORT_MAX_TXNS_PER_ID<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_SLV_PORT_MAX_TXNS" class="impl"><code class="in-band">AXI_SLV_PORT_MAX_TXNS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_MST_PORT_MAX_UNIQ_IDS" class="impl"><code class="in-band">AXI_MST_PORT_MAX_UNIQ_IDS<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_MST_PORT_MAX_TXNS_PER_ID" class="impl"><code class="in-band">AXI_MST_PORT_MAX_TXNS_PER_ID<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band">AXI_ADDR_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band">AXI_DATA_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band">AXI_USER_WIDTH<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.addr_t" class="impl"><code class="in-band">addr_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, DO NOT OVERRIDE!</p>
</div><h3 id="parameter.data_t" class="impl"><code class="in-band">data_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, DO NOT OVERRIDE!</p>
</div><h3 id="parameter.slv_port_id_t" class="impl"><code class="in-band">slv_port_id_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, DO NOT OVERRIDE!</p>
</div><h3 id="parameter.mst_port_id_t" class="impl"><code class="in-band">mst_port_id_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, DO NOT OVERRIDE!</p>
</div><h3 id="parameter.strb_t" class="impl"><code class="in-band">strb_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, DO NOT OVERRIDE!</p>
</div><h3 id="parameter.user_t" class="impl"><code class="in-band">user_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Dependent parameter, DO NOT OVERRIDE!</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_id_i" class="impl"><code class="in-band">slv_aw_id_i<span class="type-annotation">: input  slv_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_addr_i" class="impl"><code class="in-band">slv_aw_addr_i<span class="type-annotation">: input  addr_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_len_i" class="impl"><code class="in-band">slv_aw_len_i<span class="type-annotation">: input  axi_pkg::len_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_size_i" class="impl"><code class="in-band">slv_aw_size_i<span class="type-annotation">: input  axi_pkg::size_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_burst_i" class="impl"><code class="in-band">slv_aw_burst_i<span class="type-annotation">: input  axi_pkg::burst_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_lock_i" class="impl"><code class="in-band">slv_aw_lock_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_cache_i" class="impl"><code class="in-band">slv_aw_cache_i<span class="type-annotation">: input  axi_pkg::cache_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_prot_i" class="impl"><code class="in-band">slv_aw_prot_i<span class="type-annotation">: input  axi_pkg::prot_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_qos_i" class="impl"><code class="in-band">slv_aw_qos_i<span class="type-annotation">: input  axi_pkg::qos_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_region_i" class="impl"><code class="in-band">slv_aw_region_i<span class="type-annotation">: input  axi_pkg::region_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_atop_i" class="impl"><code class="in-band">slv_aw_atop_i<span class="type-annotation">: input  axi_pkg::atop_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_user_i" class="impl"><code class="in-band">slv_aw_user_i<span class="type-annotation">: input  user_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_valid_i" class="impl"><code class="in-band">slv_aw_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_aw_ready_o" class="impl"><code class="in-band">slv_aw_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_w_data_i" class="impl"><code class="in-band">slv_w_data_i<span class="type-annotation">: input  data_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_w_strb_i" class="impl"><code class="in-band">slv_w_strb_i<span class="type-annotation">: input  strb_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_w_last_i" class="impl"><code class="in-band">slv_w_last_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_w_user_i" class="impl"><code class="in-band">slv_w_user_i<span class="type-annotation">: input  user_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_w_valid_i" class="impl"><code class="in-band">slv_w_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_w_ready_o" class="impl"><code class="in-band">slv_w_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_b_id_o" class="impl"><code class="in-band">slv_b_id_o<span class="type-annotation">: output slv_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_b_resp_o" class="impl"><code class="in-band">slv_b_resp_o<span class="type-annotation">: output axi_pkg::resp_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_b_user_o" class="impl"><code class="in-band">slv_b_user_o<span class="type-annotation">: output user_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_b_valid_o" class="impl"><code class="in-band">slv_b_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_b_ready_i" class="impl"><code class="in-band">slv_b_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_id_i" class="impl"><code class="in-band">slv_ar_id_i<span class="type-annotation">: input  slv_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_addr_i" class="impl"><code class="in-band">slv_ar_addr_i<span class="type-annotation">: input  addr_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_len_i" class="impl"><code class="in-band">slv_ar_len_i<span class="type-annotation">: input  axi_pkg::len_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_size_i" class="impl"><code class="in-band">slv_ar_size_i<span class="type-annotation">: input  axi_pkg::size_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_burst_i" class="impl"><code class="in-band">slv_ar_burst_i<span class="type-annotation">: input  axi_pkg::burst_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_lock_i" class="impl"><code class="in-band">slv_ar_lock_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_cache_i" class="impl"><code class="in-band">slv_ar_cache_i<span class="type-annotation">: input  axi_pkg::cache_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_prot_i" class="impl"><code class="in-band">slv_ar_prot_i<span class="type-annotation">: input  axi_pkg::prot_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_qos_i" class="impl"><code class="in-band">slv_ar_qos_i<span class="type-annotation">: input  axi_pkg::qos_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_region_i" class="impl"><code class="in-band">slv_ar_region_i<span class="type-annotation">: input  axi_pkg::region_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_user_i" class="impl"><code class="in-band">slv_ar_user_i<span class="type-annotation">: input  user_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_valid_i" class="impl"><code class="in-band">slv_ar_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_ar_ready_o" class="impl"><code class="in-band">slv_ar_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_id_o" class="impl"><code class="in-band">slv_r_id_o<span class="type-annotation">: output slv_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_data_o" class="impl"><code class="in-band">slv_r_data_o<span class="type-annotation">: output data_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_resp_o" class="impl"><code class="in-band">slv_r_resp_o<span class="type-annotation">: output axi_pkg::resp_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_last_o" class="impl"><code class="in-band">slv_r_last_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_user_o" class="impl"><code class="in-band">slv_r_user_o<span class="type-annotation">: output user_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_valid_o" class="impl"><code class="in-band">slv_r_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_r_ready_i" class="impl"><code class="in-band">slv_r_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_id_o" class="impl"><code class="in-band">mst_aw_id_o<span class="type-annotation">: output mst_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_addr_o" class="impl"><code class="in-band">mst_aw_addr_o<span class="type-annotation">: output addr_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_len_o" class="impl"><code class="in-band">mst_aw_len_o<span class="type-annotation">: output axi_pkg::len_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_size_o" class="impl"><code class="in-band">mst_aw_size_o<span class="type-annotation">: output axi_pkg::size_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_burst_o" class="impl"><code class="in-band">mst_aw_burst_o<span class="type-annotation">: output axi_pkg::burst_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_lock_o" class="impl"><code class="in-band">mst_aw_lock_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_cache_o" class="impl"><code class="in-band">mst_aw_cache_o<span class="type-annotation">: output axi_pkg::cache_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_prot_o" class="impl"><code class="in-band">mst_aw_prot_o<span class="type-annotation">: output axi_pkg::prot_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_qos_o" class="impl"><code class="in-band">mst_aw_qos_o<span class="type-annotation">: output axi_pkg::qos_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_region_o" class="impl"><code class="in-band">mst_aw_region_o<span class="type-annotation">: output axi_pkg::region_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_atop_o" class="impl"><code class="in-band">mst_aw_atop_o<span class="type-annotation">: output axi_pkg::atop_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_user_o" class="impl"><code class="in-band">mst_aw_user_o<span class="type-annotation">: output user_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_valid_o" class="impl"><code class="in-band">mst_aw_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_aw_ready_i" class="impl"><code class="in-band">mst_aw_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_w_data_o" class="impl"><code class="in-band">mst_w_data_o<span class="type-annotation">: output data_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_w_strb_o" class="impl"><code class="in-band">mst_w_strb_o<span class="type-annotation">: output strb_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_w_last_o" class="impl"><code class="in-band">mst_w_last_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_w_user_o" class="impl"><code class="in-band">mst_w_user_o<span class="type-annotation">: output user_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_w_valid_o" class="impl"><code class="in-band">mst_w_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_w_ready_i" class="impl"><code class="in-band">mst_w_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_b_id_i" class="impl"><code class="in-band">mst_b_id_i<span class="type-annotation">: input  mst_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_b_resp_i" class="impl"><code class="in-band">mst_b_resp_i<span class="type-annotation">: input  axi_pkg::resp_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_b_user_i" class="impl"><code class="in-band">mst_b_user_i<span class="type-annotation">: input  user_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_b_valid_i" class="impl"><code class="in-band">mst_b_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_b_ready_o" class="impl"><code class="in-band">mst_b_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_id_o" class="impl"><code class="in-band">mst_ar_id_o<span class="type-annotation">: output mst_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_addr_o" class="impl"><code class="in-band">mst_ar_addr_o<span class="type-annotation">: output addr_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_len_o" class="impl"><code class="in-band">mst_ar_len_o<span class="type-annotation">: output axi_pkg::len_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_size_o" class="impl"><code class="in-band">mst_ar_size_o<span class="type-annotation">: output axi_pkg::size_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_burst_o" class="impl"><code class="in-band">mst_ar_burst_o<span class="type-annotation">: output axi_pkg::burst_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_lock_o" class="impl"><code class="in-band">mst_ar_lock_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_cache_o" class="impl"><code class="in-band">mst_ar_cache_o<span class="type-annotation">: output axi_pkg::cache_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_prot_o" class="impl"><code class="in-band">mst_ar_prot_o<span class="type-annotation">: output axi_pkg::prot_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_qos_o" class="impl"><code class="in-band">mst_ar_qos_o<span class="type-annotation">: output axi_pkg::qos_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_region_o" class="impl"><code class="in-band">mst_ar_region_o<span class="type-annotation">: output axi_pkg::region_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_user_o" class="impl"><code class="in-band">mst_ar_user_o<span class="type-annotation">: output user_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_valid_o" class="impl"><code class="in-band">mst_ar_valid_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_ar_ready_i" class="impl"><code class="in-band">mst_ar_ready_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_id_i" class="impl"><code class="in-band">mst_r_id_i<span class="type-annotation">: input  mst_port_id_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_data_i" class="impl"><code class="in-band">mst_r_data_i<span class="type-annotation">: input  data_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_resp_i" class="impl"><code class="in-band">mst_r_resp_i<span class="type-annotation">: input  axi_pkg::resp_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_last_i" class="impl"><code class="in-band">mst_r_last_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_user_i" class="impl"><code class="in-band">mst_r_user_i<span class="type-annotation">: input  user_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_valid_i" class="impl"><code class="in-band">mst_r_valid_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.mst_r_ready_o" class="impl"><code class="in-band">mst_r_ready_o<span class="type-annotation">: output logic</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
