// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module icmp_server_check_icmp_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataIn_TVALID,
        packageBuffer1_V_din,
        packageBuffer1_V_full_n,
        packageBuffer1_V_write,
        validFifo_V_din,
        validFifo_V_full_n,
        validFifo_V_write,
        checksumStreams_V_V_0_din,
        checksumStreams_V_V_0_full_n,
        checksumStreams_V_V_0_write,
        dataIn_TDATA,
        dataIn_TREADY,
        dataIn_TKEEP,
        dataIn_TLAST
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv17_1FFF8 = 17'b11111111111111000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   dataIn_TVALID;
output  [72:0] packageBuffer1_V_din;
input   packageBuffer1_V_full_n;
output   packageBuffer1_V_write;
output  [0:0] validFifo_V_din;
input   validFifo_V_full_n;
output   validFifo_V_write;
output  [15:0] checksumStreams_V_V_0_din;
input   checksumStreams_V_V_0_full_n;
output   checksumStreams_V_V_0_write;
input  [63:0] dataIn_TDATA;
output   dataIn_TREADY;
input  [7:0] dataIn_TKEEP;
input  [0:0] dataIn_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[72:0] packageBuffer1_V_din;
reg packageBuffer1_V_write;
reg[0:0] validFifo_V_din;
reg validFifo_V_write;
reg checksumStreams_V_V_0_write;
reg dataIn_TREADY;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_nbreadreq_fu_176_p5;
reg    ap_sig_bdd_52;
reg   [0:0] cics_writeLastOne_load_reg_1373;
reg   [0:0] cics_computeCs_load_reg_1377;
reg   [0:0] tmp_reg_1381;
reg   [15:0] t_V_reg_1405;
reg   [1:0] cics_state_V_load_reg_1441;
reg   [0:0] or_cond1_reg_1445;
reg    ap_sig_bdd_118;
reg   [0:0] cics_writeLastOne = 1'b0;
reg   [63:0] cics_prevWord_data_V = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] cics_prevWord_keep_V = 8'b00000000;
reg   [0:0] cics_prevWord_last_V = 1'b0;
reg   [0:0] cics_computeCs = 1'b0;
reg   [15:0] cics_sums_V_2 = 16'b0000000000000000;
reg   [16:0] cics_sums_V_0 = 17'b00000000000000000;
reg   [15:0] cics_sums_V_3 = 16'b0000000000000000;
reg   [15:0] cics_sums_V_1 = 16'b0000000000000000;
reg   [16:0] icmpChecksum_V = 17'b00000000000000000;
reg   [7:0] icmpType_V = 8'b00000000;
reg   [7:0] icmpCode_V = 8'b00000000;
reg   [1:0] cics_state_V = 2'b00;
reg   [15:0] cics_wordCount_V = 16'b0000000000000000;
reg   [63:0] tmp_data_V_10_reg_1385;
reg   [7:0] tmp_keep_V_10_reg_1395;
wire   [0:0] tmp_last_V_10_fu_358_p1;
reg   [0:0] tmp_last_V_10_reg_1400;
wire   [15:0] t_V_load_fu_362_p1;
wire   [0:0] tmp_4_fu_498_p2;
wire   [0:0] tmp_58_fu_504_p1;
wire   [0:0] tmp_17_1_fu_636_p2;
wire   [0:0] tmp_68_fu_642_p3;
wire   [0:0] tmp_17_2_fu_762_p2;
wire   [0:0] tmp_77_fu_768_p3;
wire   [0:0] tmp_17_3_fu_878_p2;
wire   [0:0] tmp_86_fu_884_p3;
wire   [1:0] cics_state_V_load_load_fu_1009_p1;
wire   [0:0] or_cond1_fu_1041_p2;
wire   [15:0] ap_reg_phiprechg_cics_wordCount_V_new_reg_221pp0_it0;
reg   [15:0] cics_wordCount_V_new_phi_fu_224_p4;
wire   [15:0] tmp_18_fu_984_p2;
wire   [63:0] p_Result_7_fu_1269_p5;
reg   [63:0] ap_reg_phiprechg_tmp_17_reg_231pp0_it1;
reg   [63:0] tmp_17_phi_fu_234_p8;
wire   [63:0] ap_reg_phiprechg_tmp_17_reg_231pp0_it0;
wire   [72:0] tmp_229_fu_1240_p4;
wire   [72:0] tmp_122_fu_1281_p4;
wire   [72:0] tmp_337_fu_1292_p4;
wire   [72:0] tmp15_fu_1362_p4;
wire   [15:0] tmp_48_fu_412_p2;
wire   [15:0] tmp_81_fu_810_p2;
wire   [15:0] tmp_76_fu_856_p2;
wire   [16:0] p_12_cast_fu_552_p1;
wire   [16:0] p_11_cast_fu_616_p1;
wire   [16:0] p_1_fu_1053_p2;
wire   [16:0] p_5_cast_fu_1093_p1;
wire   [16:0] p_3_cast_fu_1131_p1;
wire   [15:0] tmp_52_fu_458_p2;
wire   [15:0] tmp_90_fu_926_p2;
wire   [15:0] tmp_85_fu_972_p2;
wire   [15:0] tmp_72_fu_684_p2;
wire   [15:0] tmp_67_fu_740_p2;
wire   [15:0] tmp_31_fu_1163_p2;
wire   [16:0] p_Result_s_fu_1226_p3;
wire   [16:0] grp_fu_290_p2;
wire   [16:0] p_6_cast_fu_1352_p1;
wire   [7:0] grp_fu_245_p4;
wire   [7:0] grp_fu_254_p4;
wire   [1:0] tmp_13_fu_1175_p2;
wire   [15:0] p_Result_9_fu_378_p3;
wire   [16:0] tmp_5_fu_386_p1;
wire   [16:0] extLd3_fu_313_p1;
wire   [16:0] tmp_8_fu_390_p2;
wire   [0:0] tmp_45_fu_396_p3;
wire   [15:0] tmp_47_fu_408_p1;
wire   [15:0] tmp_46_fu_404_p1;
wire   [7:0] grp_fu_272_p4;
wire   [7:0] grp_fu_263_p4;
wire   [15:0] p_Result_42_1_fu_424_p3;
wire   [16:0] tmp_19_1_fu_432_p1;
wire   [16:0] extLd6_fu_325_p1;
wire   [16:0] tmp_20_1_fu_436_p2;
wire   [0:0] tmp_49_fu_442_p3;
wire   [15:0] tmp_51_fu_454_p1;
wire   [15:0] tmp_50_fu_450_p1;
wire   [1:0] tmp_42_fu_494_p1;
wire   [7:0] tmp_59_fu_508_p1;
wire   [15:0] p_Result_2_fu_512_p3;
wire   [16:0] tmp_14_fu_520_p1;
wire   [16:0] tmp_15_fu_524_p2;
wire   [0:0] tmp_60_fu_530_p3;
wire   [15:0] tmp_62_fu_542_p1;
wire   [15:0] tmp_61_fu_538_p1;
wire   [15:0] tmp_63_fu_546_p2;
wire   [7:0] tmp_53_fu_572_p1;
wire   [7:0] p_Result_s_83_fu_562_p4;
wire   [15:0] p_Result_1_fu_576_p3;
wire   [16:0] tmp_11_fu_584_p1;
wire   [16:0] tmp_12_fu_588_p2;
wire   [0:0] tmp_54_fu_594_p3;
wire   [15:0] tmp_56_fu_606_p1;
wire   [15:0] tmp_55_fu_602_p1;
wire   [15:0] tmp_57_fu_610_p2;
wire   [1:0] p_Result_46_1_fu_626_p4;
wire   [7:0] grp_fu_281_p4;
wire   [15:0] p_Result_53_1_fu_650_p3;
wire   [16:0] tmp_33_1_fu_658_p1;
wire   [16:0] extLd_fu_333_p1;
wire   [16:0] tmp_34_1_fu_662_p2;
wire   [0:0] tmp_69_fu_668_p3;
wire   [15:0] tmp_71_fu_680_p1;
wire   [15:0] tmp_70_fu_676_p1;
wire   [7:0] p_Result_47_1_fu_696_p4;
wire   [15:0] p_Result_50_1_fu_706_p3;
wire   [16:0] tmp_27_1_fu_714_p1;
wire   [16:0] tmp_28_1_fu_718_p2;
wire   [0:0] tmp_64_fu_724_p3;
wire   [15:0] tmp_66_fu_736_p1;
wire   [15:0] tmp_65_fu_732_p1;
wire   [1:0] p_Result_46_2_fu_752_p4;
wire   [15:0] p_Result_53_2_fu_776_p3;
wire   [16:0] tmp_33_2_fu_784_p1;
wire   [16:0] tmp_34_2_fu_788_p2;
wire   [0:0] tmp_78_fu_794_p3;
wire   [15:0] tmp_80_fu_806_p1;
wire   [15:0] tmp_79_fu_802_p1;
wire   [15:0] p_Result_50_2_fu_822_p3;
wire   [16:0] tmp_27_2_fu_830_p1;
wire   [16:0] tmp_28_2_fu_834_p2;
wire   [0:0] tmp_73_fu_840_p3;
wire   [15:0] tmp_75_fu_852_p1;
wire   [15:0] tmp_74_fu_848_p1;
wire   [1:0] p_Result_46_3_fu_868_p4;
wire   [15:0] p_Result_53_3_fu_892_p3;
wire   [16:0] tmp_33_3_fu_900_p1;
wire   [16:0] tmp_34_3_fu_904_p2;
wire   [0:0] tmp_87_fu_910_p3;
wire   [15:0] tmp_89_fu_922_p1;
wire   [15:0] tmp_88_fu_918_p1;
wire   [15:0] p_Result_50_3_fu_938_p3;
wire   [16:0] tmp_27_3_fu_946_p1;
wire   [16:0] tmp_28_3_fu_950_p2;
wire   [0:0] tmp_82_fu_956_p3;
wire   [15:0] tmp_84_fu_968_p1;
wire   [15:0] tmp_83_fu_964_p1;
wire   [15:0] tmp_40_fu_1013_p1;
wire   [0:0] tmp_1_fu_1023_p2;
wire   [0:0] tmp_s_fu_1029_p2;
wire   [0:0] tmp1_fu_1035_p2;
wire   [0:0] tmp_7_fu_1017_p2;
wire   [16:0] tmp_9_fu_1065_p2;
wire   [0:0] tmp_32_fu_1071_p3;
wire   [15:0] tmp_34_fu_1083_p1;
wire   [15:0] tmp_33_fu_1079_p1;
wire   [15:0] tmp_35_fu_1087_p2;
wire   [16:0] tmp_3_fu_1103_p2;
wire   [0:0] tmp_16_fu_1109_p3;
wire   [15:0] tmp_26_fu_1121_p1;
wire   [15:0] tmp_20_fu_1117_p1;
wire   [15:0] tmp_27_fu_1125_p2;
wire   [16:0] tmp_6_fu_1141_p2;
wire   [0:0] tmp_28_fu_1147_p3;
wire   [15:0] tmp_30_fu_1159_p1;
wire   [15:0] tmp_29_fu_1155_p1;
wire   [15:0] p_Result_5_fu_1217_p4;
wire   [31:0] tmp_44_fu_1214_p1;
wire   [31:0] tmp_43_fu_1210_p1;
wire   [31:0] p_Result_6_fu_1251_p4;
wire   [39:0] tmp_10_fu_1261_p3;
wire   [16:0] tmp_2_fu_1324_p2;
wire   [0:0] tmp_36_fu_1330_p3;
wire   [15:0] tmp_37_fu_1338_p1;
wire   [15:0] tmp_38_fu_1342_p1;
wire   [15:0] tmp_39_fu_1346_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_937;
reg    ap_sig_bdd_939;
reg    ap_sig_bdd_935;
reg    ap_sig_bdd_942;
reg    ap_sig_bdd_948;
reg    ap_sig_bdd_950;
reg    ap_sig_bdd_952;
reg    ap_sig_bdd_954;
reg    ap_sig_bdd_956;
reg    ap_sig_bdd_959;
reg    ap_sig_bdd_961;
reg    ap_sig_bdd_967;
reg    ap_sig_bdd_969;
reg    ap_sig_bdd_356;
reg    ap_sig_bdd_973;
reg    ap_sig_bdd_975;
reg    ap_sig_bdd_358;
reg    ap_sig_bdd_212;
reg    ap_sig_bdd_125;
reg    ap_sig_bdd_72;
reg    ap_sig_bdd_76;
reg    ap_sig_bdd_85;
reg    ap_sig_bdd_225;
reg    ap_sig_bdd_988;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv16_1 == t_V_load_fu_362_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv16_0 == t_V_load_fu_362_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1)))) begin
        ap_reg_phiprechg_tmp_17_reg_231pp0_it1 <= dataIn_TDATA;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_reg_phiprechg_tmp_17_reg_231pp0_it1 <= ap_reg_phiprechg_tmp_17_reg_231pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_935) begin
        if (ap_sig_bdd_939) begin
            cics_computeCs <= ap_const_lv1_0;
        end else if (ap_sig_bdd_937) begin
            cics_computeCs <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_935) begin
        if (ap_sig_bdd_956) begin
            cics_sums_V_0 <= p_3_cast_fu_1131_p1;
        end else if (ap_sig_bdd_954) begin
            cics_sums_V_0 <= p_5_cast_fu_1093_p1;
        end else if (ap_sig_bdd_952) begin
            cics_sums_V_0 <= p_1_fu_1053_p2;
        end else if (ap_sig_bdd_950) begin
            cics_sums_V_0 <= p_11_cast_fu_616_p1;
        end else if (ap_sig_bdd_948) begin
            cics_sums_V_0 <= p_12_cast_fu_552_p1;
        end else if (ap_sig_bdd_942) begin
            cics_sums_V_0 <= ap_const_lv17_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_935) begin
        if (ap_sig_bdd_956) begin
            cics_sums_V_1 <= tmp_31_fu_1163_p2;
        end else if (ap_sig_bdd_961) begin
            cics_sums_V_1 <= tmp_67_fu_740_p2;
        end else if (ap_sig_bdd_959) begin
            cics_sums_V_1 <= tmp_72_fu_684_p2;
        end else if (ap_sig_bdd_942) begin
            cics_sums_V_1 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_356) begin
        if (ap_sig_bdd_969) begin
            cics_sums_V_2 <= tmp_76_fu_856_p2;
        end else if (ap_sig_bdd_967) begin
            cics_sums_V_2 <= tmp_81_fu_810_p2;
        end else if ((ap_const_lv16_0 == t_V_load_fu_362_p1)) begin
            cics_sums_V_2 <= ap_const_lv16_0;
        end else if ((ap_const_lv16_2 == t_V_load_fu_362_p1)) begin
            cics_sums_V_2 <= tmp_48_fu_412_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_356) begin
        if (ap_sig_bdd_975) begin
            cics_sums_V_3 <= tmp_85_fu_972_p2;
        end else if (ap_sig_bdd_973) begin
            cics_sums_V_3 <= tmp_90_fu_926_p2;
        end else if ((ap_const_lv16_0 == t_V_load_fu_362_p1)) begin
            cics_sums_V_3 <= ap_const_lv16_0;
        end else if ((ap_const_lv16_2 == t_V_load_fu_362_p1)) begin
            cics_sums_V_3 <= tmp_52_fu_458_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_125) begin
        if (~(cics_writeLastOne == ap_const_lv1_0)) begin
            cics_writeLastOne <= ap_const_lv1_0;
        end else if (ap_sig_bdd_212) begin
            cics_writeLastOne <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_state_V_load_reg_1441 == ap_const_lv2_1))) begin
        icmpChecksum_V <= p_6_cast_fu_1352_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_state_V_load_reg_1441 == ap_const_lv2_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_state_V_load_reg_1441 == ap_const_lv2_0)))) begin
        icmpChecksum_V <= grp_fu_290_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        icmpChecksum_V <= p_Result_s_fu_1226_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_computeCs_load_reg_1377 <= cics_computeCs;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_prevWord_data_V <= tmp_17_phi_fu_234_p8;
        cics_prevWord_keep_V <= tmp_keep_V_10_reg_1395;
        cics_prevWord_last_V <= tmp_last_V_10_reg_1400;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_computeCs))) begin
        cics_state_V <= tmp_13_fu_1175_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_computeCs))) begin
        cics_state_V_load_reg_1441 <= cics_state_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_wordCount_V <= cics_wordCount_V_new_phi_fu_224_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_writeLastOne_load_reg_1373 <= cics_writeLastOne;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv16_2 == t_V_load_fu_362_p1))) begin
        icmpCode_V <= {{dataIn_TDATA[ap_const_lv32_2F : ap_const_lv32_28]}};
        icmpType_V <= {{dataIn_TDATA[ap_const_lv32_27 : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == cics_computeCs) & (ap_const_lv2_3 == cics_state_V_load_load_fu_1009_p1))) begin
        or_cond1_reg_1445 <= or_cond1_fu_1041_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        t_V_reg_1405 <= cics_wordCount_V;
        tmp_data_V_10_reg_1385 <= dataIn_TDATA;
        tmp_keep_V_10_reg_1395 <= dataIn_TKEEP;
        tmp_last_V_10_reg_1400 <= dataIn_TLAST;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_1381 <= tmp_nbreadreq_fu_176_p5;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_118)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_118)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// checksumStreams_V_V_0_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or cics_state_V_load_reg_1441 or or_cond1_reg_1445 or ap_sig_bdd_118)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & ~(ap_const_lv1_0 == or_cond1_reg_1445) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        checksumStreams_V_V_0_write = ap_const_logic_1;
    end else begin
        checksumStreams_V_V_0_write = ap_const_logic_0;
    end
end

/// cics_wordCount_V_new_phi_fu_224_p4 assign process. ///
always @ (tmp_last_V_10_fu_358_p1 or ap_reg_phiprechg_cics_wordCount_V_new_reg_221pp0_it0 or tmp_18_fu_984_p2 or ap_sig_bdd_358)
begin
    if (ap_sig_bdd_358) begin
        if ((ap_const_lv1_0 == tmp_last_V_10_fu_358_p1)) begin
            cics_wordCount_V_new_phi_fu_224_p4 = tmp_18_fu_984_p2;
        end else if (~(ap_const_lv1_0 == tmp_last_V_10_fu_358_p1)) begin
            cics_wordCount_V_new_phi_fu_224_p4 = ap_const_lv16_0;
        end else begin
            cics_wordCount_V_new_phi_fu_224_p4 = ap_reg_phiprechg_cics_wordCount_V_new_reg_221pp0_it0;
        end
    end else begin
        cics_wordCount_V_new_phi_fu_224_p4 = ap_reg_phiprechg_cics_wordCount_V_new_reg_221pp0_it0;
    end
end

/// dataIn_TREADY assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_176_p5 or ap_sig_bdd_52 or ap_sig_bdd_118 or cics_writeLastOne or cics_computeCs)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataIn_TREADY = ap_const_logic_1;
    end else begin
        dataIn_TREADY = ap_const_logic_0;
    end
end

/// packageBuffer1_V_din assign process. ///
always @ (cics_writeLastOne_load_reg_1373 or tmp_229_fu_1240_p4 or tmp_122_fu_1281_p4 or tmp_337_fu_1292_p4 or tmp15_fu_1362_p4 or ap_sig_bdd_72 or ap_sig_bdd_76 or ap_sig_bdd_85 or ap_sig_bdd_225)
begin
    if (ap_sig_bdd_225) begin
        if (~(ap_const_lv1_0 == cics_writeLastOne_load_reg_1373)) begin
            packageBuffer1_V_din = tmp15_fu_1362_p4;
        end else if (ap_sig_bdd_85) begin
            packageBuffer1_V_din = tmp_337_fu_1292_p4;
        end else if (ap_sig_bdd_76) begin
            packageBuffer1_V_din = tmp_122_fu_1281_p4;
        end else if (ap_sig_bdd_72) begin
            packageBuffer1_V_din = tmp_229_fu_1240_p4;
        end else begin
            packageBuffer1_V_din = 'bx;
        end
    end else begin
        packageBuffer1_V_din = 'bx;
    end
end

/// packageBuffer1_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or tmp_reg_1381 or t_V_reg_1405 or ap_sig_bdd_118)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & ~(t_V_reg_1405 == ap_const_lv16_2) & ~(t_V_reg_1405 == ap_const_lv16_1) & ~(t_V_reg_1405 == ap_const_lv16_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        packageBuffer1_V_write = ap_const_logic_1;
    end else begin
        packageBuffer1_V_write = ap_const_logic_0;
    end
end

/// tmp_17_phi_fu_234_p8 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1 or cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or tmp_reg_1381 or t_V_reg_1405 or p_Result_7_fu_1269_p5 or ap_reg_phiprechg_tmp_17_reg_231pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        tmp_17_phi_fu_234_p8 = p_Result_7_fu_1269_p5;
    end else begin
        tmp_17_phi_fu_234_p8 = ap_reg_phiprechg_tmp_17_reg_231pp0_it1;
    end
end

/// validFifo_V_din assign process. ///
always @ (or_cond1_reg_1445 or ap_sig_bdd_988)
begin
    if (ap_sig_bdd_988) begin
        if (~(ap_const_lv1_0 == or_cond1_reg_1445)) begin
            validFifo_V_din = ap_const_lv1_1;
        end else if ((ap_const_lv1_0 == or_cond1_reg_1445)) begin
            validFifo_V_din = ap_const_lv1_0;
        end else begin
            validFifo_V_din = 'bx;
        end
    end else begin
        validFifo_V_din = 'bx;
    end
end

/// validFifo_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or cics_state_V_load_reg_1441 or or_cond1_reg_1445 or ap_sig_bdd_118)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & (ap_const_lv1_0 == or_cond1_reg_1445) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & ~(ap_const_lv1_0 == or_cond1_reg_1445) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        validFifo_V_write = ap_const_logic_1;
    end else begin
        validFifo_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_118 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_cics_wordCount_V_new_reg_221pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_17_reg_231pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_118 assign process. ///
always @ (packageBuffer1_V_full_n or cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or tmp_reg_1381 or t_V_reg_1405 or validFifo_V_full_n or cics_state_V_load_reg_1441 or or_cond1_reg_1445 or checksumStreams_V_V_0_full_n)
begin
    ap_sig_bdd_118 = (((packageBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_2)) | ((packageBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_1)) | ((packageBuffer1_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & ~(t_V_reg_1405 == ap_const_lv16_2) & ~(t_V_reg_1405 == ap_const_lv16_1) & ~(t_V_reg_1405 == ap_const_lv16_0)) | ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (validFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & (ap_const_lv1_0 == or_cond1_reg_1445)) | ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (validFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & ~(ap_const_lv1_0 == or_cond1_reg_1445)) | ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & ~(ap_const_lv1_0 == or_cond1_reg_1445) & (checksumStreams_V_V_0_full_n == ap_const_logic_0)) | ((packageBuffer1_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_writeLastOne_load_reg_1373)));
end

/// ap_sig_bdd_125 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_118)
begin
    ap_sig_bdd_125 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_212 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_writeLastOne or cics_computeCs or tmp_last_V_10_fu_358_p1)
begin
    ap_sig_bdd_212 = ((cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~(ap_const_lv1_0 == tmp_last_V_10_fu_358_p1));
end

/// ap_sig_bdd_225 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_118)
begin
    ap_sig_bdd_225 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_356 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_176_p5 or ap_sig_bdd_52 or ap_sig_bdd_118 or cics_writeLastOne or cics_computeCs)
begin
    ap_sig_bdd_356 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_358 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_176_p5 or cics_writeLastOne or cics_computeCs)
begin
    ap_sig_bdd_358 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5));
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_start or ap_done_reg or dataIn_TVALID or tmp_nbreadreq_fu_176_p5 or cics_writeLastOne or cics_computeCs)
begin
    ap_sig_bdd_52 = (((dataIn_TVALID == ap_const_logic_0) & (cics_writeLastOne == ap_const_lv1_0) & (ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_72 assign process. ///
always @ (cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or tmp_reg_1381 or t_V_reg_1405)
begin
    ap_sig_bdd_72 = ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_2));
end

/// ap_sig_bdd_76 assign process. ///
always @ (cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or tmp_reg_1381 or t_V_reg_1405)
begin
    ap_sig_bdd_76 = ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & (t_V_reg_1405 == ap_const_lv16_1));
end

/// ap_sig_bdd_85 assign process. ///
always @ (cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or tmp_reg_1381 or t_V_reg_1405)
begin
    ap_sig_bdd_85 = ((ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & (ap_const_lv1_0 == cics_computeCs_load_reg_1377) & ~(ap_const_lv1_0 == tmp_reg_1381) & ~(t_V_reg_1405 == ap_const_lv16_2) & ~(t_V_reg_1405 == ap_const_lv16_1) & ~(t_V_reg_1405 == ap_const_lv16_0));
end

/// ap_sig_bdd_935 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or ap_sig_bdd_118 or cics_writeLastOne)
begin
    ap_sig_bdd_935 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_writeLastOne == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_937 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_computeCs or tmp_last_V_10_fu_358_p1)
begin
    ap_sig_bdd_937 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~(ap_const_lv1_0 == tmp_last_V_10_fu_358_p1));
end

/// ap_sig_bdd_939 assign process. ///
always @ (cics_computeCs or cics_state_V_load_load_fu_1009_p1)
begin
    ap_sig_bdd_939 = (~(ap_const_lv1_0 == cics_computeCs) & (ap_const_lv2_3 == cics_state_V_load_load_fu_1009_p1));
end

/// ap_sig_bdd_942 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_computeCs or t_V_load_fu_362_p1)
begin
    ap_sig_bdd_942 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & (ap_const_lv16_0 == t_V_load_fu_362_p1));
end

/// ap_sig_bdd_948 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_computeCs or t_V_load_fu_362_p1 or tmp_4_fu_498_p2 or tmp_58_fu_504_p1)
begin
    ap_sig_bdd_948 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & (ap_const_lv1_0 == tmp_4_fu_498_p2) & ~(ap_const_lv1_0 == tmp_58_fu_504_p1));
end

/// ap_sig_bdd_950 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_computeCs or t_V_load_fu_362_p1 or tmp_4_fu_498_p2)
begin
    ap_sig_bdd_950 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & ~(ap_const_lv1_0 == tmp_4_fu_498_p2));
end

/// ap_sig_bdd_952 assign process. ///
always @ (cics_computeCs or cics_state_V_load_load_fu_1009_p1)
begin
    ap_sig_bdd_952 = (~(ap_const_lv1_0 == cics_computeCs) & (cics_state_V_load_load_fu_1009_p1 == ap_const_lv2_2));
end

/// ap_sig_bdd_954 assign process. ///
always @ (cics_computeCs or cics_state_V_load_load_fu_1009_p1)
begin
    ap_sig_bdd_954 = (~(ap_const_lv1_0 == cics_computeCs) & (cics_state_V_load_load_fu_1009_p1 == ap_const_lv2_1));
end

/// ap_sig_bdd_956 assign process. ///
always @ (cics_computeCs or cics_state_V_load_load_fu_1009_p1)
begin
    ap_sig_bdd_956 = (~(ap_const_lv1_0 == cics_computeCs) & (ap_const_lv2_0 == cics_state_V_load_load_fu_1009_p1));
end

/// ap_sig_bdd_959 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_computeCs or t_V_load_fu_362_p1 or tmp_17_1_fu_636_p2 or tmp_68_fu_642_p3)
begin
    ap_sig_bdd_959 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & (ap_const_lv1_0 == tmp_17_1_fu_636_p2) & ~(ap_const_lv1_0 == tmp_68_fu_642_p3));
end

/// ap_sig_bdd_961 assign process. ///
always @ (tmp_nbreadreq_fu_176_p5 or cics_computeCs or t_V_load_fu_362_p1 or tmp_17_1_fu_636_p2)
begin
    ap_sig_bdd_961 = ((ap_const_lv1_0 == cics_computeCs) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_176_p5) & ~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & ~(ap_const_lv1_0 == tmp_17_1_fu_636_p2));
end

/// ap_sig_bdd_967 assign process. ///
always @ (t_V_load_fu_362_p1 or tmp_17_2_fu_762_p2 or tmp_77_fu_768_p3)
begin
    ap_sig_bdd_967 = (~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & (ap_const_lv1_0 == tmp_17_2_fu_762_p2) & ~(ap_const_lv1_0 == tmp_77_fu_768_p3));
end

/// ap_sig_bdd_969 assign process. ///
always @ (t_V_load_fu_362_p1 or tmp_17_2_fu_762_p2)
begin
    ap_sig_bdd_969 = (~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & ~(ap_const_lv1_0 == tmp_17_2_fu_762_p2));
end

/// ap_sig_bdd_973 assign process. ///
always @ (t_V_load_fu_362_p1 or tmp_17_3_fu_878_p2 or tmp_86_fu_884_p3)
begin
    ap_sig_bdd_973 = (~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & (ap_const_lv1_0 == tmp_17_3_fu_878_p2) & ~(ap_const_lv1_0 == tmp_86_fu_884_p3));
end

/// ap_sig_bdd_975 assign process. ///
always @ (t_V_load_fu_362_p1 or tmp_17_3_fu_878_p2)
begin
    ap_sig_bdd_975 = (~(ap_const_lv16_2 == t_V_load_fu_362_p1) & ~(ap_const_lv16_1 == t_V_load_fu_362_p1) & ~(ap_const_lv16_0 == t_V_load_fu_362_p1) & ~(ap_const_lv1_0 == tmp_17_3_fu_878_p2));
end

/// ap_sig_bdd_988 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_52 or cics_writeLastOne_load_reg_1373 or cics_computeCs_load_reg_1377 or cics_state_V_load_reg_1441 or ap_sig_bdd_118)
begin
    ap_sig_bdd_988 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_writeLastOne_load_reg_1373) & ~(ap_const_lv1_0 == cics_computeCs_load_reg_1377) & (cics_state_V_load_reg_1441 == ap_const_lv2_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_52) | (ap_sig_bdd_118 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end
assign checksumStreams_V_V_0_din = icmpChecksum_V[15:0];
assign cics_state_V_load_load_fu_1009_p1 = cics_state_V;
assign extLd3_fu_313_p1 = cics_sums_V_2;
assign extLd6_fu_325_p1 = cics_sums_V_3;
assign extLd_fu_333_p1 = cics_sums_V_1;
assign grp_fu_245_p4 = {{dataIn_TDATA[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_254_p4 = {{dataIn_TDATA[ap_const_lv32_2F : ap_const_lv32_28]}};
assign grp_fu_263_p4 = {{dataIn_TDATA[ap_const_lv32_3F : ap_const_lv32_38]}};
assign grp_fu_272_p4 = {{dataIn_TDATA[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_281_p4 = {{dataIn_TDATA[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_290_p2 = (icmpChecksum_V ^ ap_const_lv17_1FFFF);
assign or_cond1_fu_1041_p2 = (tmp1_fu_1035_p2 & tmp_7_fu_1017_p2);
assign p_11_cast_fu_616_p1 = tmp_57_fu_610_p2;
assign p_12_cast_fu_552_p1 = tmp_63_fu_546_p2;
assign p_1_fu_1053_p2 = (cics_sums_V_0 ^ ap_const_lv17_1FFFF);
assign p_3_cast_fu_1131_p1 = tmp_27_fu_1125_p2;
assign p_5_cast_fu_1093_p1 = tmp_35_fu_1087_p2;
assign p_6_cast_fu_1352_p1 = tmp_39_fu_1346_p2;
assign p_Result_1_fu_576_p3 = {{tmp_53_fu_572_p1}, {p_Result_s_83_fu_562_p4}};
assign p_Result_2_fu_512_p3 = {{tmp_59_fu_508_p1}, {ap_const_lv8_0}};
assign p_Result_42_1_fu_424_p3 = {{grp_fu_272_p4}, {grp_fu_263_p4}};
assign p_Result_46_1_fu_626_p4 = {{dataIn_TKEEP[ap_const_lv32_3 : ap_const_lv32_2]}};
assign p_Result_46_2_fu_752_p4 = {{dataIn_TKEEP[ap_const_lv32_5 : ap_const_lv32_4]}};
assign p_Result_46_3_fu_868_p4 = {{dataIn_TKEEP[ap_const_lv32_7 : ap_const_lv32_6]}};
assign p_Result_47_1_fu_696_p4 = {{dataIn_TDATA[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_50_1_fu_706_p3 = {{grp_fu_281_p4}, {p_Result_47_1_fu_696_p4}};
assign p_Result_50_2_fu_822_p3 = {{grp_fu_245_p4}, {grp_fu_254_p4}};
assign p_Result_50_3_fu_938_p3 = {{grp_fu_272_p4}, {grp_fu_263_p4}};
assign p_Result_53_1_fu_650_p3 = {{grp_fu_281_p4}, {ap_const_lv8_0}};
assign p_Result_53_2_fu_776_p3 = {{grp_fu_245_p4}, {ap_const_lv8_0}};
assign p_Result_53_3_fu_892_p3 = {{grp_fu_272_p4}, {ap_const_lv8_0}};
assign p_Result_5_fu_1217_p4 = {{tmp_data_V_10_reg_1385[ap_const_lv32_3F : ap_const_lv32_30]}};
assign p_Result_6_fu_1251_p4 = {{cics_prevWord_data_V[ap_const_lv32_3F : ap_const_lv32_20]}};
assign p_Result_7_fu_1269_p5 = {{tmp_data_V_10_reg_1385[32'd63 : 32'd40]}, {tmp_10_fu_1261_p3}};
assign p_Result_9_fu_378_p3 = {{grp_fu_245_p4}, {grp_fu_254_p4}};
assign p_Result_s_83_fu_562_p4 = {{dataIn_TDATA[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_s_fu_1226_p3 = {{ap_const_lv1_1}, {p_Result_5_fu_1217_p4}};
assign t_V_load_fu_362_p1 = cics_wordCount_V;
assign tmp15_fu_1362_p4 = {{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}, {cics_prevWord_data_V}};
assign tmp1_fu_1035_p2 = (tmp_1_fu_1023_p2 & tmp_s_fu_1029_p2);
assign tmp_10_fu_1261_p3 = {{ap_const_lv8_0}, {p_Result_6_fu_1251_p4}};
assign tmp_11_fu_584_p1 = p_Result_1_fu_576_p3;
assign tmp_122_fu_1281_p4 = {{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}, {cics_prevWord_data_V}};
assign tmp_12_fu_588_p2 = (tmp_11_fu_584_p1 + cics_sums_V_0);
assign tmp_13_fu_1175_p2 = (cics_state_V + ap_const_lv2_1);
assign tmp_14_fu_520_p1 = p_Result_2_fu_512_p3;
assign tmp_15_fu_524_p2 = (tmp_14_fu_520_p1 + cics_sums_V_0);
assign tmp_16_fu_1109_p3 = tmp_3_fu_1103_p2[ap_const_lv32_10];
assign tmp_17_1_fu_636_p2 = (p_Result_46_1_fu_626_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_17_2_fu_762_p2 = (p_Result_46_2_fu_752_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_17_3_fu_878_p2 = (p_Result_46_3_fu_868_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_18_fu_984_p2 = (cics_wordCount_V + ap_const_lv16_1);
assign tmp_19_1_fu_432_p1 = p_Result_42_1_fu_424_p3;
assign tmp_1_fu_1023_p2 = (icmpType_V == ap_const_lv8_8? 1'b1: 1'b0);
assign tmp_20_1_fu_436_p2 = (tmp_19_1_fu_432_p1 + extLd6_fu_325_p1);
assign tmp_20_fu_1117_p1 = tmp_16_fu_1109_p3;
assign tmp_229_fu_1240_p4 = {{{{ap_const_lv9_FF}, {tmp_44_fu_1214_p1}}}, {tmp_43_fu_1210_p1}};
assign tmp_26_fu_1121_p1 = tmp_3_fu_1103_p2[15:0];
assign tmp_27_1_fu_714_p1 = p_Result_50_1_fu_706_p3;
assign tmp_27_2_fu_830_p1 = p_Result_50_2_fu_822_p3;
assign tmp_27_3_fu_946_p1 = p_Result_50_3_fu_938_p3;
assign tmp_27_fu_1125_p2 = (tmp_26_fu_1121_p1 + tmp_20_fu_1117_p1);
assign tmp_28_1_fu_718_p2 = (tmp_27_1_fu_714_p1 + extLd_fu_333_p1);
assign tmp_28_2_fu_834_p2 = (tmp_27_2_fu_830_p1 + extLd3_fu_313_p1);
assign tmp_28_3_fu_950_p2 = (tmp_27_3_fu_946_p1 + extLd6_fu_325_p1);
assign tmp_28_fu_1147_p3 = tmp_6_fu_1141_p2[ap_const_lv32_10];
assign tmp_29_fu_1155_p1 = tmp_28_fu_1147_p3;
assign tmp_2_fu_1324_p2 = ($signed(ap_const_lv17_1FFF8) + $signed(icmpChecksum_V));
assign tmp_30_fu_1159_p1 = tmp_6_fu_1141_p2[15:0];
assign tmp_31_fu_1163_p2 = (tmp_30_fu_1159_p1 + tmp_29_fu_1155_p1);
assign tmp_32_fu_1071_p3 = tmp_9_fu_1065_p2[ap_const_lv32_10];
assign tmp_337_fu_1292_p4 = {{{cics_prevWord_last_V}, {cics_prevWord_keep_V}}, {cics_prevWord_data_V}};
assign tmp_33_1_fu_658_p1 = p_Result_53_1_fu_650_p3;
assign tmp_33_2_fu_784_p1 = p_Result_53_2_fu_776_p3;
assign tmp_33_3_fu_900_p1 = p_Result_53_3_fu_892_p3;
assign tmp_33_fu_1079_p1 = tmp_32_fu_1071_p3;
assign tmp_34_1_fu_662_p2 = (tmp_33_1_fu_658_p1 + extLd_fu_333_p1);
assign tmp_34_2_fu_788_p2 = (tmp_33_2_fu_784_p1 + extLd3_fu_313_p1);
assign tmp_34_3_fu_904_p2 = (tmp_33_3_fu_900_p1 + extLd6_fu_325_p1);
assign tmp_34_fu_1083_p1 = tmp_9_fu_1065_p2[15:0];
assign tmp_35_fu_1087_p2 = (tmp_34_fu_1083_p1 + tmp_33_fu_1079_p1);
assign tmp_36_fu_1330_p3 = tmp_2_fu_1324_p2[ap_const_lv32_10];
assign tmp_37_fu_1338_p1 = tmp_2_fu_1324_p2[15:0];
assign tmp_38_fu_1342_p1 = tmp_36_fu_1330_p3;
assign tmp_39_fu_1346_p2 = (tmp_37_fu_1338_p1 - tmp_38_fu_1342_p1);
assign tmp_3_fu_1103_p2 = (extLd3_fu_313_p1 + cics_sums_V_0);
assign tmp_40_fu_1013_p1 = cics_sums_V_0[15:0];
assign tmp_42_fu_494_p1 = dataIn_TKEEP[1:0];
assign tmp_43_fu_1210_p1 = cics_prevWord_data_V[31:0];
assign tmp_44_fu_1214_p1 = tmp_data_V_10_reg_1385[31:0];
assign tmp_45_fu_396_p3 = tmp_8_fu_390_p2[ap_const_lv32_10];
assign tmp_46_fu_404_p1 = tmp_45_fu_396_p3;
assign tmp_47_fu_408_p1 = tmp_8_fu_390_p2[15:0];
assign tmp_48_fu_412_p2 = (tmp_47_fu_408_p1 + tmp_46_fu_404_p1);
assign tmp_49_fu_442_p3 = tmp_20_1_fu_436_p2[ap_const_lv32_10];
assign tmp_4_fu_498_p2 = (tmp_42_fu_494_p1 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_50_fu_450_p1 = tmp_49_fu_442_p3;
assign tmp_51_fu_454_p1 = tmp_20_1_fu_436_p2[15:0];
assign tmp_52_fu_458_p2 = (tmp_51_fu_454_p1 + tmp_50_fu_450_p1);
assign tmp_53_fu_572_p1 = dataIn_TDATA[7:0];
assign tmp_54_fu_594_p3 = tmp_12_fu_588_p2[ap_const_lv32_10];
assign tmp_55_fu_602_p1 = tmp_54_fu_594_p3;
assign tmp_56_fu_606_p1 = tmp_12_fu_588_p2[15:0];
assign tmp_57_fu_610_p2 = (tmp_56_fu_606_p1 + tmp_55_fu_602_p1);
assign tmp_58_fu_504_p1 = dataIn_TKEEP[0:0];
assign tmp_59_fu_508_p1 = dataIn_TDATA[7:0];
assign tmp_5_fu_386_p1 = p_Result_9_fu_378_p3;
assign tmp_60_fu_530_p3 = tmp_15_fu_524_p2[ap_const_lv32_10];
assign tmp_61_fu_538_p1 = tmp_60_fu_530_p3;
assign tmp_62_fu_542_p1 = tmp_15_fu_524_p2[15:0];
assign tmp_63_fu_546_p2 = (tmp_62_fu_542_p1 + tmp_61_fu_538_p1);
assign tmp_64_fu_724_p3 = tmp_28_1_fu_718_p2[ap_const_lv32_10];
assign tmp_65_fu_732_p1 = tmp_64_fu_724_p3;
assign tmp_66_fu_736_p1 = tmp_28_1_fu_718_p2[15:0];
assign tmp_67_fu_740_p2 = (tmp_66_fu_736_p1 + tmp_65_fu_732_p1);
assign tmp_68_fu_642_p3 = dataIn_TKEEP[ap_const_lv32_2];
assign tmp_69_fu_668_p3 = tmp_34_1_fu_662_p2[ap_const_lv32_10];
assign tmp_6_fu_1141_p2 = (extLd6_fu_325_p1 + extLd_fu_333_p1);
assign tmp_70_fu_676_p1 = tmp_69_fu_668_p3;
assign tmp_71_fu_680_p1 = tmp_34_1_fu_662_p2[15:0];
assign tmp_72_fu_684_p2 = (tmp_71_fu_680_p1 + tmp_70_fu_676_p1);
assign tmp_73_fu_840_p3 = tmp_28_2_fu_834_p2[ap_const_lv32_10];
assign tmp_74_fu_848_p1 = tmp_73_fu_840_p3;
assign tmp_75_fu_852_p1 = tmp_28_2_fu_834_p2[15:0];
assign tmp_76_fu_856_p2 = (tmp_75_fu_852_p1 + tmp_74_fu_848_p1);
assign tmp_77_fu_768_p3 = dataIn_TKEEP[ap_const_lv32_4];
assign tmp_78_fu_794_p3 = tmp_34_2_fu_788_p2[ap_const_lv32_10];
assign tmp_79_fu_802_p1 = tmp_78_fu_794_p3;
assign tmp_7_fu_1017_p2 = (tmp_40_fu_1013_p1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_80_fu_806_p1 = tmp_34_2_fu_788_p2[15:0];
assign tmp_81_fu_810_p2 = (tmp_80_fu_806_p1 + tmp_79_fu_802_p1);
assign tmp_82_fu_956_p3 = tmp_28_3_fu_950_p2[ap_const_lv32_10];
assign tmp_83_fu_964_p1 = tmp_82_fu_956_p3;
assign tmp_84_fu_968_p1 = tmp_28_3_fu_950_p2[15:0];
assign tmp_85_fu_972_p2 = (tmp_84_fu_968_p1 + tmp_83_fu_964_p1);
assign tmp_86_fu_884_p3 = dataIn_TKEEP[ap_const_lv32_6];
assign tmp_87_fu_910_p3 = tmp_34_3_fu_904_p2[ap_const_lv32_10];
assign tmp_88_fu_918_p1 = tmp_87_fu_910_p3;
assign tmp_89_fu_922_p1 = tmp_34_3_fu_904_p2[15:0];
assign tmp_8_fu_390_p2 = (tmp_5_fu_386_p1 + extLd3_fu_313_p1);
assign tmp_90_fu_926_p2 = (tmp_89_fu_922_p1 + tmp_88_fu_918_p1);
assign tmp_9_fu_1065_p2 = (extLd_fu_333_p1 + cics_sums_V_0);
assign tmp_last_V_10_fu_358_p1 = dataIn_TLAST;
assign tmp_nbreadreq_fu_176_p5 = dataIn_TVALID;
assign tmp_s_fu_1029_p2 = (icmpCode_V == ap_const_lv8_0? 1'b1: 1'b0);


endmodule //icmp_server_check_icmp_checksum

