/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [35:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [35:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [35:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [18:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire [24:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire [16:0] celloutsig_0_45z;
  wire [16:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_78z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire [7:0] celloutsig_0_85z;
  wire [2:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_81z = celloutsig_0_15z ? celloutsig_0_78z : celloutsig_0_49z[15];
  assign celloutsig_1_18z = celloutsig_1_13z[6] ? celloutsig_1_11z[1] : celloutsig_1_15z;
  assign celloutsig_0_25z = celloutsig_0_7z[1] ? celloutsig_0_12z[1] : celloutsig_0_17z;
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_2z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_12z = celloutsig_1_11z[1] | ~(celloutsig_1_0z);
  assign celloutsig_0_13z = celloutsig_0_8z | ~(celloutsig_0_5z);
  assign celloutsig_0_22z = celloutsig_0_19z[0] | ~(celloutsig_0_2z);
  assign celloutsig_0_44z = { celloutsig_0_35z[15:14], celloutsig_0_15z, celloutsig_0_32z } + celloutsig_0_26z;
  assign celloutsig_0_86z = { celloutsig_0_63z[8:7], celloutsig_0_25z } + { celloutsig_0_23z[1], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[53:44] + { in_data[57:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { in_data[27:6], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_17z } + { celloutsig_0_14z[23:6], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z, _00_[3:1], celloutsig_0_16z };
  reg [2:0] _14_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _14_ <= 3'h0;
    else _14_ <= { celloutsig_0_6z[0], celloutsig_0_9z, celloutsig_0_8z };
  assign _00_[3:1] = _14_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_14z[35:32];
  assign celloutsig_0_33z = { celloutsig_0_26z[2], celloutsig_0_17z, celloutsig_0_31z, _00_[3:1], celloutsig_0_27z, celloutsig_0_17z, _01_, celloutsig_0_29z } & { celloutsig_0_21z[29:12], celloutsig_0_16z };
  assign celloutsig_0_36z = { celloutsig_0_6z[1:0], celloutsig_0_8z } & celloutsig_0_33z[13:11];
  assign celloutsig_1_13z = { celloutsig_1_5z[18:3], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_3z } & { celloutsig_1_5z[16:3], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_26z = celloutsig_0_14z[22:19] & { celloutsig_0_12z[1:0], celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_34z = { celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_20z } / { 1'h1, celloutsig_0_14z[27:21] };
  assign celloutsig_0_85z = { celloutsig_0_23z[2:1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_44z } / { 1'h1, celloutsig_0_82z, celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_72z, celloutsig_0_16z };
  assign celloutsig_1_11z = celloutsig_1_5z[18:16] / { 1'h1, celloutsig_1_5z[1:0] };
  assign celloutsig_0_32z = { celloutsig_0_3z[4], celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_6z } == { celloutsig_0_24z[13:4], celloutsig_0_5z };
  assign celloutsig_0_39z = celloutsig_0_21z[22:20] == celloutsig_0_26z[2:0];
  assign celloutsig_0_8z = celloutsig_0_1z[7:5] == celloutsig_0_1z[9:7];
  assign celloutsig_0_37z = ! { celloutsig_0_6z[2], celloutsig_0_27z, celloutsig_0_27z };
  assign celloutsig_0_57z = ! { celloutsig_0_44z[3:1], celloutsig_0_29z };
  assign celloutsig_0_82z = ! { _01_[2:1], celloutsig_0_81z };
  assign celloutsig_1_19z = ! { celloutsig_1_13z[12:10], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_18z };
  assign celloutsig_0_31z = { celloutsig_0_26z[3:2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_15z } * celloutsig_0_21z[29:25];
  assign celloutsig_0_35z = { celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z } * { celloutsig_0_33z[8:1], celloutsig_0_17z, _01_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_17z, _00_[3:1] };
  assign celloutsig_0_42z = { celloutsig_0_14z[14:11], celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_0z } * { celloutsig_0_35z[16:7], celloutsig_0_4z };
  assign celloutsig_0_43z = celloutsig_0_31z[4:1] * { celloutsig_0_11z[3:1], celloutsig_0_27z };
  assign celloutsig_0_45z = { _01_[3:1], celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_43z } * { celloutsig_0_14z[12:10], celloutsig_0_41z, celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_32z };
  assign celloutsig_0_49z = { celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_2z } * { celloutsig_0_45z[16:1], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z[3:1], celloutsig_0_2z } * { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[8:4], celloutsig_0_1z } * { celloutsig_0_3z[4:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[142:129], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z } * { in_data[166:152], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_12z = { celloutsig_0_5z, _00_[3:1], celloutsig_0_0z, celloutsig_0_3z } * { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_22z } * { celloutsig_0_14z[5:4], celloutsig_0_5z };
  assign celloutsig_0_29z = _00_[3:1] * celloutsig_0_19z;
  assign celloutsig_0_63z = in_data[87] ? celloutsig_0_21z[29:21] : celloutsig_0_12z[10:2];
  assign celloutsig_0_11z = celloutsig_0_3z[1] ? { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z } : { celloutsig_0_6z, celloutsig_0_8z };
  assign { celloutsig_0_14z[35:2], celloutsig_0_14z[0] } = celloutsig_0_12z[1] ? { celloutsig_0_7z[6], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_12z[10:2], 1'h1, celloutsig_0_12z[0], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_5z } : { in_data[81:75], celloutsig_0_4z, celloutsig_0_12z[10:2], 1'h0, celloutsig_0_12z[0], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_12z[3] ? { celloutsig_0_21z[31:22], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_17z } : { celloutsig_0_21z[10:1], celloutsig_0_12z[10:4], 1'h0, celloutsig_0_12z[2:0] };
  assign celloutsig_0_3z = celloutsig_0_1z[9] ? { in_data[25:21], celloutsig_0_2z } : celloutsig_0_1z[7:2];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } | { in_data[108:105], celloutsig_1_0z };
  assign celloutsig_0_19z = _00_[3:1] | celloutsig_0_12z[9:7];
  assign celloutsig_1_0z = | in_data[150:147];
  assign celloutsig_1_2z = | { in_data[184:175], celloutsig_1_1z };
  assign celloutsig_0_16z = | { celloutsig_0_7z[5:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_18z = | celloutsig_0_7z[12:6];
  assign celloutsig_0_20z = | { celloutsig_0_14z[16:11], celloutsig_0_6z };
  assign celloutsig_0_27z = | { celloutsig_0_26z, celloutsig_0_20z };
  assign celloutsig_0_0z = ~^ in_data[41:37];
  assign celloutsig_0_4z = ~^ { celloutsig_0_1z[5:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_41z = ~^ { _01_[0], celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_72z = ~^ { celloutsig_0_1z[6:0], celloutsig_0_57z, celloutsig_0_44z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_7z = ~^ celloutsig_1_4z;
  assign celloutsig_1_15z = ~^ { celloutsig_1_5z[4:2], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_2z = ~^ in_data[59:42];
  assign celloutsig_0_40z = ~((celloutsig_0_12z[6] & celloutsig_0_22z) | (celloutsig_0_15z & celloutsig_0_0z));
  assign celloutsig_0_78z = ~((celloutsig_0_57z & celloutsig_0_18z) | (celloutsig_0_57z & celloutsig_0_3z[2]));
  assign celloutsig_0_9z = ~((celloutsig_0_1z[8] & celloutsig_0_5z) | (celloutsig_0_0z & celloutsig_0_3z[1]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_0z & in_data[120]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_4z[2] & celloutsig_1_3z));
  assign celloutsig_0_15z = ~((celloutsig_0_6z[1] & celloutsig_0_12z[9]) | (in_data[34] & celloutsig_0_3z[2]));
  assign celloutsig_0_17z = ~((celloutsig_0_16z & in_data[28]) | (celloutsig_0_6z[0] & celloutsig_0_0z));
  assign { _00_[35:4], _00_[0] } = { celloutsig_0_14z[23:6], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_14z[1] = celloutsig_0_9z;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
