Jung Ho Ahn , Mattan Erez , William J. Dally, The design space of data-parallel memory systems, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188540]
Jung Ho Ahn , Jacob Leverich , Robert Schreiber , Norman P. Jouppi, Multicore DIMM: an Energy Efficient Memory Module with Independently Controlled DRAMs, IEEE Computer Architecture Letters, v.8 n.1, p.5-8, January 2009[doi>10.1109/L-CA.2008.13]
Jung Ho Ahn , Norman P. Jouppi , Christos Kozyrakis , Jacob Leverich , Robert S. Schreiber, Future scaling of processor-memory interfaces, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, November 14-20, 2009, Portland, Oregon[doi>10.1145/1654059.1654102]
AMD. 2007.BIOS and Kernel Developer’s Guide for AMD NPT Family 0Fh Processors. http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/32559.pdf.
Luiz André Barroso, The Price of Performance, Queue, v.3 n.7, September 2005[doi>10.1145/1095408.1095420]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Bohr, M.2009. The new era of scaling in an SoC world. InProceedings of the International Solid-State Circuits Conference.
Dell, T. J.1997. The benefits of chipkill-correct ECC for PC server main memory. White paper, IBM Microelectronics Division.
Frailong, J. M., Jalby, W., and Lenfant, J.1985. XOR-Schemes: A flexible data organization in parallel memories. InProceedings of the International Conference on Parallel Processing.
Jeffrey D. Gee , Mark D. Hill , Dionisios N. Pnevmatikatos , Alan Jay Smith, Cache Performance of the SPEC92 Benchmark Suite, IEEE Micro, v.13 n.4, p.17-27, July 1993[doi>10.1109/40.229711]
Mrinmoy Ghosh , Hsien-Hsin S. Lee, Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.134-145, December 01-05, 2007[doi>10.1109/MICRO.2007.38]
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
John L. Henning, Performance counters and development of SPEC CPU2006, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241623]
Ho, R., Mai, K., and Horowitz, M. A.2001. The future of wires.Proc. IEEE 89, 4.
Hai Huang , Padmanabhan Pillai , Kang G. Shin, Design and implementation of power-aware virtual memory, Proceedings of the annual conference on USENIX Annual Technical Conference, p.5-5, June 09-14, 2003, San Antonio, Texas
Hur, I. and Lin, C.2008. A comprehensive approach to DRAM power management. InProceedings of the 14th IEEE International Symposium on High Performance Computer Architecture.
Intel Press. 2009.The Problem of Power Consumption in Servers.
Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
JEDEC. 2007. DDR3 SDRAM specification. JESD79-3B, http://www.jedec.org/download/ search/JESD79-3B.pdf.
Tim Johnson , Umesh Nawathe, An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2), Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA[doi>10.1145/1231996.1232000]
Kang, U. et al.2009. 8Gb 3D DDR3 DRAM using through-silicon-via technology. InProceedings of the International Solid-State Circuits Conference.
Chetana N. Keltcher , Kevin J. McGrath , Ardsher Ahmed , Pat Conway, The AMD Opteron Processor for Multiprocessor Servers, IEEE Micro, v.23 n.2, p.66-76, March 2003[doi>10.1109/MM.2003.1196116]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.105-116, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379007]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Kevin Lim , Parthasarathy Ranganathan , Jichuan Chang , Chandrakant Patel , Trevor Mudge , Steven Reinhardt, Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.315-326, June 21-25, 2008[doi>10.1109/ISCA.2008.37]
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Mathew, B. K., Mckee, S. A., Carter, J. B., and Davis, A.2000. Design of a parallel vector access unit for SDRAM memory systems. InProceedings of the 6th IEEE International Symposium on High Performance Computer Architecture.
McGhan, H.2006. SPEC CPU2006 Benchmark suite. InMicroprocessor Report.
Micron Technology Inc.2006.DDR3 SDRAM Datasheet. Rev. K 04/10 EN, http://www.micron.com/products/dram/ddr3/.
Micron Technology Inc.2007. Calculating memory system power for DDR3. Tech. rep. TN-41-01, Micron.
Micron Technology Inc.2008. RLDRAM datasheet. http://www.micron.com/products/ dram/rldram/.
Shubhendu S. Mukherjee , Joel Emer , Steven K. Reinhardt, The Soft Error Problem: An Architectural Perspective, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.243-247, February 12-16, 2005[doi>10.1109/HPCA.2005.37]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Kyle J. Nesbit , Nidhi Aggarwal , James Laudon , James E. Smith, Fair Queuing Memory Systems, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.208-222, December 09-13, 2006[doi>10.1109/MICRO.2006.24]
K. Nose , T. Sakurai, Analysis and future trend of short-circuit power, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.1023-1030, November 2006[doi>10.1109/43.863642]
Heidi Pan , Krste Asanović , Robert Cohn , Chi-Keung Luk, Controlling program execution through binary instrumentation, ACM SIGARCH Computer Architecture News, v.33 n.5, December 2005[doi>10.1145/1127577.1127587]
Peterson, W. W. and Weldon, E. J.1972.Error-Correcting Codes2nd Ed. MIT Press.
Rambus. 1999. RDRAM, http://www.rambus.com.
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Dilip V. Sarwate , Naresh R. Shanbhag, High-speed architectures for Reed-Solomon decoders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.641-655, October 2001[doi>10.1109/92.953498]
Bianca Schroeder , Eduardo Pinheiro , Wolf-Dietrich Weber, DRAM errors in the wild: a large-scale field study, Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems, June 15-19, 2009, Seattle, WA, USA[doi>10.1145/1555349.1555372]
Shen, J. P. and Lipasti, M. H.2005.Modern Processor Design: Fundamentals of Superscalar Processors. McGraw Hill.
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Kshitij Sudan , Niladrish Chatterjee , David Nellans , Manu Awasthi , Rajeev Balasubramonian , Al Davis, Micro-pages: increasing DRAM efficiency with locality-aware data placement, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736045]
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
Thoziyoor, S., Muralimanohar, N., Ahn, J., and Jouppi, N. P.2008b. Cacti 5.1. Tech. rep. HPL-2008-20, HP Labs.
Aniruddha N. Udipi , Naveen Muralimanohar , Niladrish Chatterjee , Rajeev Balasubramonian , Al Davis , Norman P. Jouppi, Rethinking DRAM design and organization for energy-constrained multi-cores, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815983]
Ware, F. A. and Hampel, C.2006. Improving power and data efficiency with threaded memory modules. InProceedings of the International Conference on Computer Design.
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Xambo-Descamps, S.2003.Block Error-Correcting Codes: A Computational Primer. Springer.
Zhao Zhang , Zhichun Zhu , Xiaodong Zhang, A permutation-based page interleaving scheme to reduce row-buffer conflicts and exploit data locality, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.32-41, December 2000, Monterey, California, USA[doi>10.1145/360128.360134]
Hongzhong Zheng , Jiang Lin , Zhao Zhang , Eugene Gorbatov , Howard David , Zhichun Zhu, Mini-rank: Adaptive DRAM architecture for improving memory power efficiency, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.210-221, November 08-12, 2008[doi>10.1109/MICRO.2008.4771792]
