#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 31 08:22:41 2021
# Process ID: 27124
# Current directory: D:/000 Term 8 000/lineencode
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3756 D:\000 Term 8 000\lineencode\lineencode.xpr
# Log file: D:/000 Term 8 000/lineencode/vivado.log
# Journal file: D:/000 Term 8 000/lineencode\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/000 Term 8 000/lineencode/lineencode.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/isaia/OneDrive - De La Salle University - Manila/LBYCPD3 - Isaiah_Ding/lineencode' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/000 Term 8 000/lineencode/lineencode.gen/sources_1', nor could it be found using path 'C:/Users/isaia/OneDrive - De La Salle University - Manila/LBYCPD3 - Isaiah_Ding/lineencode/lineencode.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 1014.570 ; gain = 0.000
exit
ERROR: [Vivado 12-106] *** Exceptionlaunch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/alucontrol.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alucontrol'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/control unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/dataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dataMemory'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mux32x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux32x1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mux5x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux5x1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/nrzl_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nrzl_encode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/pc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/shiftleft2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftleft2_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signExtend'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sim_1/new/mips_line_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_line_tb_behav -key {Behavioral:sim_1:Functional:mips_line_tb} -tclbatch {mips_line_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_line_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_line_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sim_1/new/mips_line_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1196.988 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/biphasel_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'biphasel_encode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/biphasem_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'biphasem_encode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/biphases_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'biphases_encode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/nrzm_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nrzm_encode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/nrzs_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nrzs_encode'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/unirz_encode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unirz_encode'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:126]
ERROR: [VRFC 10-494] choice "0000001" should have 6 elements [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:127]
ERROR: [VRFC 10-494] choice "0000010" should have 6 elements [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:129]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_line_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:126]
ERROR: [VRFC 10-494] choice "0000001" should have 6 elements [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:127]
ERROR: [VRFC 10-494] choice "0000010" should have 6 elements [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:129]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_line_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.988 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
ERROR: [VRFC 10-494] choice "0000001" should have 6 elements [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:129]
ERROR: [VRFC 10-494] choice "0000010" should have 6 elements [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:131]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_line_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_line_tb_behav -key {Behavioral:sim_1:Functional:mips_line_tb} -tclbatch {mips_line_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_line_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_line_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
save_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
current_wave_config {mips_line_tb_behav.wcfg}
D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg
add_wave {{/mips_line_tb/uut/encode_sel}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
save_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:128]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mips_line_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_top'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
current_wave_config {mips_line_tb_behav.wcfg}
D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg
add_wave {{/mips_line_tb/uut/mips/prev_funct}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.988 ; gain = 0.000
current_wave_config {mips_line_tb_behav.wcfg}
D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg
add_wave {{/mips_line_tb/uut/Eencode}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_top'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_top'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
save_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
current_wave_config {mips_line_tb_behav.wcfg}
D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg
add_wave {{/mips_line_tb/uut/nrzm/nrzm}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
ERROR: [VRFC 10-3202] cannot read from 'out' object 'serial' ; use 'buffer' or 'inout' [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:245]
ERROR: [VRFC 10-3031] 'serial' with mode 'out' cannot be read [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:245]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd:24]
INFO: [VRFC 10-3070] VHDL file 'D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
current_wave_config {mips_line_tb_behav.wcfg}
D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg
add_wave {{/mips_line_tb/uut/prev}} {{/mips_line_tb/uut/prev_temp}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.988 ; gain = 0.000
current_wave_config {mips_line_tb_behav.wcfg}
D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg
add_wave {{/mips_line_tb/uut/serial_in}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sim_1/new/mips_line_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sim_1/new/mips_line_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/instMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instMem'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: i got here
Time: 10 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 20 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 30 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 40 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 50 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 60 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 70 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 80 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 90 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 100 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 110 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 120 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 130 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 140 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 150 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 160 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 170 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 180 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 190 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 200 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 210 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 220 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 230 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 240 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 250 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 260 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 270 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 280 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 290 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 300 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 310 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 320 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 330 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 340 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 350 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 360 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 370 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 380 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 390 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 400 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 410 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 420 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 430 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 440 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 450 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 460 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 470 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 480 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 490 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 500 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 510 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 520 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 530 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 540 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 550 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 560 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 570 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 580 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 590 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 600 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 610 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 620 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 630 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 640 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 650 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 660 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 670 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 680 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 690 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 700 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 710 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 720 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 730 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 740 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 750 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 760 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 770 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 780 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 790 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 800 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 810 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 820 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 830 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 840 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 850 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 860 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 870 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 880 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 890 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 900 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 910 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 920 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 930 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 940 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 950 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 960 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 970 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 980 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 990 ns  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 1 us  Iteration: 1  Process: /mips_line_tb/uut/line__234  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_line'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: i got here
Time: 10 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 20 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 30 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 40 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 50 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 60 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 70 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 80 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 90 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 100 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 110 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 120 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 130 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 140 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 150 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 160 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 170 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 180 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 190 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 200 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 210 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 220 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 230 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 240 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 250 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 260 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 270 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 280 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 290 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 300 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 310 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 320 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 330 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 340 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 350 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 360 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 370 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 380 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 390 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 400 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 410 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 420 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 430 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 440 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 450 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 460 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 470 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 480 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 490 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 500 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 510 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 520 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 530 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 540 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 550 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 560 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 570 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 580 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 590 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 600 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 610 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 620 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 630 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 640 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 650 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 660 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 670 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 680 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 690 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 700 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 710 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 720 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 730 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 740 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 750 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 760 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 770 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 780 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 790 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 800 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 810 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 820 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 830 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 840 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 850 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 860 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 870 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 880 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 890 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 900 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 910 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 920 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 930 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 940 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 950 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 960 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 970 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 980 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 990 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 1 us  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/mips/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'regfile'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alucontrol [alucontrol_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.dataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.instMem [instmem_default]
Compiling architecture behavioral of entity xil_defaultlib.mux32x1 [mux32x1_default]
Compiling architecture behavioral of entity xil_defaultlib.mux5x1 [mux5x1_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.shiftleft2_32 [shiftleft2_32_default]
Compiling architecture behavioral of entity xil_defaultlib.signExtend [signextend_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_top [mips_top_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzl_encode [nrzl_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.nrzs_encode [nrzs_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasel_encode [biphasel_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphasem_encode [biphasem_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.biphases_encode [biphases_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.unirz_encode [unirz_encode_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_line [mips_line_default]
Compiling architecture bench of entity xil_defaultlib.mips_line_tb
Built simulation snapshot mips_line_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: i got here
Time: 10 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 20 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 30 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 40 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 50 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 60 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 70 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 80 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 90 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 100 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 110 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 120 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 130 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 140 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 150 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 160 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 170 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 180 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 190 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 200 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 210 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 220 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 230 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 240 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 250 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 260 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 270 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 280 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 290 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 300 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 310 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 320 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 330 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 340 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 350 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 360 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 370 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 380 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 390 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 400 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 410 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 420 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 430 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 440 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 450 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 460 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 470 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 480 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 490 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 500 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 510 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 520 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 530 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 540 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 550 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 560 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 570 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 580 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 590 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 600 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 610 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 620 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 630 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 640 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 650 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 660 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 670 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 680 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 690 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 700 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 710 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 720 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 730 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 740 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 750 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 760 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 770 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 780 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 790 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 800 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 810 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 820 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 830 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 840 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 850 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 860 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 870 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 880 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 890 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 900 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 910 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 920 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 930 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 940 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 950 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 960 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 970 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 980 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 990 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 1 us  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.988 ; gain = 0.000
save_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
set_property top nrzm_encode_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1196.988 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'nrzm_encode_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj nrzm_encode_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/nrzm_encode_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nrzm_encode_test'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nrzm_encode_test_behav xil_defaultlib.nrzm_encode_test -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot nrzm_encode_test_behav xil_defaultlib.nrzm_encode_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.nrzm_encode [nrzm_encode_default]
Compiling architecture behavior of entity xil_defaultlib.nrzm_encode_test
Built simulation snapshot nrzm_encode_test_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/000 -notrace
couldn't read file "D:/000": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 31 12:02:28 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nrzm_encode_test_behav -key {Behavioral:sim_1:Functional:nrzm_encode_test} -tclbatch {nrzm_encode_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source nrzm_encode_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nrzm_encode_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1196.988 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.988 ; gain = 0.000
set_property top mips_line_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_line_tb_behav -key {Behavioral:sim_1:Functional:mips_line_tb} -tclbatch {mips_line_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mips_line_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: i got here
Time: 10 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 20 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 30 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 40 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 50 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 60 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 70 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 80 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 90 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 100 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 110 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 120 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 130 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 140 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 150 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 160 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 170 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 180 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 190 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 200 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 210 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 220 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 230 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 240 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 250 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 260 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 270 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 280 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 290 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 300 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 310 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 320 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 330 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 340 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 350 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 360 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 370 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 380 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 390 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 400 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 410 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 420 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 430 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 440 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 450 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 460 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 470 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 480 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 490 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 500 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 510 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 520 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 530 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 540 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 550 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 560 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 570 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 580 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 590 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 600 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 610 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 620 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 630 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 640 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 650 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 660 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 670 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 680 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 690 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 700 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 710 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 720 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 730 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 740 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 750 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 760 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 770 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 780 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 790 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 800 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 810 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 820 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 830 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 840 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 850 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 860 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 870 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 880 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 890 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 900 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 910 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 920 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 930 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 940 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 950 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 960 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 970 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 980 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 990 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 1 us  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_line_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.988 ; gain = 0.000
open_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_line_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_line_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/000 Term 8 000/lineencode/lineencode.sim/sim_1/behav/xsim'
"xelab -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ce8bb2f153e4468a46d62a47e8ee983 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_line_tb_behav xil_defaultlib.mips_line_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:101]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 5 is different from right argument length 20 for 'std_logic_vector_93' array [D:/000 Term 8 000/lineencode/mips/new/regfile.vhd:102]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1196.988 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: i got here
Time: 10 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 20 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 30 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 40 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 50 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 60 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 70 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 80 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 90 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 100 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 110 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 120 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 130 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 140 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 150 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 160 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 170 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 180 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 190 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 200 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 210 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 220 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 230 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 240 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 250 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 260 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 270 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 280 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 290 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 300 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 310 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 320 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 330 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 340 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 350 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 360 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 370 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 380 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 390 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 400 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 410 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 420 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 430 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 440 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 450 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 460 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 470 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 480 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 490 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 500 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 510 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 520 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 530 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 540 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 550 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 560 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 570 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 580 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 590 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 600 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 610 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 620 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 630 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 640 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 650 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 660 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 670 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 680 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 690 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 700 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 710 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 720 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 730 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 740 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 750 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 760 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 770 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 780 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 790 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 800 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 810 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 820 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 830 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 840 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 850 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 860 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 870 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 880 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 890 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 900 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 910 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 920 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 930 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 940 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 950 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 960 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 970 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 980 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 990 ns  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
Note: i got here
Time: 1 us  Iteration: 1  Process: /mips_line_tb/uut/line__242  File: D:/000 Term 8 000/lineencode/lineencode.srcs/sources_1/new/mips_line.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1196.988 ; gain = 0.000
save_wave_config {D:/000 Term 8 000/lineencode/mips_line_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 31 12:12:34 2021...
