{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1748019850942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1748019850942 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 23 12:04:10 2025 " "Processing started: Fri May 23 12:04:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1748019850942 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1748019850942 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1748019850942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1748019851454 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"&\", or \"+\", or \"-\", or \"downto\", or \"to\" control.vhd(83) " "VHDL syntax error at control.vhd(83) near text \"0\";  expecting \"&\", or \"+\", or \"-\", or \"downto\", or \"to\"" {  } { { "control.vhd" "" { Text "C:/altera/13.1/ASCENSOR_2_CORTE/control/control.vhd" 83 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1748019851920 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting \"&\", or \"+\", or \"-\", or \"downto\", or \"to\" control.vhd(95) " "VHDL syntax error at control.vhd(95) near text \"0\";  expecting \"&\", or \"+\", or \"-\", or \"downto\", or \"to\"" {  } { { "control.vhd" "" { Text "C:/altera/13.1/ASCENSOR_2_CORTE/control/control.vhd" 95 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1748019851920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 0 0 " "Found 0 design units, including 0 entities, in source file control.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1748019851921 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1748019852047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 23 12:04:12 2025 " "Processing ended: Fri May 23 12:04:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1748019852047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1748019852047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1748019852047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748019852047 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1748019852662 ""}
