simSeconds 0.066067672489
simTicks 66067711645.1055
finalTick 2881310526384810.5
simFreq 1000000000000.0
hostSeconds 237.62424872999998
hostTickRate 281664858.37841
hostMemory 52660145.789112
simInsts 110000019.126963
simOps 118402783.73023
hostInstRate 471099.165826
hostOpRate 507214.74305299995
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.data 1015800.0678130002
system.l2.demandHits::total 1015800.0678130002
system.l2.overallHits::switch_cpus.data 1015800.0678130002
system.l2.overallHits::total 1015800.0678130002
system.l2.demandMisses::cpu.inst 2.910464
system.l2.demandMisses::cpu.data 4.924054
system.l2.demandMisses::switch_cpus.inst 20.111999
system.l2.demandMisses::switch_cpus.data 65684.522996
system.l2.demandMisses::total 65688.458008
system.l2.overallMisses::cpu.inst 2.910464
system.l2.overallMisses::cpu.data 4.924054
system.l2.overallMisses::switch_cpus.inst 20.111999
system.l2.overallMisses::switch_cpus.data 65684.522996
system.l2.overallMisses::total 65688.458008
system.l2.demandMissLatency::switch_cpus.inst 1710367.5665
system.l2.demandMissLatency::switch_cpus.data 5119540371.175
system.l2.demandMissLatency::total 5119879120.2555
system.l2.overallMissLatency::switch_cpus.inst 1710367.5665
system.l2.overallMissLatency::switch_cpus.data 5119540371.175
system.l2.overallMissLatency::total 5119879120.2555
system.l2.demandAccesses::cpu.inst 2.910464
system.l2.demandAccesses::cpu.data 4.924054
system.l2.demandAccesses::switch_cpus.inst 20.111999
system.l2.demandAccesses::switch_cpus.data 1081484.590809
system.l2.demandAccesses::total 1081488.5258209999
system.l2.overallAccesses::cpu.inst 2.910464
system.l2.overallAccesses::cpu.data 4.924054
system.l2.overallAccesses::switch_cpus.inst 20.111999
system.l2.overallAccesses::switch_cpus.data 1081484.590809
system.l2.overallAccesses::total 1081488.5258209999
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.9999999999999999
system.l2.demandMissRate::switch_cpus.inst 0.9999999999999999
system.l2.demandMissRate::switch_cpus.data 0.06005513889
system.l2.demandMissRate::total 0.06005866125
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.9999999999999999
system.l2.overallMissRate::switch_cpus.inst 0.9999999999999999
system.l2.overallMissRate::switch_cpus.data 0.06005513889
system.l2.overallMissRate::total 0.06005866125
system.l2.demandAvgMissLatency::switch_cpus.inst 85307.70826292313
system.l2.demandAvgMissLatency::switch_cpus.data 77699.83398090355
system.l2.demandAvgMissLatency::total 77701.36692907999
system.l2.overallAvgMissLatency::switch_cpus.inst 85307.70826292313
system.l2.overallAvgMissLatency::switch_cpus.data 77699.83398090355
system.l2.overallAvgMissLatency::total 77701.36692907999
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 20.111999
system.l2.demandMshrMisses::switch_cpus.data 65684.522996
system.l2.demandMshrMisses::total 65688.458008
system.l2.overallMshrMisses::switch_cpus.inst 20.111999
system.l2.overallMshrMisses::switch_cpus.data 65684.522996
system.l2.overallMshrMisses::total 65688.458008
system.l2.demandMshrMissLatency::switch_cpus.inst 1509247.5765000002
system.l2.demandMshrMissLatency::switch_cpus.data 4462695186.644999
system.l2.demandMshrMissLatency::total 4462994585.6055
system.l2.overallMshrMissLatency::switch_cpus.inst 1509247.5765000002
system.l2.overallMshrMissLatency::switch_cpus.data 4462695186.644999
system.l2.overallMshrMissLatency::total 4462994585.6055
system.l2.demandMshrMissRate::switch_cpus.inst 0.9999999999999999
system.l2.demandMshrMissRate::switch_cpus.data 0.06005513889
system.l2.demandMshrMissRate::total 0.06005866125
system.l2.overallMshrMissRate::switch_cpus.inst 0.9999999999999999
system.l2.overallMshrMissRate::switch_cpus.data 0.06005513889
system.l2.overallMshrMissRate::total 0.06005866125
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75307.70826292313
system.l2.demandAvgMshrMissLatency::switch_cpus.data 67699.83408261678
system.l2.demandAvgMshrMissLatency::total 67701.36703076142
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75307.70826292313
system.l2.overallAvgMshrMissLatency::switch_cpus.data 67699.83408261678
system.l2.overallAvgMshrMissLatency::total 67701.36703076142
system.l2.replacements 43820.11506800001
system.l2.ReadCleanReq.misses::cpu.inst 2.910464
system.l2.ReadCleanReq.misses::switch_cpus.inst 20.111999
system.l2.ReadCleanReq.misses::total 22.34931
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 1710367.5665
system.l2.ReadCleanReq.missLatency::total 1710367.5665
system.l2.ReadCleanReq.accesses::cpu.inst 2.910464
system.l2.ReadCleanReq.accesses::switch_cpus.inst 20.111999
system.l2.ReadCleanReq.accesses::total 22.34931
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::total 0.9999999999999999
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85307.70826292313
system.l2.ReadCleanReq.avgMissLatency::total 76791.2062563193
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 20.111999
system.l2.ReadCleanReq.mshrMisses::total 20.111999
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 1509247.5765000002
system.l2.ReadCleanReq.mshrMissLatency::total 1509247.5765000002
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9999999999999999
system.l2.ReadCleanReq.mshrMissRate::total 0.899473919055
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75307.70826292313
system.l2.ReadCleanReq.avgMshrMissLatency::total 75307.70826292313
system.l2.ReadExReq.hits::switch_cpus.data 6264.004107
system.l2.ReadExReq.hits::total 6264.004107
system.l2.ReadExReq.accesses::switch_cpus.data 9891.963504999998
system.l2.ReadExReq.accesses::total 9891.963504999998
system.l2.ReadSharedReq.hits::switch_cpus.data 1009536.0637059999
system.l2.ReadSharedReq.hits::total 1009536.0637059999
system.l2.ReadSharedReq.misses::cpu.data 4.196966
system.l2.ReadSharedReq.misses::switch_cpus.data 62056.563598
system.l2.ReadSharedReq.misses::total 62056.563598
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4844210485.217501
system.l2.ReadSharedReq.missLatency::total 4844210485.217501
system.l2.ReadSharedReq.accesses::cpu.data 4.196966
system.l2.ReadSharedReq.accesses::switch_cpus.data 1071592.627304
system.l2.ReadSharedReq.accesses::total 1071592.627304
system.l2.ReadSharedReq.missRate::cpu.data 0.9999999999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.056259236745
system.l2.ReadSharedReq.missRate::total 0.056259236745
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 78467.2351717762
system.l2.ReadSharedReq.avgMissLatency::total 78467.2351717762
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 62056.563598
system.l2.ReadSharedReq.mshrMisses::total 62056.563598
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 4223644894.667499
system.l2.ReadSharedReq.mshrMissLatency::total 4223644894.667499
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.056259236745
system.l2.ReadSharedReq.mshrMissRate::total 0.056259236745
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 68467.23527507948
system.l2.ReadSharedReq.avgMshrMissLatency::total 68467.23527507948
system.l2.WritebackDirty.hits::writebacks 249522.914437
system.l2.WritebackDirty.hits::total 249522.914437
system.l2.WritebackDirty.accesses::writebacks 249522.914437
system.l2.WritebackDirty.accesses::total 249522.914437
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.l2.tags.tagsInUse 26212.792872228827
system.l2.tags.totalRefs 2383853.585186
system.l2.tags.sampledRefs 75575.52038599999
system.l2.tags.avgRefs 38.200183194236004
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.242616433662
system.l2.tags.occupancies::cpu.data 3.680393484597
system.l2.tags.occupancies::switch_cpus.inst 26.36397951386601
system.l2.tags.occupancies::switch_cpus.data 26172.568189911566
system.l2.tags.avgOccs::cpu.inst 3.8112529e-05
system.l2.tags.avgOccs::cpu.data 0.00011252789899999997
system.l2.tags.avgOccs::switch_cpus.inst 0.0008045545210000001
system.l2.tags.avgOccs::switch_cpus.data 0.7987235382940001
system.l2.tags.avgOccs::total 0.799950821405
system.l2.tags.occupanciesTaskId::1024 31755.322559999993
system.l2.tags.ageTaskId_1024::0 7.1841610000000005
system.l2.tags.ageTaskId_1024::1 94.284789
system.l2.tags.ageTaskId_1024::2 841.912565
system.l2.tags.ageTaskId_1024::3 8397.132594
system.l2.tags.ratioOccsTaskId::1024 0.969095522457
system.l2.tags.tagAccesses 17370404.565183
system.l2.tags.dataAccesses 17370404.565183
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 20.111999
system.mem_ctrls.avgPriority_switch_cpus.data::samples 65673.01471100001
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.029634213976494496
system.mem_ctrls.numReadWriteTurnArounds 156.74174499999998
system.mem_ctrls.numWriteReadTurnArounds 156.74174499999998
system.mem_ctrls.numStayReadState 150329.97843
system.mem_ctrls.numStayWriteState 2537.7595049999995
system.mem_ctrls.readReqs 65688.458008
system.mem_ctrls.writeReqs 2717.1533409999997
system.mem_ctrls.readBursts 65688.458008
system.mem_ctrls.writeBursts 2717.1533409999997
system.mem_ctrls.servicedByWrQ 11.508285
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.04980922
system.mem_ctrls.avgWrQLen 18.20394766
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.029196
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 65688.458008
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 2717.1533409999997
system.mem_ctrls.rdQLenPdf::0 61396.744867
system.mem_ctrls.rdQLenPdf::1 3182.6650109999996
system.mem_ctrls.rdQLenPdf::2 835.364453
system.mem_ctrls.rdQLenPdf::3 262.121332
system.mem_ctrls.rdQLenPdf::4 0.050358999999999994
system.mem_ctrls.rdQLenPdf::5 0.0037010000000000003
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9979209999999998
system.mem_ctrls.wrQLenPdf::1 0.9979209999999998
system.mem_ctrls.wrQLenPdf::2 0.9979209999999998
system.mem_ctrls.wrQLenPdf::3 0.9979209999999998
system.mem_ctrls.wrQLenPdf::4 0.9979209999999998
system.mem_ctrls.wrQLenPdf::5 0.9979209999999998
system.mem_ctrls.wrQLenPdf::6 0.9979209999999998
system.mem_ctrls.wrQLenPdf::7 0.9979209999999998
system.mem_ctrls.wrQLenPdf::8 0.9979209999999998
system.mem_ctrls.wrQLenPdf::9 0.9979209999999998
system.mem_ctrls.wrQLenPdf::10 0.9979209999999998
system.mem_ctrls.wrQLenPdf::11 0.9979209999999998
system.mem_ctrls.wrQLenPdf::12 0.9979209999999998
system.mem_ctrls.wrQLenPdf::13 0.9979209999999998
system.mem_ctrls.wrQLenPdf::14 0.9979209999999998
system.mem_ctrls.wrQLenPdf::15 76.355758
system.mem_ctrls.wrQLenPdf::16 78.447651
system.mem_ctrls.wrQLenPdf::17 133.27216699999997
system.mem_ctrls.wrQLenPdf::18 154.414336
system.mem_ctrls.wrQLenPdf::19 157.57447799999997
system.mem_ctrls.wrQLenPdf::20 159.146031
system.mem_ctrls.wrQLenPdf::21 161.02871600000003
system.mem_ctrls.wrQLenPdf::22 160.351634
system.mem_ctrls.wrQLenPdf::23 160.00179400000002
system.mem_ctrls.wrQLenPdf::24 159.68117600000002
system.mem_ctrls.wrQLenPdf::25 160.22741600000003
system.mem_ctrls.wrQLenPdf::26 161.47562699999997
system.mem_ctrls.wrQLenPdf::27 160.22697999999997
system.mem_ctrls.wrQLenPdf::28 161.62244899999996
system.mem_ctrls.wrQLenPdf::29 166.023733
system.mem_ctrls.wrQLenPdf::30 160.03557
system.mem_ctrls.wrQLenPdf::31 168.929285
system.mem_ctrls.wrQLenPdf::32 158.693999
system.mem_ctrls.wrQLenPdf::33 0.914363
system.mem_ctrls.wrQLenPdf::34 0.561157
system.mem_ctrls.wrQLenPdf::35 0.296826
system.mem_ctrls.wrQLenPdf::36 0.20599399999999998
system.mem_ctrls.wrQLenPdf::37 0.168688
system.mem_ctrls.wrQLenPdf::38 0.107052
system.mem_ctrls.wrQLenPdf::39 0.06488
system.mem_ctrls.wrQLenPdf::40 0.071368
system.mem_ctrls.wrQLenPdf::41 0.06650199999999999
system.mem_ctrls.wrQLenPdf::42 0.071368
system.mem_ctrls.wrQLenPdf::43 0.077856
system.mem_ctrls.wrQLenPdf::44 0.08109999999999999
system.mem_ctrls.wrQLenPdf::45 0.09569799999999999
system.mem_ctrls.wrQLenPdf::46 0.098942
system.mem_ctrls.wrQLenPdf::47 0.074612
system.mem_ctrls.wrQLenPdf::48 0.084344
system.mem_ctrls.wrQLenPdf::49 0.103808
system.mem_ctrls.wrQLenPdf::50 0.087588
system.mem_ctrls.wrQLenPdf::51 0.077856
system.mem_ctrls.wrQLenPdf::52 0.08109999999999999
system.mem_ctrls.wrQLenPdf::53 0.085966
system.mem_ctrls.wrQLenPdf::54 0.12327199999999999
system.mem_ctrls.wrQLenPdf::55 0.10867399999999999
system.mem_ctrls.wrQLenPdf::56 0.12489399999999999
system.mem_ctrls.wrQLenPdf::57 0.128138
system.mem_ctrls.wrQLenPdf::58 0.107052
system.mem_ctrls.wrQLenPdf::59 0.17842
system.mem_ctrls.wrQLenPdf::60 0.183286
system.mem_ctrls.wrQLenPdf::61 0.076234
system.mem_ctrls.wrQLenPdf::62 0.069746
system.mem_ctrls.wrQLenPdf::63 0.098942
system.mem_ctrls.bytesReadWrQ 736.53024
system.mem_ctrls.bytesReadSys 4204061.312512
system.mem_ctrls.bytesWrittenSys 173897.81382399998
system.mem_ctrls.avgRdBWSys 63970601.42675
system.mem_ctrls.avgWrBWSys 2449818.587833631
system.mem_ctrls.totGap 66052113613.33849
system.mem_ctrls.avgGap 1305422.6583719498
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 1287.167936
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4203072.941504001
system.mem_ctrls.requestorReadRate::switch_cpus.inst 153186.07579175953
system.mem_ctrls.requestorReadRate::switch_cpus.data 63956078.541461945
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 20.111999
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 65684.522996
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 683177.4192499999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1769294452.3507502
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 34254.26447403
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 26720.21745218
system.mem_ctrls.dram.bytesRead::cpu.inst 186.269696
system.mem_ctrls.dram.bytesRead::cpu.data 315.139456
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 1287.167936
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4203809.180992
system.mem_ctrls.dram.bytesRead::total 4204061.02176
system.mem_ctrls.dram.bytesInstRead::cpu.inst 186.269696
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 1287.167936
system.mem_ctrls.dram.bytesInstRead::total 1430.35584
system.mem_ctrls.dram.numReads::cpu.inst 2.910464
system.mem_ctrls.dram.numReads::cpu.data 4.924054
system.mem_ctrls.dram.numReads::switch_cpus.inst 20.111999
system.mem_ctrls.dram.numReads::switch_cpus.data 65684.518453
system.mem_ctrls.dram.numReads::total 65688.453465
system.mem_ctrls.dram.bwRead::cpu.inst 29493.242499999997
system.mem_ctrls.dram.bwRead::cpu.data 48293.96433
system.mem_ctrls.dram.bwRead::switch_cpus.inst 153186.054654
system.mem_ctrls.dram.bwRead::switch_cpus.data 63966250.58112399
system.mem_ctrls.dram.bwRead::total 63970597.218788005
system.mem_ctrls.dram.bwInstRead::cpu.inst 29493.242499999997
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 153186.054654
system.mem_ctrls.dram.bwInstRead::total 175222.01843200004
system.mem_ctrls.dram.bwTotal::cpu.inst 29493.242499999997
system.mem_ctrls.dram.bwTotal::cpu.data 48293.96433
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 153186.054654
system.mem_ctrls.dram.bwTotal::switch_cpus.data 63966250.58112399
system.mem_ctrls.dram.bwTotal::total 66420415.773154005
system.mem_ctrls.dram.readBursts 65676.94972300001
system.mem_ctrls.dram.writeBursts 2690.1715049999993
system.mem_ctrls.dram.perBankRdBursts::0 4138.657927
system.mem_ctrls.dram.perBankRdBursts::1 3984.5990359999996
system.mem_ctrls.dram.perBankRdBursts::2 4240.343923
system.mem_ctrls.dram.perBankRdBursts::3 4332.982562
system.mem_ctrls.dram.perBankRdBursts::4 4378.2478280000005
system.mem_ctrls.dram.perBankRdBursts::5 4347.979015
system.mem_ctrls.dram.perBankRdBursts::6 3887.760607
system.mem_ctrls.dram.perBankRdBursts::7 3852.2544869999997
system.mem_ctrls.dram.perBankRdBursts::8 3917.9364549999996
system.mem_ctrls.dram.perBankRdBursts::9 3937.8997870000003
system.mem_ctrls.dram.perBankRdBursts::10 4034.569689
system.mem_ctrls.dram.perBankRdBursts::11 3986.305188
system.mem_ctrls.dram.perBankRdBursts::12 4138.731469
system.mem_ctrls.dram.perBankRdBursts::13 4101.198979
system.mem_ctrls.dram.perBankRdBursts::14 4331.447763
system.mem_ctrls.dram.perBankRdBursts::15 4066.0350080000003
system.mem_ctrls.dram.perBankWrBursts::0 185.33990999999997
system.mem_ctrls.dram.perBankWrBursts::1 188.82869499999998
system.mem_ctrls.dram.perBankWrBursts::2 168.91915299999997
system.mem_ctrls.dram.perBankWrBursts::3 160.64876700000002
system.mem_ctrls.dram.perBankWrBursts::4 147.92915299999999
system.mem_ctrls.dram.perBankWrBursts::5 137.76372300000003
system.mem_ctrls.dram.perBankWrBursts::6 161.056046
system.mem_ctrls.dram.perBankWrBursts::7 122.51608299999998
system.mem_ctrls.dram.perBankWrBursts::8 172.48838299999997
system.mem_ctrls.dram.perBankWrBursts::9 135.855026
system.mem_ctrls.dram.perBankWrBursts::10 156.71222100000003
system.mem_ctrls.dram.perBankWrBursts::11 149.33091800000003
system.mem_ctrls.dram.perBankWrBursts::12 184.30222
system.mem_ctrls.dram.perBankWrBursts::13 187.48869799999994
system.mem_ctrls.dram.perBankWrBursts::14 254.455166
system.mem_ctrls.dram.perBankWrBursts::15 176.537343
system.mem_ctrls.dram.totQLat 537988872.4375
system.mem_ctrls.dram.totBusLat 328384748.615
system.mem_ctrls.dram.totMemAccLat 1769431679.74375
system.mem_ctrls.dram.avgQLat 7976.558928369999
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 26726.55892837
system.mem_ctrls.dram.readRowHits 52862.683851999995
system.mem_ctrls.dram.writeRowHits 2177.454628
system.mem_ctrls.dram.readRowHitRate 79.67992841000002
system.mem_ctrls.dram.writeRowHitRate 80.19956924999998
system.mem_ctrls.dram.bytesPerActivate::samples 13327.588972
system.mem_ctrls.dram.bytesPerActivate::mean 364.08366882444
system.mem_ctrls.dram.bytesPerActivate::gmean 259.828334018076
system.mem_ctrls.dram.bytesPerActivate::stdev 235.85349116520305
system.mem_ctrls.dram.bytesPerActivate::0-127 3011.338366
system.mem_ctrls.dram.bytesPerActivate::128-255 2649.6094350000003
system.mem_ctrls.dram.bytesPerActivate::256-383 2410.8205180000004
system.mem_ctrls.dram.bytesPerActivate::384-511 2375.000053
system.mem_ctrls.dram.bytesPerActivate::512-639 1128.319346
system.mem_ctrls.dram.bytesPerActivate::640-767 434.007843
system.mem_ctrls.dram.bytesPerActivate::768-895 501.8751450000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 465.5938699999999
system.mem_ctrls.dram.bytesPerActivate::1024-1151 351.02439599999997
system.mem_ctrls.dram.bytesPerActivate::total 13327.588972
system.mem_ctrls.dram.dramBytesRead 4203324.782272001
system.mem_ctrls.dram.dramBytesWritten 172170.97631999996
system.mem_ctrls.dram.avgRdBW 63.96042503706099
system.mem_ctrls.dram.avgWrBW 2.422461525815
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.52004758
system.mem_ctrls.dram.busUtilRead 0.49939654999999994
system.mem_ctrls.dram.busUtilWrite 0.019887610000000003
system.mem_ctrls.dram.pageHitRate 79.55643911000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.mem_ctrls.dram.rank0.actEnergy 48285057.07704
system.mem_ctrls.dram.rank0.preEnergy 25665117.52431
system.mem_ctrls.dram.rank0.readEnergy 236782573.2489
system.mem_ctrls.dram.rank0.writeEnergy 6645067.9865999995
system.mem_ctrls.dram.rank0.refreshEnergy 5215407812.955601
system.mem_ctrls.dram.rank0.actBackEnergy 13712568380.80032
system.mem_ctrls.dram.rank0.preBackEnergy 13822575352.887838
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33067929362.480606
system.mem_ctrls.dram.rank0.averagePower 499.353638005615
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 35818753429.744995
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2206179193.2625
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 28042779022.098
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 46869599.74368
system.mem_ctrls.dram.rank1.preEnergy 24913082.624429997
system.mem_ctrls.dram.rank1.readEnergy 232150847.77332002
system.mem_ctrls.dram.rank1.writeEnergy 7397627.269499999
system.mem_ctrls.dram.rank1.refreshEnergy 5215407812.955601
system.mem_ctrls.dram.rank1.actBackEnergy 13649296715.77902
system.mem_ctrls.dram.rank1.preBackEnergy 13875856755.01104
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33051892441.156593
system.mem_ctrls.dram.rank1.averagePower 499.02273454575186
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 35957382526.851
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2206179193.2625
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 27904149924.992
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.membus.transDist::ReadResp 62060.494067
system.membus.transDist::CleanEvict 41074.853763
system.membus.transDist::ReadSharedReq 62060.49861
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 175223.68347500006
system.membus.pktCount::total 175223.68347500006
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4377958.835583999
system.membus.pktSize::total 4377958.835583999
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 65743.222906
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 65743.222906
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 65743.222906
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.membus.reqLayer0.occupancy 131624930.608
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 347657086.4675001
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 109535.259206
system.membus.snoop_filter.hitSingleRequests 43792.0363
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 132135423.29845497
system.switch_cpus.cpi 1.3213542259
system.switch_cpus.ipc 0.779950324049
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 115863541.34525898
system.switch_cpus.nonSpecInstsAdded 0.6362519999999999
system.switch_cpus.instsIssued 113012079.899308
system.switch_cpus.squashedInstsIssued 303.5605780000001
system.switch_cpus.squashedInstsExamined 8227800.752923999
system.switch_cpus.squashedOperandsExamined 14483632.282423003
system.switch_cpus.squashedNonSpecRemoved 0.6362519999999999
system.switch_cpus.numIssuedDist::samples 132135022.31154
system.switch_cpus.numIssuedDist::mean 0.8839209221469999
system.switch_cpus.numIssuedDist::stdev 1.2488514537559998
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 72761065.041378
system.switch_cpus.numIssuedDist::1 30605749.921896998
system.switch_cpus.numIssuedDist::2 15182888.028073998
system.switch_cpus.numIssuedDist::3 7058646.656446
system.switch_cpus.numIssuedDist::4 3935352.633508
system.switch_cpus.numIssuedDist::5 1392217.350551
system.switch_cpus.numIssuedDist::6 595401.357087
system.switch_cpus.numIssuedDist::7 239902.05817599996
system.switch_cpus.numIssuedDist::8 363799.264423
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 132135022.31154
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 2.081258
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 1922.573368
system.switch_cpus.statFuBusy::FloatMultAcc 5717.190477
system.switch_cpus.statFuBusy::FloatDiv 86.231274
system.switch_cpus.statFuBusy::FloatMisc 2117.1074630000003
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 13243.692985
system.switch_cpus.statFuBusy::MemWrite 82527.552149
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 39862111.333895
system.switch_cpus.statIssuedInstType_0::IntMult 301370.99431700003
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 6383603.353447
system.switch_cpus.statIssuedInstType_0::FloatCmp 2809939.4249109994
system.switch_cpus.statIssuedInstType_0::FloatCvt 228579.963215
system.switch_cpus.statIssuedInstType_0::FloatMult 11054041.472839002
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 8651977.285813998
system.switch_cpus.statIssuedInstType_0::FloatDiv 1508633.9419259997
system.switch_cpus.statIssuedInstType_0::FloatMisc 5925843.816211999
system.switch_cpus.statIssuedInstType_0::FloatSqrt 968396.8737760001
system.switch_cpus.statIssuedInstType_0::SimdAdd 126965.99473199999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 2618.732922
system.switch_cpus.statIssuedInstType_0::SimdCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 678264.1073029999
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 0.0
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 966319.12413
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 3598.960636
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 302.042352
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 151.021176
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 846487.2213069999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 582980.038532
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 24646406.263558995
system.switch_cpus.statIssuedInstType_0::MemWrite 7463487.932307
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 113012079.899308
system.switch_cpus.issueRate 0.8839173838759999
system.switch_cpus.fuBusy 105616.428974
system.switch_cpus.fuBusyRate 0.000956384322
system.switch_cpus.intInstQueueReads 240911846.348602
system.switch_cpus.intInstQueueWrites 58949600.10643899
system.switch_cpus.intInstQueueWakeupAccesses 53743696.69120299
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 117353252.704981
system.switch_cpus.vecInstQueueWrites 65141742.39086899
system.switch_cpus.vecInstQueueWakeupAccesses 58297929.55917
system.switch_cpus.intAluAccesses 54435391.012941994
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 58682305.31534
system.switch_cpus.numSquashedInsts 219131.47118599998
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 26.377434
system.switch_cpus.idleCycles 2335.345124
system.switch_cpus.MemDepUnit__0.insertedLoads 24523064.970650997
system.switch_cpus.MemDepUnit__0.insertedStores 7644216.280883
system.switch_cpus.MemDepUnit__0.conflictingLoads 14397872.733978998
system.switch_cpus.MemDepUnit__0.conflictingStores 0.046354000000000006
system.switch_cpus.MemDepUnit__0.MDPLookups 24522609.106252
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 455.864399
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 13068260.244282
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 744840.7001509999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 503944.86245
system.switch_cpus.branchPred.lookups_0::CallDirect 490711.5291739999
system.switch_cpus.branchPred.lookups_0::CallIndirect 0.0
system.switch_cpus.branchPred.lookups_0::DirectCond 9342742.680205
system.switch_cpus.branchPred.lookups_0::DirectUncond 1157799.2211580002
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 0.067465
system.switch_cpus.branchPred.lookups_0::total 11495198.360452002
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 59581.71058200001
system.switch_cpus.branchPred.squashes_0::CallDirect 46349.44682999999
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.0
system.switch_cpus.branchPred.squashes_0::DirectCond 879336.837463
system.switch_cpus.branchPred.squashes_0::DirectUncond 104406.87529800001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 0.06364900000000001
system.switch_cpus.branchPred.squashes_0::total 1089674.9338220002
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.8430669999999999
system.switch_cpus.branchPred.corrected_0::CallDirect 0.6806929999999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.0
system.switch_cpus.branchPred.corrected_0::DirectCond 232158.720634
system.switch_cpus.branchPred.corrected_0::DirectUncond 1.316528
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.corrected_0::total 232161.56473800002
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 444363.11987699993
system.switch_cpus.branchPred.committed_0::CallDirect 444362.230194
system.switch_cpus.branchPred.committed_0::CallIndirect 0.0
system.switch_cpus.branchPred.committed_0::DirectCond 8463407.798541998
system.switch_cpus.branchPred.committed_0::DirectUncond 1053392.6428709999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.committed_0::total 10405525.7953
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.8430669999999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 0.092723
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.0
system.switch_cpus.branchPred.mispredicted_0::DirectCond 223487.66559299995
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 0.8363839999999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 0.003816
system.switch_cpus.branchPred.mispredicted_0::total 223489.441583
system.switch_cpus.branchPred.targetProvider_0::NoTarget 6439022.791517
system.switch_cpus.branchPred.targetProvider_0::BTB 4552230.718815
system.switch_cpus.branchPred.targetProvider_0::RAS 503944.85012
system.switch_cpus.branchPred.targetProvider_0::Indirect 0.0
system.switch_cpus.branchPred.targetProvider_0::total 11495198.360452002
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118338.91878699999
system.switch_cpus.branchPred.targetWrong_0::Return 113821.809049
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.8369019999999999
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 232161.56473800002
system.switch_cpus.branchPred.condPredicted 9342742.680205
system.switch_cpus.branchPred.condPredictedTaken 2903871.83908
system.switch_cpus.branchPred.condIncorrect 232161.56473800002
system.switch_cpus.branchPred.predTakenBTBMiss 19.150861999999996
system.switch_cpus.branchPred.NotTakenMispredicted 118339.755689
system.switch_cpus.branchPred.TakenMispredicted 113821.809049
system.switch_cpus.branchPred.BTBLookups 11495198.360452002
system.switch_cpus.branchPred.BTBUpdates 118338.908806
system.switch_cpus.branchPred.BTBHits 9455924.787072001
system.switch_cpus.branchPred.BTBHitRatio 0.7943008267699999
system.switch_cpus.branchPred.BTBMispredicted 25.873374999999996
system.switch_cpus.branchPred.indirectLookups 0.067465
system.switch_cpus.branchPred.indirectHits 0.0
system.switch_cpus.branchPred.indirectMisses 0.067465
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 503944.86245
system.switch_cpus.branchPred.btb.lookups::CallDirect 490711.5291739999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 0.0
system.switch_cpus.branchPred.btb.lookups::DirectCond 9342742.680205
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1157799.2211580002
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 0.067465
system.switch_cpus.branchPred.btb.lookups::total 11495198.360452002
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 503944.86245
system.switch_cpus.branchPred.btb.misses::CallDirect 2.7247700000000004
system.switch_cpus.branchPred.btb.misses::CallIndirect 0.0
system.switch_cpus.branchPred.btb.misses::DirectCond 1535323.7589079998
system.switch_cpus.branchPred.btb.misses::DirectUncond 2.1597869999999997
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 0.067465
system.switch_cpus.branchPred.btb.misses::total 2039273.57338
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 0.6806929999999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 118336.91158500001
system.switch_cpus.branchPred.btb.updates::DirectUncond 1.316528
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 118338.908806
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 0.6806929999999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 118336.91158500001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 1.316528
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 118338.908806
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.switch_cpus.branchPred.indirectBranchPred.lookups 0.067465
system.switch_cpus.branchPred.indirectBranchPred.hits 0.0
system.switch_cpus.branchPred.indirectBranchPred.misses 0.067465
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 0.003816
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 0.071281
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.06364900000000001
system.switch_cpus.branchPred.ras.pushes 550293.239756
system.switch_cpus.branchPred.ras.pops 550294.30928
system.switch_cpus.branchPred.ras.squashes 105931.157412
system.switch_cpus.branchPred.ras.used 444363.11987699993
system.switch_cpus.branchPred.ras.correct 444362.27681
system.switch_cpus.branchPred.ras.incorrect 0.8430669999999999
system.switch_cpus.commit.commitSquashedInsts 8229121.350939999
system.switch_cpus.commit.branchMispredicts 232159.567517
system.switch_cpus.commit.numCommittedDist::samples 129304417.444393
system.switch_cpus.commit.numCommittedDist::mean 0.860979877526
system.switch_cpus.commit.numCommittedDist::stdev 1.175301107463
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 78129420.643026
system.switch_cpus.commit.numCommittedDist::1 19015156.036895
system.switch_cpus.commit.numCommittedDist::2 7858927.806333
system.switch_cpus.commit.numCommittedDist::3 24300912.958139
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 129304417.444393
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 444362.230194
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 37655130.434515
system.switch_cpus.commit.committedInstType_0::IntMult 281810.869715
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 6196587.844401998
system.switch_cpus.commit.committedInstType_0::FloatCmp 2748793.2635920006
system.switch_cpus.commit.committedInstType_0::FloatCvt 214932.432897
system.switch_cpus.commit.committedInstType_0::FloatMult 10776973.520673998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 8538431.922389999
system.switch_cpus.commit.committedInstType_0::FloatDiv 1469227.815615
system.switch_cpus.commit.committedInstType_0::FloatMisc 5516837.139593998
system.switch_cpus.commit.committedInstType_0::FloatSqrt 959883.152893
system.switch_cpus.commit.committedInstType_0::SimdAdd 126962.68945399999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 2618.732922
system.switch_cpus.commit.committedInstType_0::SimdCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 677433.567939
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 0.0
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 965271.689627
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 3598.960636
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 302.042352
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 151.021176
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 846306.087591
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 582977.664989
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 22809626.544226997
system.switch_cpus.commit.committedInstType_0::MemWrite 7261893.126778001
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 107635750.523978
system.switch_cpus.commit.commitEligibleSamples 24300912.958139
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100000000.104136
system.switch_cpus.commitStats0.numOps 107635750.523978
system.switch_cpus.commitStats0.numInstsNotNOP 100000000.088872
system.switch_cpus.commitStats0.numOpsNotNOP 107635750.50871399
system.switch_cpus.commitStats0.cpi 1.3213542259
system.switch_cpus.commitStats0.ipc 0.779950324049
system.switch_cpus.commitStats0.numMemRefs 30071519.671004992
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 62547272.363094985
system.switch_cpus.commitStats0.numLoadInsts 22809626.544226997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7261893.126778001
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 56594171.763634995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 37655130.434515
system.switch_cpus.commitStats0.committedInstType::IntMult 281810.869715
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 6196587.844401998
system.switch_cpus.commitStats0.committedInstType::FloatCmp 2748793.2635920006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 214932.432897
system.switch_cpus.commitStats0.committedInstType::FloatMult 10776973.520673998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 8538431.922389999
system.switch_cpus.commitStats0.committedInstType::FloatDiv 1469227.815615
system.switch_cpus.commitStats0.committedInstType::FloatMisc 5516837.139593998
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 959883.152893
system.switch_cpus.commitStats0.committedInstType::SimdAdd 126962.68945399999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 2618.732922
system.switch_cpus.commitStats0.committedInstType::SimdCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 677433.567939
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 965271.689627
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 3598.960636
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 302.042352
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 151.021176
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 846306.087591
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 582977.664989
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 22809626.544226997
system.switch_cpus.commitStats0.committedInstType::MemWrite 7261893.126778001
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 107635750.523978
system.switch_cpus.commitStats0.committedControl::IsControl 10405525.782689
system.switch_cpus.commitStats0.committedControl::IsDirectControl 9961162.658995999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 444363.123693
system.switch_cpus.commitStats0.committedControl::IsCondControl 8463407.790474
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1942117.9922149999
system.switch_cpus.commitStats0.committedControl::IsCall 444362.230194
system.switch_cpus.commitStats0.committedControl::IsReturn 444363.11987699993
system.switch_cpus.decode.idleCycles 14340814.570057
system.switch_cpus.decode.blockedCycles 73410949.569153
system.switch_cpus.decode.runCycles 32224648.058569998
system.switch_cpus.decode.unblockCycles 11926450.546242999
system.switch_cpus.decode.squashCycles 232159.567517
system.switch_cpus.decode.branchResolved 4452372.658547
system.switch_cpus.decode.branchMispred 9.943493
system.switch_cpus.decode.decodedInsts 116889992.487849
system.switch_cpus.decode.squashedInsts 7.771389000000001
system.switch_cpus.executeStats0.numInsts 112792948.20318098
system.switch_cpus.executeStats0.numNop 0.015264
system.switch_cpus.executeStats0.numBranches 10801689.787339998
system.switch_cpus.executeStats0.numLoadInsts 24580636.576275
system.switch_cpus.executeStats0.numStoreInsts 7449427.2978570005
system.switch_cpus.executeStats0.instRate 0.8819541204560001
system.switch_cpus.executeStats0.numCCRegReads 21956396.544225
system.switch_cpus.executeStats0.numCCRegWrites 24655762.479492
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 85473430.976119
system.switch_cpus.executeStats0.numIntRegWrites 38697001.017023
system.switch_cpus.executeStats0.numMemRefs 32030063.874132004
system.switch_cpus.executeStats0.numMiscRegReads 155878555.29971302
system.switch_cpus.executeStats0.numMiscRegWrites 33445531.821278997
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 83011970.493636
system.switch_cpus.executeStats0.numVecRegWrites 52504873.273485
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 5056175.568934999
system.switch_cpus.fetch.cycles 99628490.030877
system.switch_cpus.fetch.squashCycles 464323.12947600003
system.switch_cpus.fetch.cacheLines 32117642.637217
system.switch_cpus.fetch.icacheSquashes 71830.79496700001
system.switch_cpus.fetch.nisnDist::samples 132135022.31154
system.switch_cpus.fetch.nisnDist::mean 0.9309480175
system.switch_cpus.fetch.nisnDist::stdev 1.1891459862990001
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 74560796.12213801
system.switch_cpus.fetch.nisnDist::1 23141937.192377
system.switch_cpus.fetch.nisnDist::2 7226410.990338
system.switch_cpus.fetch.nisnDist::3 27205878.006687
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 132135022.31154
system.switch_cpus.fetchStats0.numInsts 110631932.90361999
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8633050091209999
system.switch_cpus.fetchStats0.numBranches 11495198.360452002
system.switch_cpus.fetchStats0.branchRate 0.09312500081100002
system.switch_cpus.fetchStats0.icacheStallCycles 32274370.715925004
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 232159.567517
system.switch_cpus.iew.blockCycles 18659125.638695
system.switch_cpus.iew.unblockCycles 1311180.5809579997
system.switch_cpus.iew.dispatchedInsts 115863541.75964798
system.switch_cpus.iew.dispSquashedInsts 115130.76493599998
system.switch_cpus.iew.dispLoadInsts 24523064.970650997
system.switch_cpus.iew.dispStoreInsts 7644216.280883
system.switch_cpus.iew.dispNonSpecInsts 0.39912499999999995
system.switch_cpus.iew.iqFullEvents 246664.44421400002
system.switch_cpus.iew.lsqFullEvents 418759.738251
system.switch_cpus.iew.predictedTakenIncorrect 116112.12609700001
system.switch_cpus.iew.predictedNotTakenIncorrect 120554.06410499998
system.switch_cpus.iew.branchMispredicts 236666.190202
system.switch_cpus.iew.instsToCommit 112070576.929399
system.switch_cpus.iew.writebackCount 112041626.25037299
system.switch_cpus.iew.producerInst 80381573.234594
system.switch_cpus.iew.consumerInst 132337445.42212199
system.switch_cpus.iew.wbRate 0.876554247099
system.switch_cpus.iew.wbFanout 0.609169189511
system.switch_cpus.lsq0.forwLoads 134802.32703499997
system.switch_cpus.lsq0.squashedLoads 1713441.569909
system.switch_cpus.lsq0.ignoredResponses 10.969014
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 382321.416805
system.switch_cpus.lsq0.rescheduledLoads 618330.2147
system.switch_cpus.lsq0.blockedByCache 6426.513479999999
system.switch_cpus.lsq0.loadToUse::samples 22809626.915417
system.switch_cpus.lsq0.loadToUse::mean 6.7164625473049995
system.switch_cpus.lsq0.loadToUse::stdev 13.734769101783
system.switch_cpus.lsq0.loadToUse::0-9 20891767.115932997
system.switch_cpus.lsq0.loadToUse::10-19 8636.381117
system.switch_cpus.lsq0.loadToUse::20-29 1219738.459157
system.switch_cpus.lsq0.loadToUse::30-39 227414.162831
system.switch_cpus.lsq0.loadToUse::50-59 5465.603477999998
system.switch_cpus.lsq0.loadToUse::60-69 200870.49001600003
system.switch_cpus.lsq0.loadToUse::70-79 7812.7364259999995
system.switch_cpus.lsq0.loadToUse::80-89 30132.006531
system.switch_cpus.lsq0.loadToUse::90-99 134710.08324499996
system.switch_cpus.lsq0.loadToUse::100-109 12682.795259
system.switch_cpus.lsq0.loadToUse::110-119 661.5889150000002
system.switch_cpus.lsq0.loadToUse::120-129 217.24137599999995
system.switch_cpus.lsq0.loadToUse::130-139 610.408544
system.switch_cpus.lsq0.loadToUse::140-149 48391.29602899999
system.switch_cpus.lsq0.loadToUse::150-159 1172.2608229999996
system.switch_cpus.lsq0.loadToUse::160-169 435.88280599999996
system.switch_cpus.lsq0.loadToUse::170-179 9408.895005999999
system.switch_cpus.lsq0.loadToUse::180-189 739.1907640000001
system.switch_cpus.lsq0.loadToUse::190-199 289.836261
system.switch_cpus.lsq0.loadToUse::200-209 1509.9771839999999
system.switch_cpus.lsq0.loadToUse::210-219 362.799527
system.switch_cpus.lsq0.loadToUse::220-229 146.002636
system.switch_cpus.lsq0.loadToUse::230-239 98.53907
system.switch_cpus.lsq0.loadToUse::240-249 55.673249999999996
system.switch_cpus.lsq0.loadToUse::250-259 54.706656
system.switch_cpus.lsq0.loadToUse::260-269 61.909258
system.switch_cpus.lsq0.loadToUse::270-279 75.85454100000001
system.switch_cpus.lsq0.loadToUse::280-289 90.05941
system.switch_cpus.lsq0.loadToUse::290-299 221.620215
system.switch_cpus.lsq0.loadToUse::overflows 2182.04763
system.switch_cpus.lsq0.loadToUse::min_value 2.338608
system.switch_cpus.lsq0.loadToUse::max_value 773.465092
system.switch_cpus.lsq0.loadToUse::total 22809626.915417
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 66067711645.1055
system.switch_cpus.rename.squashCycles 232159.567517
system.switch_cpus.rename.idleCycles 18383695.419733003
system.switch_cpus.rename.blockCycles 54710804.390204
system.switch_cpus.rename.serializeStallCycles 27706.904261
system.switch_cpus.rename.runCycles 36144523.607007995
system.switch_cpus.rename.unblockCycles 22636132.422817
system.switch_cpus.rename.renamedInsts 116391172.21831198
system.switch_cpus.rename.ROBFullEvents 5453122.120703999
system.switch_cpus.rename.IQFullEvents 7995733.488827
system.switch_cpus.rename.LQFullEvents 1010544.049518
system.switch_cpus.rename.SQFullEvents 2257749.6888429997
system.switch_cpus.rename.renamedOperands 160547008.72645
system.switch_cpus.rename.lookups 359445409.2521399
system.switch_cpus.rename.intLookups 87587813.21820399
system.switch_cpus.rename.vecLookups 87953414.486399
system.switch_cpus.rename.committedMaps 148410275.37060198
system.switch_cpus.rename.undoneMaps 12136750.008039
system.switch_cpus.rename.serializing 575.794382
system.switch_cpus.rename.tempSerializing 0.055807999999999996
system.switch_cpus.rename.skidInsts 30733055.446591996
system.switch_cpus.rob.reads 220868376.361172
system.switch_cpus.rob.writes 234560745.561357
system.switch_cpus.rob.squashedLoads 1722281.9527109996
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 382697.46658499993
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000000.088872
system.switch_cpus.thread_0.numOps 107635750.50871399
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1071596.384887
system.tol2bus.transDist::WritebackDirty 252240.067778
system.tol2bus.transDist::CleanEvict 873119.308326
system.tol2bus.transDist::ReadExReq 9891.963504999998
system.tol2bus.transDist::ReadExResp 9891.963504999998
system.tol2bus.transDist::ReadCleanReq 22.34931
system.tol2bus.transDist::ReadSharedReq 1071592.627304
system.tol2bus.pktCount::total 3244625.8419149998
system.tol2bus.pktSize::total 85184721.54771198
system.tol2bus.snoops 43820.11506800001
system.tol2bus.snoopTraffic 173897.81382399998
system.tol2bus.snoopFanout::samples 1125363.4885449999
system.tol2bus.snoopFanout::mean 2.7178265999999997e-05
system.tol2bus.snoopFanout::stdev 0.005042874653
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1125335.3752579999
system.tol2bus.snoopFanout::1 28.113287
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999999999999999
system.tol2bus.snoopFanout::total 1125363.4885449999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 66067711645.1055
system.tol2bus.reqLayer0.occupancy 1331064248.7245002
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 30169.035921000002
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1622254043.898
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2163082.645867
system.tol2bus.snoop_filter.hitSingleRequests 1081539.27239
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 28.113287
system.tol2bus.snoop_filter.hitSingleSnoops 28.113287
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 2717.1533409999997
system.l2.writebacks::total 2717.1533409999997
system.l2.ReadExReq.misses::switch_cpus.data 3628.5602719999997
system.l2.ReadExReq.misses::total 3628.636614
system.l2.ReadExReq.missLatency::switch_cpus.data 275382978.7665
system.l2.ReadExReq.missLatency::total 275382978.7665
system.l2.ReadExReq.missRate::switch_cpus.data 0.113271127749
system.l2.ReadExReq.missRate::total 0.114012179543
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 84351.75547644986
system.l2.ReadExReq.avgMissLatency::total 81145.39147644988
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3628.5602719999997
system.l2.ReadExReq.mshrMisses::total 3628.5602719999997
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 239097376.04650006
system.l2.ReadExReq.mshrMissLatency::total 239097376.04650006
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.113271127749
system.l2.ReadExReq.mshrMissRate::total 0.11326372257499999
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 74351.75547644988
system.l2.ReadExReq.avgMshrMissLatency::total 74351.75547644988
system.l2.tags.occupancies::writebacks 8.952974888877002
system.l2.tags.avgOccs::writebacks 0.000273195442
system.l2.tags.ageTaskId_1024::4 22427.215506
system.mem_ctrls.avgPriority_writebacks::samples 2717.1533409999997
system.mem_ctrls.rdPerTurnAround::samples 156.74174499999998
system.mem_ctrls.rdPerTurnAround::mean 10259.621439494353
system.mem_ctrls.rdPerTurnAround::gmean 4498.6930220462145
system.mem_ctrls.rdPerTurnAround::stdev 14297.291500889643
system.mem_ctrls.rdPerTurnAround::0-2047 60.837858
system.mem_ctrls.rdPerTurnAround::2048-4095 0.027903999999999998
system.mem_ctrls.rdPerTurnAround::32768-34815 0.004543
system.mem_ctrls.rdPerTurnAround::total 156.74174499999998
system.mem_ctrls.wrPerTurnAround::samples 156.74174499999998
system.mem_ctrls.wrPerTurnAround::mean 17.589320539073
system.mem_ctrls.wrPerTurnAround::gmean 17.583539365704002
system.mem_ctrls.wrPerTurnAround::stdev 0.34611411823000005
system.mem_ctrls.wrPerTurnAround::16 59.76548399999999
system.mem_ctrls.wrPerTurnAround::17 1.3731490000000002
system.mem_ctrls.wrPerTurnAround::18 66.57365899999999
system.mem_ctrls.wrPerTurnAround::19 3.896287
system.mem_ctrls.wrPerTurnAround::20 0.720035
system.mem_ctrls.wrPerTurnAround::21 0.042581
system.mem_ctrls.wrPerTurnAround::total 156.74174499999998
system.mem_ctrls.requestorWriteBytes::writebacks 172170.97631999996
system.mem_ctrls.requestorWriteRate::writebacks 2422461.5777612412
system.mem_ctrls.requestorWriteAccesses::writebacks 2717.1533409999997
system.mem_ctrls.requestorWriteTotalLat::writebacks 1124090727074.5217
system.mem_ctrls.requestorWriteAvgLat::writebacks 2342639676.5455294
system.mem_ctrls.dram.bytesWritten::writebacks 173897.81382399998
system.mem_ctrls.dram.bytesWritten::total 173897.81382399998
system.mem_ctrls.dram.numWrites::writebacks 2717.1533409999997
system.mem_ctrls.dram.numWrites::total 2717.1533409999997
system.mem_ctrls.dram.bwWrite::writebacks 2449818.5640660003
system.mem_ctrls.dram.bwWrite::total 2449818.5640660003
system.mem_ctrls.dram.bwTotal::writebacks 2449818.5640660003
system.membus.transDist::WritebackDirty 2717.1533409999997
system.membus.transDist::ReadExReq 3628.636614
system.membus.transDist::ReadExResp 3628.636614
system.switch_cpus.lsq0.loadToUse::40-49 3612.0066669999997
system.switch_cpus.rename.fullRegistersEvents 27661.008323
system.l2.InvalidateReq.misses::switch_cpus.data 54.764897999999995
system.l2.InvalidateReq.misses::total 54.764897999999995
system.l2.InvalidateReq.accesses::switch_cpus.data 54.84765599999999
system.l2.InvalidateReq.accesses::total 54.84765599999999
system.l2.InvalidateReq.missRate::switch_cpus.data 0.003816
system.l2.InvalidateReq.missRate::total 0.003816
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 54.764897999999995
system.l2.InvalidateReq.mshrMisses::total 54.764897999999995
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1059503.028
system.l2.InvalidateReq.mshrMissLatency::total 1059503.028
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.003816
system.l2.InvalidateReq.mshrMissRate::total 0.003816
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 73.660048737082
system.l2.InvalidateReq.avgMshrMissLatency::total 73.660048737082
system.mem_ctrls.rdPerTurnAround::51200-53247 0.001175
system.membus.transDist::InvalidateReq 54.764897999999995
system.tol2bus.transDist::InvalidateReq 54.84765599999999
system.tol2bus.transDist::InvalidateResp 54.84765599999999
system.l2.ReadExReq.misses::cpu.data 0.727088
system.l2.ReadExReq.accesses::cpu.data 0.727088
system.l2.ReadExReq.missRate::cpu.data 0.460238
system.mem_ctrls.rdPerTurnAround::0-1023 58.848248999999996
system.mem_ctrls.rdPerTurnAround::1024-2047 5.980047999999999
system.mem_ctrls.rdPerTurnAround::17408-18431 0.056298
system.mem_ctrls.rdPerTurnAround::18432-19455 0.059833
system.l2.CleanEvict.mshrMisses::writebacks 0.005323
system.l2.CleanEvict.mshrMisses::total 0.005323
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.WritebackClean.hits::writebacks 0.011354
system.l2.WritebackClean.hits::total 0.011354
system.l2.WritebackClean.accesses::writebacks 0.011354
system.l2.WritebackClean.accesses::total 0.011354
system.mem_ctrls.rdPerTurnAround::14336-16383 0.001622
system.mem_ctrls.rdPerTurnAround::26624-28671 0.001622
system.mem_ctrls.rdPerTurnAround::40960-43007 0.002641
system.mem_ctrls.wrPerTurnAround::16-23 24.193752
system.mem_ctrls.wrPerTurnAround::24-31 0.004866
system.mem_ctrls.wrPerTurnAround::32-39 0.006488
system.mem_ctrls.wrPerTurnAround::40-47 0.001622
system.mem_ctrls.wrPerTurnAround::72-79 0.004866
system.mem_ctrls.wrPerTurnAround::88-95 0.003244
system.mem_ctrls.wrPerTurnAround::96-103 0.00811
system.mem_ctrls.wrPerTurnAround::104-111 0.004866
system.mem_ctrls.wrPerTurnAround::112-119 0.009732
system.mem_ctrls.wrPerTurnAround::120-127 0.01622
system.mem_ctrls.wrPerTurnAround::128-135 0.071368
system.mem_ctrls.wrPerTurnAround::136-143 0.004866
system.mem_ctrls.wrPerTurnAround::144-151 0.009732
system.mem_ctrls.wrPerTurnAround::160-167 0.001622
system.mem_ctrls.wrPerTurnAround::168-175 0.001622
system.mem_ctrls.wrPerTurnAround::176-183 0.001622
system.mem_ctrls.wrPerTurnAround::224-231 0.001622
system.mem_ctrls.wrPerTurnAround::240-247 0.006488
system.mem_ctrls.wrPerTurnAround::248-255 0.001622
system.mem_ctrls.wrPerTurnAround::256-263 0.001622
system.mem_ctrls.wrPerTurnAround::264-271 0.003244
system.mem_ctrls.wrPerTurnAround::272-279 0.006488
system.mem_ctrls.wrPerTurnAround::288-295 0.001622
system.mem_ctrls.wrPerTurnAround::304-311 0.001622
system.mem_ctrls.wrPerTurnAround::352-359 0.001622
system.tol2bus.transDist::WritebackClean 0.011354
system.mem_ctrls.rdPerTurnAround::4096-8191 0.187638
system.mem_ctrls.rdPerTurnAround::94208-98303 0.187638
system.mem_ctrls.rdPerTurnAround::4096-6143 0.001019
system.mem_ctrls.rdPerTurnAround::28672-30719 0.001019
system.mem_ctrls.rdPerTurnAround::2048-3071 1.391613
system.mem_ctrls.rdPerTurnAround::21504-22527 0.355055
system.mem_ctrls.rdPerTurnAround::0-511 11.853546999999999
system.mem_ctrls.rdPerTurnAround::512-1023 0.15883999999999998
system.mem_ctrls.rdPerTurnAround::1536-2047 0.038041
system.mem_ctrls.rdPerTurnAround::14336-14847 0.038041
system.mem_ctrls.dram.bytesPerActivate::64-127 0.59475
system.mem_ctrls.dram.bytesPerActivate::128-191 0.240645
system.mem_ctrls.dram.bytesPerActivate::192-255 0.20496
system.mem_ctrls.dram.bytesPerActivate::256-319 0.53802
system.mem_ctrls.dram.bytesPerActivate::320-383 0.024705
system.mem_ctrls.dram.bytesPerActivate::384-447 0.002745
system.mem_ctrls.dram.bytesPerActivate::512-575 0.00183
system.mem_ctrls.dram.bytesPerActivate::576-639 0.000915
system.mem_ctrls.dram.bytesPerActivate::704-767 0.000915
system.mem_ctrls.dram.bytesPerActivate::832-895 0.002745
system.mem_ctrls.dram.bytesPerActivate::896-959 0.002745
system.mem_ctrls.rdPerTurnAround::20480-21503 0.000915
system.mem_ctrls.rdPerTurnAround::3072-4095 0.285398
system.mem_ctrls.rdPerTurnAround::31744-32767 0.076342
system.mem_ctrls.rdPerTurnAround::26624-27647 0.174061
system.mem_ctrls.rdPerTurnAround::4096-5119 0.069533
system.l2.InvalidateReq.hits::switch_cpus.data 0.082758
system.l2.InvalidateReq.hits::total 0.082758
system.mem_ctrls.rdPerTurnAround::1024-1535 0.041379
system.mem_ctrls.rdPerTurnAround::4608-5119 0.041379
system.mem_ctrls.rdPerTurnAround::13824-14335 0.041379
system.mem_ctrls.rdPerTurnAround::28672-29695 0.002079
system.mem_ctrls.rdPerTurnAround::0-127 15.205806
system.mem_ctrls.rdPerTurnAround::128-255 0.54054
system.mem_ctrls.rdPerTurnAround::256-383 0.133056
system.mem_ctrls.rdPerTurnAround::384-511 0.047817000000000005
system.mem_ctrls.rdPerTurnAround::512-639 0.024948
system.mem_ctrls.rdPerTurnAround::640-767 0.004158
system.mem_ctrls.rdPerTurnAround::768-895 0.002079
system.mem_ctrls.rdPerTurnAround::896-1023 0.004158
system.mem_ctrls.rdPerTurnAround::1024-1151 0.002079
system.mem_ctrls.rdPerTurnAround::1152-1279 0.002079
system.mem_ctrls.rdPerTurnAround::1408-1535 0.002079
system.mem_ctrls.rdPerTurnAround::1536-1663 0.002079
system.mem_ctrls.rdPerTurnAround::1920-2047 0.002079
system.mem_ctrls.rdPerTurnAround::2560-2687 0.002079
system.mem_ctrls.rdPerTurnAround::3584-3711 0.002079
CPI 1.3213542318102358

Per-Address PND Load Violations:
