xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../run/media/luminoso/HDDCADDY/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../run/media/luminoso/HDDCADDY/opt/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_3.v,verilog,blk_mem_gen_v8_3_5,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/6273/simulation/blk_mem_gen_v8_3.v,
design_1_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v,
unroll_rom_last.vhd,vhdl,xil_defaultlib,../../../../project_1.srcs/sources_1/bd/design_1/ipshared/331e/src/unroll_rom_last.vhd,
design_1_Unroll_ROM_last_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Unroll_ROM_last_0_0/sim/design_1_Unroll_ROM_last_0_0.vhd,
Binary_to_BCD16.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/72d2/Binary_to_BCD16.vhd,
design_1_BinToBCD16_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_BinToBCD16_0_0/sim/design_1_BinToBCD16_0_0.vhd,
xlconcat.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2e37/xlconcat.v,
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,
xlconstant.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e147/xlconstant.v,
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,
segment_decoder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/1237/segment_decoder.vhd,
EightDisplayControl.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/1237/EightDisplayControl.vhd,
design_1_EightDisplayControl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_EightDisplayControl_0_0/sim/design_1_EightDisplayControl_0_0.vhd,
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,
design_1_xlconstant_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,
design_1_xlconstant_4_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v,
CountOnes.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/b4b0/sources_1/new/CountOnes.vhd,
design_1_Count_Ones_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Count_Ones_0_0/sim/design_1_Count_Ones_0_0.vhd,
design_1_xlconcat_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
