module reg_noEN #(parameter WIDTH = 32)(
	input logic [WIDTH-1:0] in, //Inputs
	input logic reset, // Reset
	input logic clk, // Clock
	output logic [WIDTH-1:0] out // Output
);

always_comb begin
		if (reset == '1')
			y = '0;
		else if(@posedge(clk))
			y = in; 
	end
endmodule