[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defect pattern on lot W2024-4521 with clear center and ring defects at 40-60mm radius. 20% yield loss. Ring shows etch non-uniformity. 17 wafers affected consistently.\n\nProcess Context: ETCH-LAM-09 oxide etch. Recipe: TEOS_VIA_V2. Edge ring at 4,500 RF-hours. He backside flow: 12 sccm (spec: 8-10 sccm). Chamber at 3,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside He leak creating donut pattern\n- He flow at 12 sccm exceeds 10 sccm maximum specification\n- He leak at mid-radius creating thermal non-uniformity\n- Donut pattern corresponds to He distribution ring\n\n**Contributing Factors**:\n- ESC He channels may have degradation at 3,800 RF-hours\n- Edge ring approaching end of life at 4,500 RF-hours\n- Leak affecting wafer temperature in ring zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **ESC inspection**: Check He channels for leak source\n3. **He leak repair**: Seal ESC He leak or replace ESC P/N 823-3421\n4. **Edge ring replacement**: Replace edge ring P/N 715-2847\n5. **Validation**: Verify He flow <10 sccm and donut pattern eliminated\n\n## Prevention Measures\n\n- Set FDC alarm for He flow >10 sccm\n- Track He flow trend for ESC degradation detection\n- Replace edge ring at 4,000 RF-hours for oxide etch\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-5632. Defect ring at 35-55mm from center. Film thickness variation in ring zone. 16% yield loss on 14 wafers.\n\nProcess Context: CVD-AMAT-02 tungsten CVD. Recipe: W_PLUG_V3. Ring radius consistent across lot. After extended tool idle (>4 hours). Seasoning film suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination in ring zone after extended idle\n- 4+ hour idle allowed seasoning film moisture absorption\n- Ring pattern corresponds to chamber seasoning weak zone\n- Film thickness variation from particulate generation\n\n**Contributing Factors**:\n- Seasoning film not stable after extended idle\n- Chamber wall temperature cycling during idle\n- Moisture uptake in porous seasoning region\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 conditioning wafers before production\n2. **Chamber inspection**: Check for flaking seasoning film\n3. **Wet clean consideration**: Full wet clean if extensive flaking\n4. **Idle protocol**: Implement idle time limit with auto-conditioning\n5. **Validation**: Process test wafer, verify no donut pattern\n\n## Prevention Measures\n\n- Set idle time alarm at 4 hours with conditioning requirement\n- Implement auto-seasoning after idle >2 hours\n- Track seasoning stability vs idle time\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect pattern on lot W2024-6743 with ring at 45-65mm radius. W-loss detected in ring zone. 18% yield loss. CVD tungsten affected. 15 wafers showing pattern.\n\nProcess Context: CVD-LAM-05 tungsten CVD. Recipe: W_FILL_V2. WF6 flow: 400sccm. Ring zone showing 8% film loss. SEM shows tungsten grain boundary attack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tungsten loss (W-loss) from fluorine attack in ring zone\n- 8% W-loss in ring indicates F-attack during cool-down\n- Ring zone has higher fluorine residual concentration\n- Grain boundary attack visible in SEM\n\n**Contributing Factors**:\n- WF6 byproducts accumulating in ring region\n- Cool-down purge insufficient for ring zone\n- Chamber geometry creating ring flow pattern\n\n## Corrective Actions\n\n1. **Purge extension**: Increase post-deposition purge time by 50%\n2. **Inert gas increase**: Boost N2 purge flow during cool-down\n3. **Recipe modification**: Add F-scavenging step at end of recipe\n4. **Chamber clean**: Wet clean to remove F-containing deposits\n5. **Validation**: Verify W-loss <2% uniformly\n\n## Prevention Measures\n\n- Monitor W film loss via inline metrology\n- Add post-dep purge adequacy check\n- Implement F residual monitoring\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-7854. Ring at 50-70mm radius. Particle contamination type. 22% yield loss. 19 wafers affected. Pattern appeared after chamber liner change.\n\nProcess Context: ETCH-AMAT-06 poly etch. Recipe: POLY_GATE_V4. New chamber liner installed 3 days ago. Liner P/N 715-3891. RF-hours since liner: 150.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New chamber liner outgassing particles in ring zone\n- Liner installation 3 days ago, only 150 RF-hours conditioning\n- Ring pattern corresponds to liner-to-edge-ring interface\n- New liner releasing particles at temperature\n\n**Contributing Factors**:\n- Liner not fully conditioned (typical: 300+ RF-hours)\n- Interface between liner and existing hardware not sealed\n- Particle generation at liner expansion zone\n\n## Corrective Actions\n\n1. **Extended conditioning**: Run 20 additional seasoning wafers\n2. **Liner inspection**: Check liner seating and interface gaps\n3. **Interface verification**: Verify liner-to-edge-ring fit\n4. **Particle monitoring**: Run particle wafer after conditioning\n5. **Validation**: Verify <5 particles >0.2um in ring zone\n\n## Prevention Measures\n\n- Require 300 RF-hours conditioning for new liner\n- Add ring zone particle check to liner change procedure\n- Track liner conditioning vs particle level\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8965 with defects at 40-55mm radius. Clear center and edge. RF coupling non-uniformity causing etch variation. 14% yield loss on 12 wafers.\n\nProcess Context: ETCH-LAM-12 dielectric etch. Recipe: SIO2_CONTACT. RF match network tuning drifted. Reflected power: 8% (spec: <5%). Chamber at 2,900 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network drift creating ring plasma non-uniformity\n- 8% reflected power exceeds 5% specification\n- RF coupling degraded in mid-radius ring zone\n- Etch rate variation follows RF distribution pattern\n\n**Contributing Factors**:\n- RF match capacitors drifting with age\n- Chamber at 2,900 RF-hours affecting RF coupling\n- Auto-tune not compensating for drift\n\n## Corrective Actions\n\n1. **RF match tuning**: Manual re-tune of RF match network\n2. **Capacitor check**: Verify match network capacitor values\n3. **Component replacement**: Replace degraded capacitors if out of spec\n4. **Reflected power**: Achieve <3% reflected power\n5. **Validation**: Verify uniform etch rate across radius\n\n## Prevention Measures\n\n- Weekly RF reflected power verification\n- Set FDC alarm at reflected power >4%\n- Schedule RF match maintenance at 2,500 RF-hours\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 at 55-75mm radius with clear center. Deposition uniformity issue. 19% yield loss. PVD film affected. 16 wafers showing donut.\n\nProcess Context: PVD-AMAT-08 TaN barrier. Recipe: TAN_BARRIER_V2. Target at 700 kWh. Shield at edge of life. Ring zone film 25% thinner.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shield erosion creating ring shadow zone\n- Shield at end of life creating deposition shadow\n- Ring zone 25% thinner from shield geometry change\n- Erosion profile creating donut deposition pattern\n\n**Contributing Factors**:\n- Target at 700 kWh contributing to asymmetric deposition\n- Shield material redeposition affecting geometry\n- Collimator interaction with shield shadow\n\n## Corrective Actions\n\n1. **Shield replacement**: Install new shield P/N 823-4521\n2. **Target inspection**: Check target erosion profile\n3. **Geometry verification**: Verify shield-to-target alignment\n4. **Film uniformity**: Run thickness mapping after replacement\n5. **Validation**: Achieve <10% ring zone thickness variation\n\n## Prevention Measures\n\n- Track shield kWh separately from target\n- Replace shield at 600 kWh for barrier applications\n- Add ring zone thickness to PVD monitoring\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 with ring at 30-50mm radius. Edge ring erosion detected. Plasma density ring. 15% yield loss on 13 wafers.\n\nProcess Context: ETCH-TEL-03 nitride etch. Recipe: SIN_SPACER_V3. Edge ring at 4,200 RF-hours. Visual erosion groove visible at ring radius. Chamber at 3,500 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion groove affecting plasma distribution\n- Visible erosion groove at 4,200 RF-hours\n- Groove location matches donut defect ring radius\n- Plasma concentration in eroded groove area\n\n**Contributing Factors**:\n- Edge ring approaching 5,000 RF-hour limit\n- Nitride etch chemistry accelerating Si erosion\n- Groove depth affecting plasma confinement\n\n## Corrective Actions\n\n1. **Edge ring replacement**: Replace edge ring P/N 715-3321\n2. **Groove measurement**: Document erosion for tracking\n3. **Chamber conditioning**: Run 5 seasoning wafers after replacement\n4. **Plasma verification**: Check plasma uniformity via OES\n5. **Validation**: Verify no donut pattern after replacement\n\n## Prevention Measures\n\n- Replace edge ring at 3,500 RF-hours for nitride etch\n- Visual inspection of edge ring at each PM\n- Track erosion depth vs RF-hours\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped yield loss on lot W2024-1298 at 45-60mm radius. Temperature ring pattern. 17% yield loss. CVD film properties affected. 14 wafers with donut.\n\nProcess Context: CVD-AMAT-04 TEOS oxide. Recipe: ILD_TEOS_V3. Pedestal heating zone boundary at ring radius. Center zone: 400C, outer zone: 395C. Zone boundary visible.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dual-zone pedestal heater boundary creating temperature ring\n- Zone boundary at 50mm radius creates 5C transition\n- Temperature step affecting film density and stress in ring\n- Donut pattern follows heater zone interface\n\n**Contributing Factors**:\n- Zone control not optimized for uniform transition\n- Inner zone running slightly hot vs outer\n- Transition zone width too narrow\n\n## Corrective Actions\n\n1. **Zone balancing**: Match center and outer zone setpoints\n2. **Transition smoothing**: Implement ramped zone transition if available\n3. **Temperature mapping**: Verify uniformity with TC wafer\n4. **Film property check**: Verify stress uniform across radius\n5. **Validation**: Achieve ±2C uniformity eliminating ring\n\n## Prevention Measures\n\n- Optimize zone setpoints for uniform transition\n- Weekly temperature uniformity verification\n- Track film property variation at zone boundary\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect on lot W2024-2309 with ring at 50-65mm radius. Backside contamination ring. 12% yield loss. Particle transfer from ESC. 10 wafers affected.\n\nProcess Context: ETCH-LAM-15 metal etch. Recipe: AL_M1_ETCH. ESC surface contaminated in ring zone. Last ESC clean: 1,500 wafers ago. Backside particles detected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC surface contamination transferring to wafer backside\n- ESC contaminated in ring zone from accumulated particles\n- Contamination transferring to wafer backside creating frontside defects\n- 1,500 wafers since ESC clean exceeds typical 1,000 wafer interval\n\n**Contributing Factors**:\n- Metal etch byproducts accumulating on ESC\n- Ring zone corresponds to He channel boundaries\n- Backside particles affecting wafer flatness and frontside\n\n## Corrective Actions\n\n1. **ESC cleaning**: Perform ESC surface cleaning procedure\n2. **Contamination mapping**: Identify contamination source\n3. **He channel check**: Verify He channels not depositing particles\n4. **Wafer backside inspection**: Check for correlation with ESC\n5. **Validation**: Verify clean wafer backside after ESC clean\n\n## Prevention Measures\n\n- ESC cleaning every 1,000 wafers for metal etch\n- Add backside inspection to lot sampling\n- Track ESC cleanliness vs wafer count\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-3410 at 35-50mm radius. Resist thickness donut. 11% yield loss. Coating uniformity issue. 9 wafers affected.\n\nProcess Context: LITH-TEL-20 coat track. Recipe: DUV_COAT_V2. Spin speed: 3200rpm. Solvent evaporation ring visible. Exhaust flow: 0.8 m3/min (spec: 1.0 m3/min).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient exhaust flow causing solvent evaporation ring\n- Exhaust at 0.8 m3/min below 1.0 m3/min specification\n- Solvent vapors accumulating at mid-radius creating evaporation non-uniformity\n- Ring pattern from uneven drying dynamics\n\n**Contributing Factors**:\n- Exhaust filter may be partially blocked\n- Cup exhaust design concentrating flow at specific radius\n- Spin dynamics interacting with exhaust pattern\n\n## Corrective Actions\n\n1. **Exhaust verification**: Check and clean exhaust system\n2. **Filter replacement**: Replace exhaust filter if blocked\n3. **Flow restoration**: Restore exhaust flow to >1.0 m3/min\n4. **Cup inspection**: Check cup exhaust distribution\n5. **Validation**: Verify uniform resist thickness, no ring pattern\n\n## Prevention Measures\n\n- Weekly exhaust flow verification\n- Set FDC alarm for exhaust flow <0.9 m3/min\n- Regular exhaust filter replacement schedule\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield pattern on lot W2024-4521 at 40-55mm radius. Ring zone etch residue. 16% yield loss. Contact etch incomplete in ring. 14 wafers with donut.\n\nProcess Context: ETCH-AMAT-10 contact etch. Recipe: CONTACT_OPEN_V3. Ring zone etch rate 15% lower. Gas distribution suspected. Showerhead at 3,900 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead ring zone hole degradation\n- Ring zone 15% lower etch rate from reduced gas delivery\n- Showerhead at 3,900 RF-hours showing ring pattern hole blockage\n- Etch residue from incomplete etch in affected zone\n\n**Contributing Factors**:\n- Showerhead holes in ring zone preferentially degraded\n- Gas flow pattern creating ring delivery deficit\n- Chamber geometry focusing degradation at ring radius\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Map hole condition across surface\n2. **Showerhead replacement**: Replace if ring zone holes blocked P/N 623-2891\n3. **Flow verification**: Confirm uniform gas delivery after replacement\n4. **Etch uniformity**: Map etch rate across radius\n5. **Validation**: Achieve <8% etch rate variation\n\n## Prevention Measures\n\n- Replace showerhead at 3,500 RF-hours for contact etch\n- Add ring zone etch rate to monitoring\n- Periodic showerhead flow uniformity check\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 55-70mm radius. Copper void in ring zone. 21% yield loss. ECP fill issue. 18 wafers with donut.\n\nProcess Context: ECP-LAM-03 copper plating. Recipe: CU_DUAL_DAMASCENE. Ring zone Cu thickness 20% lower. Current distribution ring issue. Anode at 65% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Anode erosion creating ring current distribution\n- Anode at 65% life with ring erosion pattern\n- Current distribution deficit at ring radius\n- 20% thinner Cu fill causing void in ring zone\n\n**Contributing Factors**:\n- Anode erosion profile creating ring shadow\n- Thief ring interaction at affected radius\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode surface for ring erosion\n2. **Anode replacement**: Replace if ring erosion visible P/N 823-5621\n3. **Current mapping**: Verify uniform current after replacement\n4. **Fill verification**: Cross-section ring zone vias\n5. **Validation**: Achieve <10% Cu thickness variation\n\n## Prevention Measures\n\n- Replace anode at 50% life for damascene applications\n- Monitor ring zone Cu thickness\n- Track anode erosion profile\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 45-60mm radius. Clear center and edge. Implant dose ring. 13% yield loss. Rs variation in ring. 11 wafers affected.\n\nProcess Context: IMPLANT-AMAT-06 source/drain implant. Recipe: NSD_AS_V2. Ring zone dose 8% lower. Beam profile suspected. Faraday cup readings show ring dip.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam profile non-uniformity creating dose ring\n- Faraday cup confirms 8% dose dip at ring radius\n- Beam focus or steering creating ring pattern\n- Rs variation follows dose pattern\n\n**Contributing Factors**:\n- Beam optics alignment drift\n- Scan pattern creating ring overlap issue\n- Beam current variation during scan\n\n## Corrective Actions\n\n1. **Beam diagnostics**: Full beam profile measurement\n2. **Optics alignment**: Re-align beam optics if needed\n3. **Scan optimization**: Adjust scan pattern for uniform dose\n4. **Faraday verification**: Map dose uniformity post-adjustment\n5. **Validation**: Achieve <3% dose uniformity\n\n## Prevention Measures\n\n- Daily beam profile verification\n- Add ring zone dose to monitoring\n- Track beam profile stability\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-7854 with clear center at 50-65mm radius. Dielectric breakdown in ring. 24% yield loss. ALD film affected. 20 wafers showing donut.\n\nProcess Context: ALD-AMAT-03 HfO2 gate oxide. Recipe: HFK_GATE_V3. Ring zone film 15% thicker. Precursor distribution ring. Cycle count: 40.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ALD precursor accumulation in ring zone\n- 15% thicker film at ring from precursor residence time variation\n- Ring zone has longer precursor exposure\n- Thicker oxide causing breakdown field issues\n\n**Contributing Factors**:\n- Showerhead flow creating ring residence pattern\n- Purge efficiency lower at ring radius\n- Temperature gradient at ring zone\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve purge uniformity at ring radius\n2. **Purge extension**: Increase purge time between pulses\n3. **Temperature verification**: Check ring zone temperature\n4. **Thickness mapping**: Full wafer ALD thickness\n5. **Validation**: Achieve <5% thickness variation\n\n## Prevention Measures\n\n- Add ring zone thickness to ALD monitoring\n- Track precursor delivery uniformity\n- Optimize purge for ring zone efficiency\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect on lot W2024-8965 at 35-55mm radius. Etch stop layer ring. 18% yield loss. Via etch affected. 15 wafers with donut pattern.\n\nProcess Context: ETCH-LAM-17 via etch. Recipe: M2_VIA_V2. Ring zone etch stopped early. Endpoint detected ring early stop. Etch selectivity issue suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone endpoint signal causing premature stop\n- Endpoint algorithm weighted toward ring zone\n- Ring zone etch complete before other areas\n- Premature stop leaving center and edge under-etched\n\n**Contributing Factors**:\n- Etch rate higher in ring zone\n- Endpoint optical window viewing ring preferentially\n- Film stack variation at ring radius\n\n## Corrective Actions\n\n1. **Endpoint tuning**: Adjust endpoint detection window/algorithm\n2. **Over-etch extension**: Increase over-etch time for margin\n3. **Etch uniformity**: Improve ring zone etch rate matching\n4. **Window adjustment**: Optimize endpoint optical window position\n5. **Validation**: Verify complete etch across all zones\n\n## Prevention Measures\n\n- Use multi-zone endpoint if available\n- Set over-etch based on slowest zone\n- Add ring zone etch completion verification\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9076 with clear center at 40-60mm radius. Film stress ring. 14% yield loss. Nitride stress cracking. 12 wafers affected.\n\nProcess Context: CVD-AMAT-06 stress nitride. Recipe: SIN_STRESS_V4. Ring zone stress -1.4GPa vs target -1.0GPa. Stress exceeds cracking limit at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone stress concentration exceeding film limit\n- Ring zone 40% more compressive than target\n- Stress exceeds cracking threshold at ring radius\n- Deposition conditions creating stress ring\n\n**Contributing Factors**:\n- Ring zone temperature lower during deposition\n- Gas ratio variation at ring radius\n- Plasma conditions at ring creating stress gradient\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature optimization**: Verify ring zone temperature\n3. **Recipe tuning**: Adjust ring zone conditions for stress\n4. **Gas ratio**: Optimize SiH4/NH3 at ring radius\n5. **Validation**: Achieve <±200MPa stress uniformity\n\n## Prevention Measures\n\n- Add ring zone stress to process monitoring\n- Track stress uniformity vs deposition conditions\n- Set stress limit with cracking margin\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-0187 at 45-65mm radius. Ring zone metal resistance high. 17% yield loss. Aluminum grain issue. 14 wafers showing donut.\n\nProcess Context: PVD-AMAT-09 aluminum. Recipe: AL_M1_V3. Ring zone grain size 30% smaller. Deposition temperature ring. Target at 550 kWh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone temperature variation affecting Al grain growth\n- 30% smaller grains indicate lower deposition temperature\n- Temperature ring from pedestal or plasma heating\n- Higher resistance from smaller grain boundaries\n\n**Contributing Factors**:\n- Pedestal heater ring zone cooler\n- Plasma heating contribution at ring different\n- Target erosion affecting ring zone deposition\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify ring zone pedestal temperature\n2. **Heater check**: Test ring zone heater output\n3. **Target inspection**: Check target profile for ring effect\n4. **Process tuning**: Adjust for uniform temperature\n5. **Validation**: Achieve uniform grain size and Rs\n\n## Prevention Measures\n\n- Add ring zone Rs to metal monitoring\n- Track temperature uniformity\n- Monitor grain size vs temperature correlation\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-1298 with clear center at 50-70mm radius. CMP ring pattern. 15% yield loss. Oxide thickness ring. 13 wafers with donut.\n\nProcess Context: CMP-AMAT-05 oxide CMP. Recipe: ILD_POLISH_V2. Ring zone 12% over-polished. Pad profile ring. Retaining ring wear suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear creating CMP ring pattern\n- Ring zone over-polished by 12%\n- Retaining ring wear affecting pressure distribution\n- Pad-wafer contact higher at ring zone\n\n**Contributing Factors**:\n- Retaining ring inner edge wear\n- Pad compression profile at ring\n- Slurry distribution at ring zone\n\n## Corrective Actions\n\n1. **Retaining ring inspection**: Check wear pattern\n2. **Ring replacement**: Replace if wear >1mm P/N 445-3891\n3. **Pressure optimization**: Adjust ring pressure profile\n4. **Pad profile**: Verify pad condition at ring zone\n5. **Validation**: Achieve <5% removal rate variation\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Monitor ring zone removal rate\n- Replace retaining ring on wear schedule\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 40-55mm radius. Epitaxy thickness ring. 19% yield loss. Power device affected. 16 wafers showing donut.\n\nProcess Context: EPI-AMAT-07 thick epitaxy. Recipe: EPI_POWER_V4. Ring zone 10% thinner. Gas flow ring. Susceptor at 1,800 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor surface degradation creating gas flow ring\n- Susceptor at 1,800 cycles showing ring wear pattern\n- Gas flow disturbed at ring radius\n- 10% thinner epitaxy affecting device performance\n\n**Contributing Factors**:\n- Susceptor surface coating degraded at ring\n- Temperature uniformity affected at ring zone\n- Precursor delivery at ring compromised\n\n## Corrective Actions\n\n1. **Susceptor inspection**: Check ring zone surface condition\n2. **Susceptor replacement**: Replace if ring wear visible P/N 823-4891\n3. **Temperature mapping**: Verify uniformity after replacement\n4. **Thickness profile**: Full wafer epi thickness\n5. **Validation**: Achieve <5% thickness uniformity\n\n## Prevention Measures\n\n- Replace susceptor at 1,500 cycles for power epi\n- Track ring zone thickness trend\n- Visual susceptor inspection at PM\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-3410 with clear center at 35-50mm radius. Photoresist ring. 10% yield loss. Develop non-uniformity. 8 wafers affected.\n\nProcess Context: LITH-TEL-22 develop track. Recipe: ARF_DEV_V2. Ring zone resist scumming. Developer flow ring. Nozzle at 200mm/sec scan.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer nozzle scan pattern creating ring delivery gap\n- Scan speed at 200mm/sec creating ring zone developer deficiency\n- Ring corresponds to nozzle pattern overlap zone\n- Scumming from insufficient developer contact\n\n**Contributing Factors**:\n- Nozzle scan path creating ring coverage gap\n- Developer puddle not refreshing at ring zone\n- Scan timing leaving ring zone under-developed\n\n## Corrective Actions\n\n1. **Scan optimization**: Adjust nozzle scan pattern for uniform coverage\n2. **Speed adjustment**: Modify scan speed for ring zone coverage\n3. **Multi-puddle**: Add second puddle for ring zone\n4. **Developer verification**: Check ring zone development completeness\n5. **Validation**: Verify no ring zone scumming\n\n## Prevention Measures\n\n- Optimize nozzle scan for all radii\n- Add ring zone development check\n- Track develop uniformity vs scan parameters\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield pattern on lot W2024-4521 at 45-60mm radius. Gate length ring variation. 16% yield loss. Litho and etch contributing. 14 wafers with donut.\n\nProcess Context: Gate patterning. Ring zone gate 5% longer. Scanner dose ring + etch uniformity ring combining. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Combined litho and etch non-uniformity at ring zone\n- Scanner dose ring + etch rate ring creating cumulative bias\n- 5% longer gates at ring exceeding spec\n- Both steps contributing to ring pattern\n\n**Contributing Factors**:\n- Scanner illumination ring pattern\n- Etch rate dip at ring radius\n- Cumulative effect exceeding individual spec\n\n## Corrective Actions\n\n1. **Litho analysis**: Map scanner dose at ring zone\n2. **Etch analysis**: Map etch rate at ring zone\n3. **Individual correction**: Optimize each step for ring\n4. **Combined optimization**: Balance litho/etch for gate length\n5. **Validation**: Achieve gate length uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution from each step\n- Monitor cumulative ring zone bias\n- Add ring zone to gate length monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632 with clear center at 55-70mm radius. TSV void ring. 23% yield loss. Deep via affected. 19 wafers showing donut.\n\nProcess Context: ETCH-SPTS-01 TSV etch. Recipe: TSV_DEEP_V2. Ring zone etch profile retrograde. Passivation ring issue. Via depth: 100um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone passivation excess creating retrograde profile\n- C4F8 passivation accumulating at ring radius\n- Retrograde profile preventing copper fill\n- TSV void formation at ring zone\n\n**Contributing Factors**:\n- Gas distribution creating ring C4F8 concentration\n- Etch/passivation balance off at ring\n- Deep via amplifying ring uniformity issue\n\n## Corrective Actions\n\n1. **Profile analysis**: SEM ring zone via profile\n2. **Gas balancing**: Reduce ring zone C4F8 or increase SF6\n3. **Flow optimization**: Improve gas distribution uniformity\n4. **Recipe tuning**: Adjust etch/passivation ratio for ring\n5. **Validation**: Achieve vertical profile at ring zone\n\n## Prevention Measures\n\n- Add ring zone profile inspection to TSV monitoring\n- Track etch/passivation balance across radius\n- Optimize deep via recipe for ring uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 40-55mm radius. Silicide ring. 15% yield loss. Contact resistance ring. 13 wafers affected.\n\nProcess Context: ANNEAL-TEL-06 silicide RTP. Recipe: NISI_RTP_V3. Ring zone temperature 15C lower. Silicide incomplete at ring. Peak: 450C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTP lamp ring zone under-temperature\n- Ring zone 15C cooler causing incomplete silicidation\n- Lamp power distribution creating ring cold zone\n- Contact resistance elevated from thin silicide\n\n**Contributing Factors**:\n- Lamp reflector geometry creating ring shadow\n- Pyrometer not measuring ring zone accurately\n- Wafer emissivity variation at ring\n\n## Corrective Actions\n\n1. **Lamp profiling**: Map lamp power distribution\n2. **Zone adjustment**: Increase ring zone lamp power\n3. **Reflector check**: Inspect reflector for ring effect\n4. **Temperature verification**: TC wafer at ring zone\n5. **Validation**: Achieve ±10C uniformity\n\n## Prevention Measures\n\n- Add ring zone temperature monitoring\n- Weekly lamp uniformity check\n- Track silicide Rs at ring zone\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-7854 with clear center at 50-65mm radius. Memory cell ring. 20% yield loss. Flash cell affected. 17 wafers showing donut.\n\nProcess Context: Flash memory process. Ring zone Vt shifted 100mV. Multiple process steps contributing. Tunnel oxide and FG poly affected at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative ring zone process variations affecting memory Vt\n- Multiple steps contributing to 100mV ring Vt shift\n- Tunnel oxide and FG poly both affected at ring\n- Combined effect creating memory window issue\n\n**Contributing Factors**:\n- Furnace ring temperature variation for tunnel oxide\n- Poly deposition ring non-uniformity\n- Implant dose ring contribution\n\n## Corrective Actions\n\n1. **Ring audit**: Identify contributing process steps\n2. **Oxide optimization**: Improve tunnel oxide ring uniformity\n3. **Poly optimization**: Improve FG poly ring uniformity\n4. **Implant check**: Verify implant dose at ring zone\n5. **Validation**: Achieve Vt uniformity within spec\n\n## Prevention Measures\n\n- Track ring zone Vt as process indicator\n- Monitor individual step ring contributions\n- Include ring cells in memory testing\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-8965 at 35-50mm radius. Image sensor ring. 18% yield loss. Pixel response ring. 15 wafers with donut.\n\nProcess Context: CIS process. Ring zone quantum efficiency 10% lower. Color filter ring thickness variation. CF process suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Color filter thickness ring variation affecting QE\n- CF thickness at ring zone creating optical path length variation\n- 10% lower QE from filter mismatch at ring\n- Spin coat or cure creating ring pattern\n\n**Contributing Factors**:\n- Spin dynamics creating ring thickness\n- Cure uniformity at ring zone\n- Exhaust affecting ring solvent evaporation\n\n## Corrective Actions\n\n1. **CF mapping**: Measure color filter thickness at ring\n2. **Spin optimization**: Adjust for ring zone uniformity\n3. **Cure verification**: Check cure uniformity at ring\n4. **QE correlation**: Correlate CF thickness to QE\n5. **Validation**: Achieve uniform pixel response\n\n## Prevention Measures\n\n- Add ring zone CF thickness to monitoring\n- Track QE uniformity vs CF process\n- Optimize spin recipe for ring elimination\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-9076 with clear center at 45-60mm radius. Analog matching ring. 12% yield loss. Device matching poor at ring. 10 wafers affected.\n\nProcess Context: Analog precision process. Ring zone Vt mismatch 2x higher. Multiple thermal steps contributing. 180nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal processing ring affecting analog device matching\n- Ring zone Vt mismatch 2x higher than center/edge\n- Multiple furnace and RTP steps contributing\n- Analog matching extremely sensitive to ring variation\n\n**Contributing Factors**:\n- Furnace boat position ring effect\n- RTP lamp ring pattern\n- Cumulative thermal budget at ring\n\n## Corrective Actions\n\n1. **Thermal audit**: Map all thermal steps for ring effect\n2. **Furnace optimization**: Adjust for ring zone uniformity\n3. **RTP calibration**: Reduce RTP ring pattern\n4. **Matching correlation**: Identify dominant ring contributor\n5. **Validation**: Achieve matching spec at ring zone\n\n## Prevention Measures\n\n- Track ring zone matching performance\n- Monitor thermal uniformity at ring\n- Include ring devices in matching testing\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 at 50-65mm radius. RF device ring. 14% yield loss. Inductor Q ring variation. 12 wafers showing donut.\n\nProcess Context: RF SOI process. Ring zone inductor Q 15% lower. Top metal ring. Thick Al: 4um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Top metal ring thickness variation affecting inductor Q\n- 15% lower Q from ring zone metal thickness/grain variation\n- Higher resistance at ring reducing inductor performance\n- PVD process creating ring deposition pattern\n\n**Contributing Factors**:\n- Target erosion ring pattern\n- Temperature ring affecting grain growth\n- Deposition rate ring variation\n\n## Corrective Actions\n\n1. **Metal mapping**: Full wafer metal thickness and Rs at ring\n2. **Target inspection**: Check for ring erosion pattern\n3. **Temperature verification**: Check ring zone temperature\n4. **Process optimization**: Improve ring zone deposition\n5. **Validation**: Achieve uniform inductor Q\n\n## Prevention Measures\n\n- Add ring zone inductor Q to monitoring\n- Track metal uniformity vs target life\n- Include ring inductors in RF testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298 with clear center at 40-55mm radius. Power device ring. 21% yield loss. BVdss ring. 18 wafers with donut.\n\nProcess Context: Power semiconductor process. Ring zone BVdss 15% lower. Junction termination ring affected. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Junction termination ring dose at ring zone compromised\n- BVdss 15% lower from JTE dose ring variation\n- RESURF structure sensitive to ring dose profile\n- Implant or diffusion ring contributing\n\n**Contributing Factors**:\n- Implant dose ring in JTE region\n- Diffusion furnace ring temperature\n- Oxide charge ring variation\n\n## Corrective Actions\n\n1. **JTE analysis**: Map junction termination dose at ring\n2. **Implant verification**: Check JTE implant dose uniformity\n3. **Diffusion check**: Verify diffusion temperature uniformity\n4. **Oxide investigation**: Check oxide charge at ring\n5. **Validation**: Achieve BVdss uniformity spec\n\n## Prevention Measures\n\n- Add ring zone BVdss to power device monitoring\n- Track JTE dose uniformity\n- Include ring devices in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-2309 at 55-70mm radius. MEMS ring. 16% yield loss. Membrane resonance ring. 14 wafers affected.\n\nProcess Context: MEMS process. Ring zone membrane resonance 8% off target. Poly-Si stress ring. Deposition temp: 620C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poly-Si stress ring affecting MEMS membrane resonance\n- 8% resonance shift from ring zone stress variation\n- Deposition temperature ring creating stress gradient\n- Membrane behavior affected by ring stress state\n\n**Contributing Factors**:\n- CVD temperature ring at 620C\n- Gas flow pattern at ring zone\n- Subsequent anneal not compensating ring stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer poly stress\n2. **Temperature optimization**: Improve CVD ring temperature\n3. **Anneal consideration**: Add stress relief anneal if needed\n4. **Resonance correlation**: Map stress to resonance shift\n5. **Validation**: Achieve resonance uniformity spec\n\n## Prevention Measures\n\n- Add ring zone resonance to MEMS monitoring\n- Track poly stress uniformity\n- Include ring membranes in resonance testing\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-3410 with clear center at 35-50mm radius. LED ring. 13% yield loss. Emission wavelength ring. 11 wafers showing donut.\n\nProcess Context: LED/optoelectronics. Ring zone wavelength 3nm red-shifted. QW thickness ring. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: QW thickness ring variation causing wavelength shift\n- 3nm red-shift from thicker QW at ring zone\n- MOCVD growth rate ring from gas flow\n- LED binning affected by ring wavelength\n\n**Contributing Factors**:\n- Susceptor rotation and flow dynamics at ring\n- Temperature ring during QW growth\n- Precursor delivery ring variation\n\n## Corrective Actions\n\n1. **QW mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery at ring\n3. **Temperature verification**: Check ring zone temperature\n4. **Recipe tuning**: Adjust for ring zone uniformity\n5. **Validation**: Achieve wavelength uniformity spec\n\n## Prevention Measures\n\n- Add ring zone wavelength to LED monitoring\n- Track QW thickness uniformity\n- Include ring LEDs in binning analysis\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4521 at 45-60mm radius. GaN ring. 22% yield loss. 2DEG density ring. 19 wafers with donut.\n\nProcess Context: GaN on Si process. Ring zone 2DEG 12% lower. AlGaN barrier ring thickness variation. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AlGaN barrier ring thickness reducing 2DEG density\n- 12% lower 2DEG from barrier ring variation\n- MOCVD Al delivery creating ring pattern\n- HEMT performance affected at ring zone\n\n**Contributing Factors**:\n- Al precursor flow ring pattern\n- Temperature ring affecting Al incorporation\n- Susceptor condition at ring zone\n\n## Corrective Actions\n\n1. **Barrier mapping**: Full wafer AlGaN thickness\n2. **Al flow optimization**: Improve Al delivery uniformity\n3. **Temperature check**: Verify ring zone temperature\n4. **Hall measurement**: Correlate 2DEG to barrier thickness\n5. **Validation**: Achieve 2DEG uniformity spec\n\n## Prevention Measures\n\n- Add ring zone 2DEG to GaN monitoring\n- Track barrier thickness uniformity\n- Include ring devices in RF characterization\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 50-65mm radius. SiC ring. 17% yield loss. On-resistance ring. 14 wafers affected.\n\nProcess Context: SiC power device. Ring zone Ron 20% higher. Epitaxy doping ring. Drift region affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: SiC epitaxy doping ring variation affecting Ron\n- 20% higher Ron from lower doping at ring\n- Drift region doping critical for power device\n- MOCVD doping delivery ring pattern\n\n**Contributing Factors**:\n- N-type dopant delivery ring\n- Temperature affecting doping incorporation\n- Growth rate ring variation\n\n## Corrective Actions\n\n1. **Doping mapping**: Full wafer CV profiling\n2. **Flow optimization**: Improve dopant delivery at ring\n3. **Temperature verification**: Check ring zone temperature\n4. **Growth rate check**: Verify uniform growth at ring\n5. **Validation**: Achieve Ron uniformity spec\n\n## Prevention Measures\n\n- Add ring zone Ron to SiC monitoring\n- Track doping uniformity\n- Include ring devices in power characterization\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-6743 at 40-55mm radius. Photonics ring. 15% yield loss. Waveguide loss ring. 13 wafers showing donut.\n\nProcess Context: Silicon photonics. Ring zone propagation loss 0.5dB/cm higher. Si waveguide ring. Etch sidewall at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Waveguide sidewall roughness ring increasing propagation loss\n- 0.5dB/cm higher loss from ring zone roughness\n- Etch process creating sidewall ring pattern\n- Photonics sensitive to surface roughness variation\n\n**Contributing Factors**:\n- Plasma etch ring uniformity\n- Mask pattern at ring contributing\n- Passivation ring affecting sidewall\n\n## Corrective Actions\n\n1. **Roughness mapping**: AFM ring zone sidewall\n2. **Etch optimization**: Improve ring zone etch smoothness\n3. **Litho verification**: Check ring zone pattern quality\n4. **Loss correlation**: Map roughness to loss\n5. **Validation**: Achieve loss uniformity spec\n\n## Prevention Measures\n\n- Add ring zone loss to photonics monitoring\n- Track sidewall roughness uniformity\n- Include ring waveguides in optical testing\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-7854 with clear center at 55-70mm radius. 3D NAND ring. 24% yield loss. Cell Vt ring. 20 wafers with donut.\n\nProcess Context: 3D NAND 128L. Ring zone cell Vt shifted 200mV. Multi-layer stack ring. ALD/CVD ring effect amplified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multi-layer ALD/CVD ring effect amplified in 3D stack\n- 200mV Vt shift from cumulative ring variation\n- 128 layers amplifying ring non-uniformity\n- Cell performance affected at ring zone\n\n**Contributing Factors**:\n- Individual layer ring contribution\n- Cumulative effect through stack height\n- Thermal budget ring during processing\n\n## Corrective Actions\n\n1. **Layer audit**: Identify dominant ring contributors\n2. **ALD optimization**: Improve critical layer ring uniformity\n3. **CVD adjustment**: Reduce CVD ring contribution\n4. **Vt correlation**: Map layer thickness to Vt shift\n5. **Validation**: Achieve Vt uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution per layer\n- Monitor cumulative ring effect\n- Include ring cells in 3D NAND testing\n\n**Severity**: Critical\n**Yield Impact**: 24%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8965 at 35-55mm radius. DRAM ring. 19% yield loss. Refresh time ring. 16 wafers affected.\n\nProcess Context: Advanced DRAM. Ring zone retention time 30% shorter. Capacitor dielectric ring. High-k film affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Capacitor dielectric ring variation affecting retention\n- 30% shorter retention from ring zone dielectric variation\n- High-k ALD ring thickness or quality issue\n- Leakage current elevated at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Crystallization at ring zone different\n- Interface quality at ring affected\n\n## Corrective Actions\n\n1. **Dielectric mapping**: Ring zone high-k thickness and quality\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Anneal verification**: Check crystallization uniformity\n4. **Leakage analysis**: Measure ring zone capacitor leakage\n5. **Validation**: Achieve retention uniformity spec\n\n## Prevention Measures\n\n- Add ring zone retention to DRAM monitoring\n- Track dielectric uniformity\n- Include ring cells in refresh testing\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 with clear center at 45-60mm radius. Advanced packaging ring. 16% yield loss. RDL resistance ring. 14 wafers showing donut.\n\nProcess Context: Fan-out WLP. Ring zone RDL Rs 15% higher. Cu plating ring. Line width: 5um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu plating ring creating RDL resistance variation\n- 15% higher Rs from ring zone plating thickness\n- Current distribution ring at fine line density\n- Packaging performance affected at ring zone\n\n**Contributing Factors**:\n- Anode current distribution ring\n- Seed layer thickness at ring\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Current mapping**: Verify current distribution at ring\n2. **Plating optimization**: Improve ring zone uniformity\n3. **Seed verification**: Check seed layer at ring\n4. **Flow improvement**: Enhance ring zone electrolyte delivery\n5. **Validation**: Achieve Rs uniformity spec\n\n## Prevention Measures\n\n- Add ring zone RDL Rs to monitoring\n- Track plating uniformity vs pattern density\n- Include ring interconnects in electrical testing\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-0187 at 50-65mm radius. Micro-bump ring. 18% yield loss. Bump height ring. 15 wafers with donut.\n\nProcess Context: 2.5D/3D IC micro-bump. Ring zone bump 15% shorter. High-density array plating ring. Target: 10um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-density bump array creating plating ring deficiency\n- Ring zone bumps 15% shorter from current distribution\n- Dense array affecting ring zone current delivery\n- Joint reliability at risk from short bumps\n\n**Contributing Factors**:\n- Pattern-dependent current distribution\n- Electrolyte mass transport at ring\n- Seed layer ring variation\n\n## Corrective Actions\n\n1. **Current optimization**: Adjust for ring zone bump density\n2. **Pattern compensation**: Consider current thieving for ring\n3. **Flow improvement**: Enhance ring zone electrolyte\n4. **Height mapping**: Full wafer bump height\n5. **Validation**: Achieve bump height uniformity spec\n\n## Prevention Measures\n\n- Add ring zone bump height to monitoring\n- Track plating vs pattern density\n- Include ring bumps in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-1298 with clear center at 40-55mm radius. Automotive IC ring. 20% yield loss. Leakage ring. 17 wafers affected.\n\nProcess Context: Automotive 40nm. Ring zone Ioff 2x higher. Gate related leakage ring. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gate process ring creating leakage signature\n- Ring zone Ioff 2x higher from gate ring variation\n- Critical for automotive leakage specification\n- Gate oxide or poly ring contributing\n\n**Contributing Factors**:\n- Gate oxide thickness ring\n- Poly grain size ring\n- Implant ring variation\n\n## Corrective Actions\n\n1. **Gate analysis**: Map gate process parameters at ring\n2. **Oxide verification**: Check gate oxide ring uniformity\n3. **Poly optimization**: Improve poly ring uniformity\n4. **Implant check**: Verify threshold implant at ring\n5. **Validation**: Achieve leakage spec at ring zone\n\n## Prevention Measures\n\n- Add ring zone Ioff to automotive monitoring\n- Track gate process ring contributors\n- Zero-defect focus on ring zone\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 55-70mm radius. Emerging memory ring. 14% yield loss. RRAM resistance ring. 12 wafers showing donut.\n\nProcess Context: RRAM neuromorphic. Ring zone HRS/LRS ratio reduced 30%. Switching layer ring. Metal oxide RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Switching layer ring variation affecting RRAM ratio\n- 30% reduced HRS/LRS ratio from ring zone variation\n- Metal oxide ALD ring thickness or composition\n- Memory window reduced at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Top electrode ring variation\n- Forming condition ring sensitivity\n\n## Corrective Actions\n\n1. **Film mapping**: Ring zone switching layer analysis\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Electrode verification**: Check top electrode at ring\n4. **Forming analysis**: Verify forming uniformity\n5. **Validation**: Achieve memory ratio uniformity\n\n## Prevention Measures\n\n- Add ring zone memory ratio to monitoring\n- Track switching layer uniformity\n- Include ring cells in RRAM testing\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-3410 with clear center at 35-50mm radius. Quantum device ring. 11% yield loss. Qubit coherence ring. 9 wafers affected.\n\nProcess Context: Quantum technology. Ring zone T2 coherence 20% shorter. Al/AlOx Josephson junction ring. MBE/ALD process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Josephson junction ring variation affecting qubit coherence\n- 20% shorter T2 from ring zone junction variation\n- Al film or AlOx tunnel barrier ring\n- Quantum properties sensitive to junction uniformity\n\n**Contributing Factors**:\n- Al deposition ring from MBE/sputter\n- AlOx barrier ring thickness\n- Interface quality at ring zone\n\n## Corrective Actions\n\n1. **Junction mapping**: Ring zone junction analysis\n2. **Al optimization**: Improve ring zone deposition\n3. **Barrier verification**: Check AlOx uniformity at ring\n4. **Coherence correlation**: Map junction to T2\n5. **Validation**: Achieve coherence uniformity\n\n## Prevention Measures\n\n- Add ring zone coherence to quantum monitoring\n- Track junction uniformity\n- Include ring qubits in coherence testing\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-4521 at 45-60mm radius. Biomedical IC ring. 13% yield loss. Electrode impedance ring. 11 wafers with donut.\n\nProcess Context: Biomedical neural interface. Ring zone electrode impedance 25% higher. Pt electrode ring. Sputtering process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pt electrode ring thickness affecting impedance\n- 25% higher impedance from ring zone Pt variation\n- Sputtering process creating ring deposition pattern\n- Neural signal quality affected at ring zone\n\n**Contributing Factors**:\n- Target erosion ring pattern\n- Temperature ring during deposition\n- Film microstructure at ring\n\n## Corrective Actions\n\n1. **Electrode mapping**: Full wafer Pt thickness and morphology\n2. **Target inspection**: Check for ring erosion pattern\n3. **Temperature verification**: Check ring zone temperature\n4. **Process optimization**: Improve ring zone deposition\n5. **Validation**: Achieve impedance uniformity spec\n\n## Prevention Measures\n\n- Add ring zone electrode impedance to monitoring\n- Track Pt thickness uniformity\n- Include ring electrodes in biomedical testing\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632 with clear center at 50-65mm radius. He backside cooling ring. 17% yield loss. Thermal damage ring. 14 wafers affected.\n\nProcess Context: ETCH-AMAT-11 high power etch. Recipe: HAR_ETCH_V2. Ring zone wafer temp exceeded 150C. He cooling ring deficiency. RF power: 3000W.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: He backside cooling ring zone deficiency\n- Ring zone exceeded 150C thermal limit\n- He cooling not reaching ring zone effectively\n- Thermal damage at ring from high-power etch\n\n**Contributing Factors**:\n- ESC He channel geometry at ring\n- He flow distribution non-uniform\n- High RF power amplifying ring thermal issue\n\n## Corrective Actions\n\n1. **ESC inspection**: Check He channel condition at ring zone\n2. **He flow optimization**: Improve ring zone cooling\n3. **Temperature monitoring**: Add ring zone temperature sensor\n4. **Power consideration**: Reduce RF power if needed\n5. **Validation**: Achieve temperature <120C at ring zone\n\n## Prevention Measures\n\n- Add ring zone temperature to FDC monitoring\n- Track He flow distribution\n- Set temperature interlock for ring zone\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 40-55mm radius. Chamber seasoning ring. 15% yield loss. Particle ring pattern. 13 wafers showing donut.\n\nProcess Context: CVD-AMAT-07 after wet clean. Recipe: TEOS_ILD_V2. Seasoning film ring instability. Chamber opened for wet clean 24 hours ago. Seasoning: 8 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone seasoning film instability after wet clean\n- Wet clean removed seasoning unevenly at ring zone\n- 8 wafer seasoning insufficient for ring zone stabilization\n- Particle generation from ring zone flaking\n\n**Contributing Factors**:\n- Wet clean reaching ring zone more aggressively\n- Seasoning film adhesion weaker at ring\n- Chamber geometry creating ring clean/seasoning pattern\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 15 additional seasoning wafers\n2. **Chamber inspection**: Check ring zone seasoning condition\n3. **Particle monitoring**: Run particle wafer for ring zone\n4. **Wet clean optimization**: Adjust for more uniform clean\n5. **Validation**: Verify no ring zone particles\n\n## Prevention Measures\n\n- Increase post-wet-clean seasoning to 20 wafers\n- Add ring zone particle check to wet clean procedure\n- Track seasoning stability at ring zone\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-7854 with clear center at 55-70mm radius. Clamp ring wear. 12% yield loss. Contact damage ring. 10 wafers affected.\n\nProcess Context: ETCH-LAM-18 with mechanical clamping. Recipe: OXIDE_ETCH_V3. Clamp ring inner edge worn. Contact marks visible at ring zone. Clamp at 2,500 wafer cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring inner edge wear creating contact damage\n- Clamp ring at 2,500 cycles showing inner edge wear\n- Worn edge creating inconsistent contact at ring zone\n- Contact marks causing defects at ring radius\n\n**Contributing Factors**:\n- Clamp ring material wear at contact zone\n- Wafer edge interaction with worn clamp\n- Debris accumulation from clamp wear\n\n## Corrective Actions\n\n1. **Clamp inspection**: Examine clamp ring wear pattern\n2. **Clamp replacement**: Replace worn clamp ring P/N 715-4521\n3. **Chamber cleaning**: Remove wear debris from chamber\n4. **Contact verification**: Check new clamp contact uniformity\n5. **Validation**: Verify no contact marks at ring zone\n\n## Prevention Measures\n\n- Replace clamp ring at 2,000 wafer cycles\n- Inspect clamp ring at each PM\n- Track contact defects vs clamp cycles\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-8965 at 35-50mm radius. Focus ring erosion. 19% yield loss. Plasma damage ring. 16 wafers with donut.\n\nProcess Context: ETCH-AMAT-12 dielectric etch. Recipe: SIO2_VIA_V4. Focus ring erosion creating plasma concentration ring. Focus ring at 4,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring erosion creating plasma concentration at ring zone\n- Focus ring at 4,800 RF-hours (approaching 5,000 limit) heavily eroded\n- Erosion profile concentrating plasma at ring zone\n- Plasma damage from ion bombardment at ring\n\n**Contributing Factors**:\n- Focus ring material erosion pattern\n- Plasma sheath distortion at eroded region\n- RF coupling affected by focus ring condition\n\n## Corrective Actions\n\n1. **Focus ring inspection**: Document erosion profile\n2. **Focus ring replacement**: Replace P/N 715-3321\n3. **Plasma verification**: Check plasma uniformity after replacement\n4. **Chamber conditioning**: Run seasoning wafers\n5. **Validation**: Verify no ring zone plasma damage\n\n## Prevention Measures\n\n- Replace focus ring at 4,000 RF-hours (proactive)\n- Visual focus ring inspection at PM\n- Track erosion depth vs RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-9076 with clear center at 45-60mm radius. Gas distribution ring. 14% yield loss. Etch rate ring. 12 wafers affected.\n\nProcess Context: ETCH-TEL-04 poly etch. Recipe: POLY_SPACER_V2. Gas distribution ring pattern. Showerhead hole pattern creating ring delivery. Chamber at 2,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead hole pattern creating gas distribution ring\n- Hole arrangement creating ring zone delivery pattern\n- Etch rate variation following gas distribution\n- Ring zone gas concentration higher or lower than optimal\n\n**Contributing Factors**:\n- Showerhead design creating ring flow pattern\n- Some ring zone holes degraded at 2,800 RF-hours\n- Chamber geometry amplifying ring pattern\n\n## Corrective Actions\n\n1. **Flow mapping**: Measure gas distribution across wafer\n2. **Showerhead inspection**: Check ring zone hole condition\n3. **Showerhead clean/replace**: Clean or replace P/N 623-2891\n4. **Recipe tuning**: Adjust gas flows for uniformity\n5. **Validation**: Achieve <5% etch rate variation\n\n## Prevention Measures\n\n- Periodic gas distribution mapping\n- Track ring zone etch rate\n- Consider showerhead with different hole pattern\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 at 50-65mm radius. Pump ring effect. 16% yield loss. Pressure ring pattern. 14 wafers showing donut.\n\nProcess Context: ETCH-LAM-19 low-pressure etch. Recipe: OXIDE_HAR_V2. Pressure: 5mT. Ring zone pressure micro-variation. Pump port location creating ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pump port location creating pressure ring pattern\n- Pumping asymmetry creating ring zone pressure variation\n- Low-pressure process sensitive to small pressure differences\n- Etch rate following pressure ring pattern\n\n**Contributing Factors**:\n- Single pump port creating flow asymmetry\n- Chamber geometry and pump location\n- Gas conductance variation across chamber\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution if possible\n2. **Flow optimization**: Adjust gas inlet for uniform pressure\n3. **Baffle consideration**: Add gas distribution baffle\n4. **Process verification**: Map etch rate to pressure pattern\n5. **Validation**: Achieve uniform etch rate across radius\n\n## Prevention Measures\n\n- Consider chamber redesign for symmetric pumping\n- Track ring zone etch rate sensitivity\n- Optimize gas flow for pump location compensation\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298 with clear center at 40-55mm radius. ESC clamping ring. 11% yield loss. Backside damage ring. 9 wafers affected.\n\nProcess Context: ETCH-AMAT-13 with ESC clamping. Recipe: NITRIDE_ETCH_V3. ESC clamping force creating ring stress. Clamping voltage: 2kV.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC clamping force non-uniformity at ring zone\n- 2kV clamping creating ring zone stress\n- ESC electrode pattern creating ring force concentration\n- Backside damage from ring zone stress\n\n**Contributing Factors**:\n- ESC electrode geometry at ring zone\n- Dielectric layer condition at ring\n- Wafer backside interaction with ESC ring\n\n## Corrective Actions\n\n1. **ESC inspection**: Check ESC surface at ring zone\n2. **Clamp verification**: Measure clamping force uniformity\n3. **Voltage optimization**: Reduce clamping voltage if possible\n4. **ESC conditioning**: Clean or recondition ESC surface\n5. **Validation**: Verify no backside damage at ring zone\n\n## Prevention Measures\n\n- Monitor backside damage at ring zone\n- Track ESC surface condition\n- Optimize clamping voltage for uniform force\n\n**Severity**: Major\n**Yield Impact**: 11%"
  }
]
