Week 1 Design Log

State: I am not stuck with anything, don't need help right now.

Plan:

To implement convolution controller in System Verilog and synthesize the module.  
To create an interface with Scratchpad and Systolic Array to verify convolution controller works together.  

Sep: Implementing in System Verilog  
Oct: Debugging  
Nov: Interfacing with Scratchpad and Systolic Array  
Dec: Writing report
