
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_6_11_2 (LogicCell40) [clk] -> lcout: 0.640 ns
     0.640 ns net_11499 (sram_test.state[1])
        odrv_6_11_11499_13747 (Odrv4) I -> O: 0.372 ns
        t493 (LocalMux) I -> O: 0.330 ns
        inmux_7_11_15765_15796 (InMux) I -> O: 0.260 ns
        lc40_7_11_1 (LogicCell40) in1 -> lcout: 0.400 ns
     2.001 ns net_13607 ($abc$2357$n240)
        t603 (LocalMux) I -> O: 0.330 ns
        inmux_7_10_15634_15698 (InMux) I -> O: 0.260 ns
        t196 (CascadeMux) I -> O: 0.000 ns
        lc40_7_10_5 (LogicCell40) in2 -> lcout: 0.379 ns
     2.969 ns net_13488 ($abc$2357$n346)
        odrv_7_10_13488_13615 (Odrv12) I -> O: 0.540 ns
        t592 (Span12Mux_v12) I -> O: 0.540 ns
        t591 (LocalMux) I -> O: 0.330 ns
        t590 (IoInMux) I -> O: 0.260 ns
        t589 (ICE_GB) USERSIGNALTOGLOBALBUFFER -> GLOBALBUFFEROUTPUT: 0.617 ns
        t588 (gio2CtrlBuf) I -> O: 0.000 ns
        t587 (GlobalMux) I -> O: 0.154 ns
        t586 (INTERCONN) I -> O: 0.000 ns
        t585 (LocalMux) I -> O: 0.330 ns
        inmux_7_11_15760_15791 (InMux) I -> O: 0.260 ns
        t198 (CascadeMux) I -> O: 0.000 ns
        lc40_7_11_0 (LogicCell40) in2 -> lcout: 0.379 ns
     6.377 ns net_13606 ($abc$2357$n58)
        odrv_7_11_13606_13748 (Odrv4) I -> O: 0.372 ns
        t621 (Span4Mux_v4) I -> O: 0.372 ns
        t620 (LocalMux) I -> O: 0.330 ns
        inmux_6_11_13649_13726 (CEMux) I -> O: 0.603 ns
     8.053 ns net_13726 ($abc$2357$n58)
        lc40_6_11_4 (LogicCell40) ce [setup]: 0.000 ns
     8.053 ns net_11501 (sram_test.state[2])

Resolvable net names on path:
     0.640 ns ..  1.601 ns sram_test.state[1]
     2.001 ns ..  2.590 ns $abc$2357$n240
     2.969 ns ..  2.969 ns $abc$2357$n346
     5.998 ns ..  5.998 ns $abc$2357$n346$2
     6.377 ns ..  8.053 ns $abc$2357$n58
                  lcout -> sram_test.state[2]

Total number of logic levels: 4
Total path delay: 8.05 ns (124.17 MHz)

