

================================================================
== Vivado HLS Report for 'Sobel_Loop_1_proc374'
================================================================
* Date:           Wed May 23 18:09:52 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  308641|    5|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    4|  308640|  4 ~ 643 |          -|          -| 1 ~ 480 |    no    |
        | + Loop 1.1  |    1|     640|         2|          1|          1| 1 ~ 640 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    161|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|     142|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     142|    293|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_21_i_i_fu_201_p2              |     *    |      1|  0|  12|          20|          20|
    |i_fu_195_p2                       |     +    |      0|  0|  38|           1|          31|
    |j_fu_219_p2                       |     +    |      0|  0|  38|           1|          31|
    |p_sum1_i_i_fu_225_p2              |     +    |      0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |tmp_i_i_36_fu_214_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_190_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 161|         112|         172|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |i_i_i_reg_156                   |   9|          2|   31|         62|
    |j_i_i_reg_167                   |   9|          2|   31|         62|
    |p_dst_matx_cols_read_out_blk_n  |   9|          2|    1|          2|
    |p_dst_matx_rows_read_out_blk_n  |   9|          2|    1|          2|
    |p_dst_maty_cols_read_out_blk_n  |   9|          2|    1|          2|
    |p_src_V_V_blk_n                 |   9|          2|    1|          2|
    |p_src_mat_cols_read_out_blk_n   |   9|          2|    1|          2|
    |p_src_mat_rows_read_out_blk_n   |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 132|         28|   72|        148|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_i_i_reg_156            |  31|   0|   31|          0|
    |i_reg_254                |  31|   0|   31|          0|
    |j_i_i_reg_167            |  31|   0|   31|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_21_i_i_reg_259       |  20|   0|   20|          0|
    |tmp_i_i_36_reg_264       |   1|   0|    1|          0|
    |tmp_reg_245              |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 142|   0|  142|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|start_out                        | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|start_write                      | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|p_src_mat_rows_read              |  in |   32|   ap_none  |    p_src_mat_rows_read   |    scalar    |
|p_src_mat_cols_read              |  in |   32|   ap_none  |    p_src_mat_cols_read   |    scalar    |
|p_src_mat_data_V_address0        | out |   19|  ap_memory |     p_src_mat_data_V     |     array    |
|p_src_mat_data_V_ce0             | out |    1|  ap_memory |     p_src_mat_data_V     |     array    |
|p_src_mat_data_V_q0              |  in |    8|  ap_memory |     p_src_mat_data_V     |     array    |
|p_src_V_V_din                    | out |    8|   ap_fifo  |         p_src_V_V        |    pointer   |
|p_src_V_V_full_n                 |  in |    1|   ap_fifo  |         p_src_V_V        |    pointer   |
|p_src_V_V_write                  | out |    1|   ap_fifo  |         p_src_V_V        |    pointer   |
|p_dst_matx_rows_read             |  in |   32|   ap_none  |   p_dst_matx_rows_read   |    scalar    |
|p_dst_matx_cols_read             |  in |   32|   ap_none  |   p_dst_matx_cols_read   |    scalar    |
|p_dst_maty_cols_read             |  in |   32|   ap_none  |   p_dst_maty_cols_read   |    scalar    |
|p_src_mat_rows_read_out_din      | out |   32|   ap_fifo  |  p_src_mat_rows_read_out |    pointer   |
|p_src_mat_rows_read_out_full_n   |  in |    1|   ap_fifo  |  p_src_mat_rows_read_out |    pointer   |
|p_src_mat_rows_read_out_write    | out |    1|   ap_fifo  |  p_src_mat_rows_read_out |    pointer   |
|p_src_mat_cols_read_out_din      | out |   32|   ap_fifo  |  p_src_mat_cols_read_out |    pointer   |
|p_src_mat_cols_read_out_full_n   |  in |    1|   ap_fifo  |  p_src_mat_cols_read_out |    pointer   |
|p_src_mat_cols_read_out_write    | out |    1|   ap_fifo  |  p_src_mat_cols_read_out |    pointer   |
|p_dst_matx_rows_read_out_din     | out |   32|   ap_fifo  | p_dst_matx_rows_read_out |    pointer   |
|p_dst_matx_rows_read_out_full_n  |  in |    1|   ap_fifo  | p_dst_matx_rows_read_out |    pointer   |
|p_dst_matx_rows_read_out_write   | out |    1|   ap_fifo  | p_dst_matx_rows_read_out |    pointer   |
|p_dst_matx_cols_read_out_din     | out |   32|   ap_fifo  | p_dst_matx_cols_read_out |    pointer   |
|p_dst_matx_cols_read_out_full_n  |  in |    1|   ap_fifo  | p_dst_matx_cols_read_out |    pointer   |
|p_dst_matx_cols_read_out_write   | out |    1|   ap_fifo  | p_dst_matx_cols_read_out |    pointer   |
|p_dst_maty_cols_read_out_din     | out |   32|   ap_fifo  | p_dst_maty_cols_read_out |    pointer   |
|p_dst_maty_cols_read_out_full_n  |  in |    1|   ap_fifo  | p_dst_maty_cols_read_out |    pointer   |
|p_dst_maty_cols_read_out_write   | out |    1|   ap_fifo  | p_dst_maty_cols_read_out |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

