{
  "Top": "krnl_idct",
  "RtlTop": "krnl_idct",
  "RtlPrefix": "",
  "RtlSubPrefix": "krnl_idct_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "block": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<512> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "block_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "block_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "q": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<512> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "q_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "q_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "voutp": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "voutp_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "voutp_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ignore_dc": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "ignore_dc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "blocks": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "blocks",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -default_slave_interface=s_axilite",
      "config_interface -m_axi_addr64=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -kernel_profile=1",
      "config_rtl -m_axi_conservative_mode=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=krnl_idct",
      "config_dataflow -strict_mode=warning",
      "config_debug -enable=1"
    ],
    "DirectiveTcl": ["set_directive_top krnl_idct -name krnl_idct"],
    "ProfileOption": "1",
    "ProfileType": "stall",
    "KernelName": "krnl_idct"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "2145"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "krnl_idct",
    "Version": "1.0",
    "DisplayName": "Krnl_idct",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_krnl_idct_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/centos\/workspace\/lab_optimization\/src\/krnl_idct.cpp"],
    "Vhdl": [
      "impl\/vhdl\/krnl_idct_am_addmul_24s_24s_13ns_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_am_addmul_27s_27s_12ns_27_4_1.vhd",
      "impl\/vhdl\/krnl_idct_ama_addmuladd_24s_24s_11ns_4ns_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_ama_addmuladd_24s_24s_12ns_4ns_30_4_1.vhd",
      "impl\/vhdl\/krnl_idct_control_s_axi.vhd",
      "impl\/vhdl\/krnl_idct_execute.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w31_d2_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/krnl_idct_fifo_w512_d512_A.vhd",
      "impl\/vhdl\/krnl_idct_gmem0_m_axi.vhd",
      "impl\/vhdl\/krnl_idct_gmem1_m_axi.vhd",
      "impl\/vhdl\/krnl_idct_gmem2_m_axi.vhd",
      "impl\/vhdl\/krnl_idct_krnl_idct_dataflow.vhd",
      "impl\/vhdl\/krnl_idct_krnl_idct_dataflow_Block_split25_proc.vhd",
      "impl\/vhdl\/krnl_idct_krnl_idct_dataflow_entry6.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_11s_24s_32ns_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_12ns_24s_30s_30_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_12ns_27s_27s_27_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_13ns_24s_32s_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_13s_24s_30s_30_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_13s_24s_32ns_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_13s_24s_32s_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mac_muladd_13s_27s_27s_27_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_9ns_31s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_9ns_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_11ns_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_11s_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_12ns_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_13ns_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_13s_32s_32_2_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_mul_16ns_16s_21_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_mul_16ns_16s_32_4_1.vhd",
      "impl\/vhdl\/krnl_idct_mul_mul_16s_16s_16_4_1.vhd",
      "impl\/vhdl\/krnl_idct_read_blocks_ap_int_512_s.vhd",
      "impl\/vhdl\/krnl_idct_read_blocks_ap_uint_512_s.vhd",
      "impl\/vhdl\/krnl_idct_start_for_krnl_idct_dataflow_Block_split25_proc_U0.vhd",
      "impl\/vhdl\/krnl_idct_start_for_write_blocks_U0.vhd",
      "impl\/vhdl\/krnl_idct_write_blocks.vhd",
      "impl\/vhdl\/krnl_idct.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/krnl_idct_am_addmul_24s_24s_13ns_32_4_1.v",
      "impl\/verilog\/krnl_idct_am_addmul_27s_27s_12ns_27_4_1.v",
      "impl\/verilog\/krnl_idct_ama_addmuladd_24s_24s_11ns_4ns_32_4_1.v",
      "impl\/verilog\/krnl_idct_ama_addmuladd_24s_24s_12ns_4ns_30_4_1.v",
      "impl\/verilog\/krnl_idct_control_s_axi.v",
      "impl\/verilog\/krnl_idct_execute.v",
      "impl\/verilog\/krnl_idct_fifo_w1_d2_S.v",
      "impl\/verilog\/krnl_idct_fifo_w31_d2_S.v",
      "impl\/verilog\/krnl_idct_fifo_w32_d2_S.v",
      "impl\/verilog\/krnl_idct_fifo_w32_d3_S.v",
      "impl\/verilog\/krnl_idct_fifo_w64_d2_S.v",
      "impl\/verilog\/krnl_idct_fifo_w64_d4_S.v",
      "impl\/verilog\/krnl_idct_fifo_w512_d2_S.v",
      "impl\/verilog\/krnl_idct_fifo_w512_d512_A.v",
      "impl\/verilog\/krnl_idct_gmem0_m_axi.v",
      "impl\/verilog\/krnl_idct_gmem1_m_axi.v",
      "impl\/verilog\/krnl_idct_gmem2_m_axi.v",
      "impl\/verilog\/krnl_idct_krnl_idct_dataflow.v",
      "impl\/verilog\/krnl_idct_krnl_idct_dataflow_Block_split25_proc.v",
      "impl\/verilog\/krnl_idct_krnl_idct_dataflow_entry6.v",
      "impl\/verilog\/krnl_idct_mac_muladd_11s_24s_32ns_32_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_12ns_24s_30s_30_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_12ns_27s_27s_27_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_13ns_24s_32s_32_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_13s_24s_30s_30_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_13s_24s_32ns_32_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_13s_24s_32s_32_4_1.v",
      "impl\/verilog\/krnl_idct_mac_muladd_13s_27s_27s_27_4_1.v",
      "impl\/verilog\/krnl_idct_mul_9ns_31s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_9ns_32s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_11ns_32s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_11s_32s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_12ns_32s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_13ns_32s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_13s_32s_32_2_1.v",
      "impl\/verilog\/krnl_idct_mul_mul_16ns_16s_21_4_1.v",
      "impl\/verilog\/krnl_idct_mul_mul_16ns_16s_32_4_1.v",
      "impl\/verilog\/krnl_idct_mul_mul_16s_16s_16_4_1.v",
      "impl\/verilog\/krnl_idct_read_blocks_ap_int_512_s.v",
      "impl\/verilog\/krnl_idct_read_blocks_ap_uint_512_s.v",
      "impl\/verilog\/krnl_idct_start_for_krnl_idct_dataflow_Block_split25_proc_U0.v",
      "impl\/verilog\/krnl_idct_start_for_write_blocks_U0.v",
      "impl\/verilog\/krnl_idct_write_blocks.v",
      "impl\/verilog\/krnl_idct.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/krnl_idct_v1_0\/data\/krnl_idct.mdd",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/data\/krnl_idct.tcl",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/src\/xkrnl_idct.c",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/src\/xkrnl_idct.h",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/src\/xkrnl_idct_hw.h",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/src\/xkrnl_idct_linux.c",
      "impl\/misc\/drivers\/krnl_idct_v1_0\/src\/xkrnl_idct_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/krnl_idct.design.xml",
    "DebugDir": ".debug",
    "DebugXrf": [
      "\/home\/centos\/workspace\/lab_optimization\/Emulation-HW\/binary_container_1.build\/krnl_idct\/krnl_idct\/krnl_idct\/solution\/.debug\/read_blocks_ap_uint_512_s.xrf",
      "\/home\/centos\/workspace\/lab_optimization\/Emulation-HW\/binary_container_1.build\/krnl_idct\/krnl_idct\/krnl_idct\/solution\/.debug\/read_blocks_ap_int_512_s.xrf",
      "\/home\/centos\/workspace\/lab_optimization\/Emulation-HW\/binary_container_1.build\/krnl_idct\/krnl_idct\/krnl_idct\/solution\/.debug\/execute.xrf",
      "\/home\/centos\/workspace\/lab_optimization\/Emulation-HW\/binary_container_1.build\/krnl_idct\/krnl_idct\/krnl_idct\/solution\/.debug\/write_blocks.xrf",
      "\/home\/centos\/workspace\/lab_optimization\/Emulation-HW\/binary_container_1.build\/krnl_idct\/krnl_idct\/krnl_idct\/solution\/.debug\/krnl_idct.xrf"
    ],
    "ProtoInst": ["\/home\/centos\/workspace\/lab_optimization\/Emulation-HW\/binary_container_1.build\/krnl_idct\/krnl_idct\/krnl_idct\/solution\/.debug\/krnl_idct.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "event_done": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "ports": ["event_done"]
    },
    "event_start": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "ports": ["event_start"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "block_r_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of block_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "block_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of block_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "block_r_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of block_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "block_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of block_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "q_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of q"
            }]
        },
        {
          "offset": "0x20",
          "name": "q_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of q",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "q",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of q"
            }]
        },
        {
          "offset": "0x28",
          "name": "voutp_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of voutp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voutp",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of voutp"
            }]
        },
        {
          "offset": "0x2c",
          "name": "voutp_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of voutp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "voutp",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of voutp"
            }]
        },
        {
          "offset": "0x34",
          "name": "ignore_dc",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of ignore_dc",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ignore_dc",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ignore_dc"
            }]
        },
        {
          "offset": "0x3c",
          "name": "blocks",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of blocks",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "blocks",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of blocks"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "event_done": {
      "dir": "out",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "event_start": {
      "dir": "out",
      "width": "1"
    },
    "stall_start_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_ext": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_str": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_start_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stall_done_int": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "krnl_idct",
      "Instances": [{
          "ModuleName": "krnl_idct_dataflow",
          "InstanceName": "grp_krnl_idct_dataflow_fu_92",
          "Instances": [
            {
              "ModuleName": "execute",
              "InstanceName": "execute_U0"
            },
            {
              "ModuleName": "write_blocks",
              "InstanceName": "write_blocks_U0"
            },
            {
              "ModuleName": "read_blocks_ap_int_512_s",
              "InstanceName": "read_blocks_ap_int_512_U0"
            },
            {
              "ModuleName": "read_blocks_ap_uint_512_s",
              "InstanceName": "read_blocks_ap_uint_512_U0"
            },
            {
              "ModuleName": "krnl_idct_dataflow_Block_split25_proc",
              "InstanceName": "krnl_idct_dataflow_Block_split25_proc_U0"
            },
            {
              "ModuleName": "krnl_idct_dataflow_entry6",
              "InstanceName": "krnl_idct_dataflow_entry6_U0"
            }
          ]
        }]
    },
    "Info": {
      "krnl_idct_dataflow_entry6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_blocks_ap_uint_512_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_blocks_ap_int_512_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl_idct_dataflow_Block_split25_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "execute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_blocks": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl_idct_dataflow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "krnl_idct": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "krnl_idct_dataflow_entry6": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.458"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "82",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_blocks_ap_uint_512_s": {
        "Latency": {
          "LatencyBest": "75",
          "LatencyAvg": "75",
          "LatencyWorst": "75",
          "PipelineII": "75",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "loop_rd_blocks",
            "TripCount": "2",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "651",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "441",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_blocks_ap_int_512_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1061",
          "LatencyWorst": "2121",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2121",
          "PipelineII": "1 ~ 2121",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "loop_rd_blocks",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "712",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "511",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "krnl_idct_dataflow_Block_split25_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.317"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "execute": {
        "Latency": {
          "LatencyBest": "2071",
          "LatencyAvg": "2071",
          "LatencyWorst": "2071",
          "PipelineII": "2071",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.392"
        },
        "Loops": [{
            "Name": "loop_execute",
            "TripCount": "1024",
            "Latency": "2069",
            "PipelineII": "2",
            "PipelineDepth": "24"
          }],
        "Area": {
          "DSP": "338",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "4",
          "FF": "34420",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "26011",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "write_blocks": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1060",
          "LatencyWorst": "2119",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2119",
          "PipelineII": "1 ~ 2119",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "loop_wr_blocks",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "711",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "516",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "krnl_idct_dataflow": {
        "Latency": {
          "LatencyBest": "2144",
          "LatencyAvg": "2144",
          "LatencyWorst": "2214",
          "PipelineIIMin": "2072",
          "PipelineIIMax": "2122",
          "PipelineII": "2072 ~ 2122",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.392"
        },
        "Area": {
          "BRAM_18K": "30",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "338",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "4",
          "FF": "37722",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "28444",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "krnl_idct": {
        "Latency": {
          "LatencyBest": "2145",
          "LatencyAvg": "2145",
          "LatencyWorst": "2215",
          "PipelineIIMin": "2146",
          "PipelineIIMax": "2216",
          "PipelineII": "2146 ~ 2216",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.392"
        },
        "Area": {
          "BRAM_18K": "120",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "2",
          "DSP": "338",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "4",
          "FF": "42493",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "33850",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-14 21:11:06 UTC",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
