#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 29 21:47:11 2019
# Process ID: 5651
# Current directory: /home/gsaied/Desktop/verilog_rtl/conv10/part1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/conv10/part1/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/conv10/part1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/conv10/part1
# cd $dirt
# read_verilog -sv [ glob *.sv ] 
# synth_design -top rom_array_layer_1 -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Command: synth_design -top rom_array_layer_1 -part xc7vx690t -keep_equivalent_registers -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5657 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1427.457 ; gain = 72.000 ; free physical = 5950 ; free virtual = 8815
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rom_array_layer_1' [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:114]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:117]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:120]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:123]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:126]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:129]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:132]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:135]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:138]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:141]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:144]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:147]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:150]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:153]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:156]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:159]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:162]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:165]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:168]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:171]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:174]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:177]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:180]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:183]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:186]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:189]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:192]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:195]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:198]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:201]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:204]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:207]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:210]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:213]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:216]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:219]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:222]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:225]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:228]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:231]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:234]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:237]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:240]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:243]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:246]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:249]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:252]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:255]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:258]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:261]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:264]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:267]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:270]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:273]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:276]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:279]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:282]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:285]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:288]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:291]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:294]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:297]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:300]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:303]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:306]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:309]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:312]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_1.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1550]
INFO: [Synth 8-3876] $readmem data file 'file_2.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1551]
INFO: [Synth 8-3876] $readmem data file 'file_3.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1552]
INFO: [Synth 8-3876] $readmem data file 'file_4.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1553]
INFO: [Synth 8-3876] $readmem data file 'file_5.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1554]
INFO: [Synth 8-3876] $readmem data file 'file_6.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1555]
INFO: [Synth 8-3876] $readmem data file 'file_7.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1556]
INFO: [Synth 8-3876] $readmem data file 'file_8.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1557]
INFO: [Synth 8-3876] $readmem data file 'file_9.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1558]
INFO: [Synth 8-3876] $readmem data file 'file_10.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1559]
INFO: [Synth 8-3876] $readmem data file 'file_11.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1560]
INFO: [Synth 8-3876] $readmem data file 'file_12.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1561]
INFO: [Synth 8-3876] $readmem data file 'file_13.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1562]
INFO: [Synth 8-3876] $readmem data file 'file_14.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1563]
INFO: [Synth 8-3876] $readmem data file 'file_15.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1564]
INFO: [Synth 8-3876] $readmem data file 'file_16.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1565]
INFO: [Synth 8-3876] $readmem data file 'file_17.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1566]
INFO: [Synth 8-3876] $readmem data file 'file_18.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1567]
INFO: [Synth 8-3876] $readmem data file 'file_19.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1568]
INFO: [Synth 8-3876] $readmem data file 'file_20.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1569]
INFO: [Synth 8-3876] $readmem data file 'file_21.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1570]
INFO: [Synth 8-3876] $readmem data file 'file_22.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1571]
INFO: [Synth 8-3876] $readmem data file 'file_23.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1572]
INFO: [Synth 8-3876] $readmem data file 'file_24.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1573]
INFO: [Synth 8-3876] $readmem data file 'file_25.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1574]
INFO: [Synth 8-3876] $readmem data file 'file_26.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1575]
INFO: [Synth 8-3876] $readmem data file 'file_27.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1576]
INFO: [Synth 8-3876] $readmem data file 'file_28.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1577]
INFO: [Synth 8-3876] $readmem data file 'file_29.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1578]
INFO: [Synth 8-3876] $readmem data file 'file_30.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1579]
INFO: [Synth 8-3876] $readmem data file 'file_31.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1580]
INFO: [Synth 8-3876] $readmem data file 'file_32.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1581]
INFO: [Synth 8-3876] $readmem data file 'file_33.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1582]
INFO: [Synth 8-3876] $readmem data file 'file_34.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1583]
INFO: [Synth 8-3876] $readmem data file 'file_35.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1584]
INFO: [Synth 8-3876] $readmem data file 'file_36.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1585]
INFO: [Synth 8-3876] $readmem data file 'file_37.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1586]
INFO: [Synth 8-3876] $readmem data file 'file_38.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1587]
INFO: [Synth 8-3876] $readmem data file 'file_39.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1588]
INFO: [Synth 8-3876] $readmem data file 'file_40.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1589]
INFO: [Synth 8-3876] $readmem data file 'file_41.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1590]
INFO: [Synth 8-3876] $readmem data file 'file_42.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1591]
INFO: [Synth 8-3876] $readmem data file 'file_43.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1592]
INFO: [Synth 8-3876] $readmem data file 'file_44.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1593]
INFO: [Synth 8-3876] $readmem data file 'file_45.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1594]
INFO: [Synth 8-3876] $readmem data file 'file_46.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1595]
INFO: [Synth 8-3876] $readmem data file 'file_47.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1596]
INFO: [Synth 8-3876] $readmem data file 'file_48.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1597]
INFO: [Synth 8-3876] $readmem data file 'file_49.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1598]
INFO: [Synth 8-3876] $readmem data file 'file_50.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1599]
INFO: [Synth 8-3876] $readmem data file 'file_51.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1600]
INFO: [Synth 8-3876] $readmem data file 'file_52.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1601]
INFO: [Synth 8-3876] $readmem data file 'file_53.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1602]
INFO: [Synth 8-3876] $readmem data file 'file_54.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1603]
INFO: [Synth 8-3876] $readmem data file 'file_55.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1604]
INFO: [Synth 8-3876] $readmem data file 'file_56.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1605]
INFO: [Synth 8-3876] $readmem data file 'file_57.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1606]
INFO: [Synth 8-3876] $readmem data file 'file_58.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1607]
INFO: [Synth 8-3876] $readmem data file 'file_59.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1608]
INFO: [Synth 8-3876] $readmem data file 'file_60.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1609]
INFO: [Synth 8-3876] $readmem data file 'file_61.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1610]
INFO: [Synth 8-3876] $readmem data file 'file_62.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1611]
INFO: [Synth 8-3876] $readmem data file 'file_63.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1612]
INFO: [Synth 8-3876] $readmem data file 'file_64.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1613]
INFO: [Synth 8-3876] $readmem data file 'file_65.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1614]
INFO: [Synth 8-3876] $readmem data file 'file_66.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1615]
INFO: [Synth 8-3876] $readmem data file 'file_67.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1616]
INFO: [Synth 8-3876] $readmem data file 'file_68.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1617]
INFO: [Synth 8-3876] $readmem data file 'file_69.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1618]
INFO: [Synth 8-3876] $readmem data file 'file_70.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1619]
INFO: [Synth 8-3876] $readmem data file 'file_71.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1620]
INFO: [Synth 8-3876] $readmem data file 'file_72.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1621]
INFO: [Synth 8-3876] $readmem data file 'file_73.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1622]
INFO: [Synth 8-3876] $readmem data file 'file_74.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1623]
INFO: [Synth 8-3876] $readmem data file 'file_75.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1624]
INFO: [Synth 8-3876] $readmem data file 'file_76.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1625]
INFO: [Synth 8-3876] $readmem data file 'file_77.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1626]
INFO: [Synth 8-3876] $readmem data file 'file_78.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1627]
INFO: [Synth 8-3876] $readmem data file 'file_79.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1628]
INFO: [Synth 8-3876] $readmem data file 'file_80.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1629]
INFO: [Synth 8-3876] $readmem data file 'file_81.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1630]
INFO: [Synth 8-3876] $readmem data file 'file_82.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1631]
INFO: [Synth 8-3876] $readmem data file 'file_83.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1632]
INFO: [Synth 8-3876] $readmem data file 'file_84.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1633]
INFO: [Synth 8-3876] $readmem data file 'file_85.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1634]
INFO: [Synth 8-3876] $readmem data file 'file_86.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1635]
INFO: [Synth 8-3876] $readmem data file 'file_87.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1636]
INFO: [Synth 8-3876] $readmem data file 'file_88.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1637]
INFO: [Synth 8-3876] $readmem data file 'file_89.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1638]
INFO: [Synth 8-3876] $readmem data file 'file_90.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1639]
INFO: [Synth 8-3876] $readmem data file 'file_91.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1640]
INFO: [Synth 8-3876] $readmem data file 'file_92.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1641]
INFO: [Synth 8-3876] $readmem data file 'file_93.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1642]
INFO: [Synth 8-3876] $readmem data file 'file_94.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1643]
INFO: [Synth 8-3876] $readmem data file 'file_95.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1644]
INFO: [Synth 8-3876] $readmem data file 'file_96.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1645]
INFO: [Synth 8-3876] $readmem data file 'file_97.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1646]
INFO: [Synth 8-3876] $readmem data file 'file_98.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1647]
INFO: [Synth 8-3876] $readmem data file 'file_99.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1648]
INFO: [Synth 8-3876] $readmem data file 'file_100.mem' is read successfully [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:1649]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_array_layer_1' (1#1) [/home/gsaied/Desktop/verilog_rtl/conv10/part1/rom.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1792.207 ; gain = 436.750 ; free physical = 5687 ; free virtual = 8563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.207 ; gain = 436.750 ; free physical = 5717 ; free virtual = 8592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1800.211 ; gain = 444.754 ; free physical = 5716 ; free virtual = 8592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 2365.836 ; gain = 1010.379 ; free physical = 5206 ; free virtual = 8082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |rom_array_layer_1__GB0  |           1|     31744|
|2     |rom_array_layer_1__GB1  |           1|      8432|
|3     |rom_array_layer_1__GB2  |           1|     10416|
|4     |rom_array_layer_1__GB3  |           1|     12896|
|5     |rom_array_layer_1__GB4  |           1|     31744|
|6     |rom_array_layer_1__GB5  |           1|      8432|
|7     |rom_array_layer_1__GB6  |           1|     10416|
|8     |rom_array_layer_1__GB7  |           1|     12896|
|9     |rom_array_layer_1__GB8  |           1|     31744|
|10    |rom_array_layer_1__GB9  |           1|      8432|
|11    |rom_array_layer_1__GB10 |           1|     10416|
|12    |rom_array_layer_1__GB11 |           1|     12896|
|13    |rom_array_layer_1__GB12 |           1|     31744|
|14    |rom_array_layer_1__GB13 |           1|      8432|
|15    |rom_array_layer_1__GB14 |           1|     10416|
|16    |rom_array_layer_1__GB15 |           1|     12896|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:00:54 ; elapsed = 01:17:25 . Memory (MB): peak = 2862.223 ; gain = 1506.766 ; free physical = 3495 ; free virtual = 4567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
|rom_array_layer_1 | p_0_out    | 1024x16       | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |rom_array_layer_1__GB0  |           1|     87477|
|2     |rom_array_layer_1__GB1  |           1|     23163|
|3     |rom_array_layer_1__GB2  |           1|     28684|
|4     |rom_array_layer_1__GB3  |           1|     35401|
|5     |rom_array_layer_1__GB4  |           1|     86440|
|6     |rom_array_layer_1__GB5  |           1|     22911|
|7     |rom_array_layer_1__GB6  |           1|     28347|
|8     |rom_array_layer_1__GB7  |           1|     35562|
|9     |rom_array_layer_1__GB8  |           1|     87355|
|10    |rom_array_layer_1__GB9  |           1|     23062|
|11    |rom_array_layer_1__GB10 |           1|     28474|
|12    |rom_array_layer_1__GB11 |           1|     35240|
|13    |rom_array_layer_1__GB12 |           1|     86975|
|14    |rom_array_layer_1__GB13 |           1|     23265|
|15    |rom_array_layer_1__GB14 |           1|     28654|
|16    |rom_array_layer_1__GB15 |           1|     35393|
+------+------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 01:01:12 ; elapsed = 01:17:44 . Memory (MB): peak = 2862.223 ; gain = 1506.766 ; free physical = 3481 ; free virtual = 4564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |rom_array_layer_1__GB0  |           1|     87477|
|2     |rom_array_layer_1__GB1  |           1|     23163|
|3     |rom_array_layer_1__GB2  |           1|     28684|
|4     |rom_array_layer_1__GB3  |           1|     35401|
|5     |rom_array_layer_1__GB4  |           1|     86440|
|6     |rom_array_layer_1__GB5  |           1|     22911|
|7     |rom_array_layer_1__GB6  |           1|     28347|
|8     |rom_array_layer_1__GB7  |           1|     35562|
|9     |rom_array_layer_1__GB8  |           1|     87355|
|10    |rom_array_layer_1__GB9  |           1|     23062|
|11    |rom_array_layer_1__GB10 |           1|     28474|
|12    |rom_array_layer_1__GB11 |           1|     35240|
|13    |rom_array_layer_1__GB12 |           1|     86975|
|14    |rom_array_layer_1__GB13 |           1|     23265|
|15    |rom_array_layer_1__GB14 |           1|     28654|
|16    |rom_array_layer_1__GB15 |           1|     35393|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 01:01:43 ; elapsed = 01:18:37 . Memory (MB): peak = 2870.227 ; gain = 1514.770 ; free physical = 3864 ; free virtual = 4971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |rom_array_layer_1__GB0  |           1|     20564|
|2     |rom_array_layer_1__GB1  |           1|      5490|
|3     |rom_array_layer_1__GB2  |           1|      6837|
|4     |rom_array_layer_1__GB3  |           1|      8132|
|5     |rom_array_layer_1__GB4  |           1|     20370|
|6     |rom_array_layer_1__GB5  |           1|      5471|
|7     |rom_array_layer_1__GB6  |           1|      6649|
|8     |rom_array_layer_1__GB7  |           1|      8365|
|9     |rom_array_layer_1__GB8  |           1|     20587|
|10    |rom_array_layer_1__GB9  |           1|      5417|
|11    |rom_array_layer_1__GB10 |           1|      6668|
|12    |rom_array_layer_1__GB11 |           1|      8370|
|13    |rom_array_layer_1__GB12 |           1|     20442|
|14    |rom_array_layer_1__GB13 |           1|      5350|
|15    |rom_array_layer_1__GB14 |           1|      6788|
|16    |rom_array_layer_1__GB15 |           1|      8028|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 01:01:54 ; elapsed = 01:18:49 . Memory (MB): peak = 2908.242 ; gain = 1552.785 ; free physical = 3775 ; free virtual = 4965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 01:01:55 ; elapsed = 01:18:50 . Memory (MB): peak = 2908.242 ; gain = 1552.785 ; free physical = 3769 ; free virtual = 4966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:02:31 ; elapsed = 01:19:27 . Memory (MB): peak = 2908.242 ; gain = 1552.785 ; free physical = 3776 ; free virtual = 4967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |   249|
|2     |LUT3  |   220|
|3     |LUT4  |   186|
|4     |LUT5  |  1312|
|5     |LUT6  | 96207|
|6     |MUXF7 | 43606|
|7     |MUXF8 | 21748|
|8     |IBUF  |    10|
|9     |OBUF  |  8192|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 171730|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 01:02:31 ; elapsed = 01:19:27 . Memory (MB): peak = 2908.242 ; gain = 1552.785 ; free physical = 3765 ; free virtual = 4967
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 01:02:32 ; elapsed = 01:19:33 . Memory (MB): peak = 2912.152 ; gain = 1556.695 ; free physical = 6716 ; free virtual = 8049
Synthesis Optimization Complete : Time (s): cpu = 01:02:32 ; elapsed = 01:19:33 . Memory (MB): peak = 2912.152 ; gain = 1556.695 ; free physical = 6725 ; free virtual = 8049
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rom_array_layer_1' is not ideal for floorplanning, since the cellview 'rom_array_layer_1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2924.250 ; gain = 0.000 ; free physical = 6390 ; free virtual = 7800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
214 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:03:01 ; elapsed = 01:20:05 . Memory (MB): peak = 2924.250 ; gain = 1576.797 ; free physical = 6498 ; free virtual = 7926
# report_design_analysis -file $dirt/design.rpt
report_design_analysis: Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 3117.457 ; gain = 193.207 ; free physical = 5617 ; free virtual = 7096
# report_utilization -file $dirt/utiliziation.rpt
# report_timing -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
cd ../../new_mac/
vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi mac.v 
WARNING: [Common 17-259] Unknown Tcl command 'vi mac.v' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/new_mac
# cd $dirt
# read_verilog  mac.v 
# synth_design -top mac -part xc7vx690t -max_dsp 0
Command: synth_design -top mac -part xc7vx690t -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6931 
WARNING: [Synth 8-2490] overwriting previous definition of module mac [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3142.457 ; gain = 24.996 ; free physical = 4034 ; free virtual = 6283
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3172.707 ; gain = 55.246 ; free physical = 4022 ; free virtual = 6291
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3172.707 ; gain = 55.246 ; free physical = 4021 ; free virtual = 6290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3172.707 ; gain = 55.246 ; free physical = 4021 ; free virtual = 6290
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.270 ; gain = 0.000 ; free physical = 3941 ; free virtual = 6210
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.270 ; gain = 0.000 ; free physical = 3941 ; free virtual = 6210
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3309.270 ; gain = 2.000 ; free physical = 3939 ; free virtual = 6209
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 4026 ; free virtual = 6279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 4026 ; free virtual = 6279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 4017 ; free virtual = 6279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 4008 ; free virtual = 6279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3992 ; free virtual = 6265
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 1, Available = 0. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3940 ; free virtual = 6214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3940 ; free virtual = 6213
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |     4|
|4     |LUT2   |   136|
|5     |LUT3   |    25|
|6     |LUT4   |    34|
|7     |LUT5   |    29|
|8     |LUT6   |   164|
|9     |FDRE   |    32|
|10    |IBUF   |    35|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   542|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.270 ; gain = 191.809 ; free physical = 3935 ; free virtual = 6209
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3309.270 ; gain = 55.246 ; free physical = 3984 ; free virtual = 6259
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.277 ; gain = 191.809 ; free physical = 3984 ; free virtual = 6259
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.277 ; gain = 0.000 ; free physical = 4334 ; free virtual = 6609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.277 ; gain = 191.820 ; free physical = 4378 ; free virtual = 6653
# report_timing -max_paths 50 -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
/home/gsaied/Desktop/verilog_rtl/new_mac/utiliziation.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi mac.v 
WARNING: [Common 17-259] Unknown Tcl command 'vi mac.v' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/new_mac
# cd $dirt
# read_verilog  mac.v 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top mac -part xc7vx690t -max_dsp 1
Command: synth_design -top mac -part xc7vx690t -max_dsp 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6992 
WARNING: [Synth 8-2490] overwriting previous definition of module mac [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3309.277 ; gain = 0.000 ; free physical = 4303 ; free virtual = 6562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.277 ; gain = 0.000 ; free physical = 4299 ; free virtual = 6567
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.277 ; gain = 0.000 ; free physical = 4299 ; free virtual = 6567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.277 ; gain = 0.000 ; free physical = 4299 ; free virtual = 6567
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3317.273 ; gain = 0.000 ; free physical = 4225 ; free virtual = 6492
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.273 ; gain = 0.000 ; free physical = 4225 ; free virtual = 6492
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.273 ; gain = 0.000 ; free physical = 4225 ; free virtual = 6492
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4297 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4297 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4290 ; free virtual = 6557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4281 ; free virtual = 6557
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4272 ; free virtual = 6548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4234 ; free virtual = 6493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4225 ; free virtual = 6493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |LUT2    |     1|
|4     |IBUF    |    35|
|5     |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    70|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.273 ; gain = 7.996 ; free physical = 4216 ; free virtual = 6492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3317.273 ; gain = 0.000 ; free physical = 4263 ; free virtual = 6539
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3317.281 ; gain = 7.996 ; free physical = 4263 ; free virtual = 6539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.281 ; gain = 0.000 ; free physical = 4332 ; free virtual = 6608
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3317.281 ; gain = 8.004 ; free physical = 4370 ; free virtual = 6645
# report_timing -max_paths 50 -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
/home/gsaied/Desktop/verilog_rtl/new_mac/utiliziation.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/new_mac
# cd $dirt
# read_verilog  mac.v 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top mac -part xc7vx690t -max_dsp 0
Command: synth_design -top mac -part xc7vx690t -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7064 
WARNING: [Synth 8-2490] overwriting previous definition of module mac [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3317.281 ; gain = 0.000 ; free physical = 4325 ; free virtual = 6585
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.281 ; gain = 0.000 ; free physical = 4318 ; free virtual = 6587
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.281 ; gain = 0.000 ; free physical = 4319 ; free virtual = 6587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3317.281 ; gain = 0.000 ; free physical = 4319 ; free virtual = 6587
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3325.277 ; gain = 0.000 ; free physical = 4244 ; free virtual = 6512
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3325.277 ; gain = 0.000 ; free physical = 4244 ; free virtual = 6512
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3325.277 ; gain = 0.000 ; free physical = 4244 ; free virtual = 6512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4321 ; free virtual = 6581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4321 ; free virtual = 6581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4313 ; free virtual = 6581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4305 ; free virtual = 6581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4296 ; free virtual = 6572
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 1, Available = 0. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4247 ; free virtual = 6523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4247 ; free virtual = 6523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    50|
|3     |LUT1   |     4|
|4     |LUT2   |   136|
|5     |LUT3   |    25|
|6     |LUT4   |    34|
|7     |LUT5   |    29|
|8     |LUT6   |   164|
|9     |FDRE   |    32|
|10    |IBUF   |    35|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   542|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3325.277 ; gain = 7.996 ; free physical = 4244 ; free virtual = 6520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3325.277 ; gain = 0.000 ; free physical = 4292 ; free virtual = 6568
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3325.285 ; gain = 7.996 ; free physical = 4292 ; free virtual = 6568
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3325.285 ; gain = 0.000 ; free physical = 4329 ; free virtual = 6605
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3325.285 ; gain = 8.004 ; free physical = 4372 ; free virtual = 6648
# report_timing -max_paths 50 -file $dirt/timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
# report_design_analysis -file $dirt/design.rpt
# report_utilization -file $dirt/utiliziation.rpt
/home/gsaied/Desktop/verilog_rtl/new_mac/utiliziation.rpt
start_gui 
synth_design -rtl -top mac
Command: synth_design -rtl -top mac
Starting synth_design
Using part: xc7vx485tffg1157-1
WARNING: [Synth 8-2490] overwriting previous definition of module mac [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8276.320 ; gain = 6.977 ; free physical = 3595 ; free virtual = 6098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/verilog_rtl/new_mac/mac.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8276.320 ; gain = 6.977 ; free physical = 3599 ; free virtual = 6103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8276.320 ; gain = 6.977 ; free physical = 3599 ; free virtual = 6102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 8276.320 ; gain = 6.977 ; free physical = 3599 ; free virtual = 6102
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8355.336 ; gain = 0.000 ; free physical = 3228 ; free virtual = 5814
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8441.219 ; gain = 171.875 ; free physical = 3109 ; free virtual = 5698
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 8441.219 ; gain = 171.902 ; free physical = 3109 ; free virtual = 5698
elab_constrs_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 02:09:50 2019...
