0.6
2018.2
Jun 14 2018
20:41:02
D:/Vivado Lab projects/clock_divider/clock_divider.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Vivado Lab projects/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v,1740623428,verilog,,,,Clock_divider,,,,,,,,
