<div id="pfed" class="pf w0 h0" data-page-no="ed"><div class="pc pced w0 h0"><img class="bi x0 ya5 w2 hb" alt="" src="bged.png"/><div class="t m0 x9 hc ya6 ff1 fs6 fc0 sc0 ls0 ws0">Chapter 14</div><div class="t m0 x9 hc ya7 ff1 fs6 fc0 sc0 ls0 ws0">Power Management Controller (PMC)</div><div class="t m0 x9 hd ya8 ff1 fs7 fc0 sc0 ls0 ws22c">14.1 Introduction</div><div class="t m0 x10e h8 yf1c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya35 ff3 fs5 fc0 sc0 ls0 ws0">For the chip-specific implementation details of this module&apos;s</div><div class="t m0 x3e hf ya36 ff3 fs5 fc0 sc0 ls0 ws0">instances see the chip configuration information.</div><div class="t m0 x9 hf y132d ff3 fs5 fc0 sc0 ls0 ws0">The power management controller (PMC) contains the internal voltage regulator, power</div><div class="t m0 x9 hf y132e ff3 fs5 fc0 sc0 ls0 ws0">on reset (POR), and low voltage detect system.</div><div class="t m0 x9 hd y150a ff1 fs7 fc0 sc0 ls0 ws22c">14.2 Features</div><div class="t m0 x9 hf y150b ff3 fs5 fc0 sc0 ls0 ws0">The PMC features include:</div><div class="t m0 x33 hf y150c ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Internal voltage regulator</div><div class="t m0 x33 hf y150d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Active POR providing brown-out detect</div><div class="t m0 x33 hf y150e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Low-voltage detect supporting two low-voltage trip points with four warning levels</div><div class="t m0 x117 hf y150f ff3 fs5 fc0 sc0 ls0 ws0">per trip point</div><div class="t m0 x9 hd y1510 ff1 fs7 fc0 sc0 ls0 ws0">14.3<span class="_ _b"> </span>Low-voltage detect (LVD) system</div><div class="t m0 x9 hf y1511 ff3 fs5 fc0 sc0 ls0 ws0">This device includes a system to guard against low-voltage conditions. This protects</div><div class="t m0 x9 hf y1512 ff3 fs5 fc0 sc0 ls0 ws0">memory contents and controls MCU system states during supply voltage variations. The</div><div class="t m0 x9 hf y1513 ff3 fs5 fc0 sc0 ls0 ws0">system is comprised of a power-on reset (POR) circuit and a LVD circuit with a user-</div><div class="t m0 x9 hf y1514 ff3 fs5 fc0 sc0 ls0 ws0">selectable trip voltage: high (V<span class="fs8 ws198 vc">LVDH</span>) or low (V<span class="fs8 ws198 vc">LVDL</span>). The trip voltage is selected by the</div><div class="t m0 x9 hf y1515 ff3 fs5 fc0 sc0 ls0 ws0">LVDSC1[LVDV] bits. The LVD is disabled upon entering VLPx, LLS, and VLLSx</div><div class="t m0 x9 hf y1516 ff3 fs5 fc0 sc0 ls0">modes.</div><div class="t m0 x9 hf yc96 ff3 fs5 fc0 sc0 ls0 ws0">Two flags are available to indicate the status of the low-voltage detect system:</div><div class="t m0 x8 h6 ybc ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ybd ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>237</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
