<stg><name>read_and_gen_2x2</name>


<trans_list>

<trans id="299" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="60" op_0_bw="64">
<![CDATA[
entry:0 %alpha_sum_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="60" op_0_bw="64">
<![CDATA[
entry:1 %beta_sum_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="60" op_0_bw="64">
<![CDATA[
entry:2 %gamma_sum_tmp0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="60" op_0_bw="64">
<![CDATA[
entry:3 %alpha_sum_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="60" op_0_bw="64">
<![CDATA[
entry:4 %beta_sum_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="60" op_0_bw="64">
<![CDATA[
entry:5 %gamma_sum_tmp1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="60" op_0_bw="64">
<![CDATA[
entry:6 %alpha_sum_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp2_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="60" op_0_bw="64">
<![CDATA[
entry:7 %beta_sum_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="60" op_0_bw="64">
<![CDATA[
entry:8 %gamma_sum_tmp2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp2_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_873, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_974, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1075, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %col_j, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %col_i, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:14 %col_i_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %col_i

]]></Node>
<StgValue><ssdm name="col_i_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:15 %col_j_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %col_j

]]></Node>
<StgValue><ssdm name="col_j_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_1075, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_974, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %sine_reconstructor_16_873, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:19 %br_ln581 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i:0 %t = phi i5 %add_ln581, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i, i5 0, void %entry

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i:1 %add_ln581 = add i5 %t, i5 1

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i:2 %zext_ln581 = zext i5 %t

]]></Node>
<StgValue><ssdm name="zext_ln581"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i:3 %icmp_ln581 = icmp_eq  i5 %t, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i:5 %br_ln581 = br i1 %icmp_ln581, void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i, void

]]></Node>
<StgValue><ssdm name="br_ln581"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:0 %specloopname_ln581 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln581"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:1 %this_14_0_addr = getelementptr i60 %this_14_0, i64 0, i64 %zext_ln581

]]></Node>
<StgValue><ssdm name="this_14_0_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:2 %store_ln588 = store i60 0, i4 %this_14_0_addr

]]></Node>
<StgValue><ssdm name="store_ln588"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:3 %this_15_0_addr = getelementptr i60 %this_15_0, i64 0, i64 %zext_ln581

]]></Node>
<StgValue><ssdm name="this_15_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:4 %store_ln589 = store i60 0, i4 %this_15_0_addr

]]></Node>
<StgValue><ssdm name="store_ln589"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:5 %this_16_0_addr = getelementptr i60 %this_16_0, i64 0, i64 %zext_ln581

]]></Node>
<StgValue><ssdm name="this_16_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:6 %store_ln590 = store i60 0, i4 %this_16_0_addr

]]></Node>
<StgValue><ssdm name="store_ln590"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:7 %this_17_addr = getelementptr i60 %this_17, i64 0, i64 %zext_ln581

]]></Node>
<StgValue><ssdm name="this_17_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:8 %store_ln593 = store i60 0, i4 %this_17_addr

]]></Node>
<StgValue><ssdm name="store_ln593"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:9 %this_18_addr = getelementptr i60 %this_18, i64 0, i64 %zext_ln581

]]></Node>
<StgValue><ssdm name="this_18_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:10 %store_ln594 = store i60 0, i4 %this_18_addr

]]></Node>
<StgValue><ssdm name="store_ln594"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:11 %this_19_addr = getelementptr i60 %this_19, i64 0, i64 %zext_ln581

]]></Node>
<StgValue><ssdm name="this_19_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="60" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:12 %store_ln595 = store i60 0, i4 %this_19_addr

]]></Node>
<StgValue><ssdm name="store_ln595"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.split.i:13 %br_ln0 = br void %_ZN8ap_fixedILi60ELi21EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit723.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2">
<![CDATA[
:0 %col_i_load_cast = zext i2 %col_i_read

]]></Node>
<StgValue><ssdm name="col_i_load_cast"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="2">
<![CDATA[
:1 %zext_ln599_1 = zext i2 %col_j_read

]]></Node>
<StgValue><ssdm name="zext_ln599_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln581" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln599 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:0 %k = phi i7 %add_ln599, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i, i7 0, void

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:1 %add_ln599 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln599"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:2 %zext_ln599 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln599"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:3 %zext_ln610 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln610"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:4 %trunc_ln610 = trunc i7 %k

]]></Node>
<StgValue><ssdm name="trunc_ln610"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:5 %tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln610, i2 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:6 %sub_ln610 = sub i8 %tmp_cast, i8 %zext_ln610

]]></Node>
<StgValue><ssdm name="sub_ln610"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:7 %add_ln610 = add i8 %sub_ln610, i8 %col_i_load_cast

]]></Node>
<StgValue><ssdm name="add_ln610"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:8 %zext_ln610_1 = zext i8 %add_ln610

]]></Node>
<StgValue><ssdm name="zext_ln610_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:9 %matA_0_addr = getelementptr i60 %matA_0, i64 0, i64 %zext_ln610_1

]]></Node>
<StgValue><ssdm name="matA_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:10 %add_ln611 = add i8 %sub_ln610, i8 %zext_ln599_1

]]></Node>
<StgValue><ssdm name="add_ln611"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:11 %zext_ln611 = zext i8 %add_ln611

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:12 %matA_0_addr_2 = getelementptr i60 %matA_0, i64 0, i64 %zext_ln611

]]></Node>
<StgValue><ssdm name="matA_0_addr_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:13 %icmp_ln599 = icmp_eq  i7 %k, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln599"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i:14 %br_ln599 = br i1 %icmp_ln599, void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln599"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:2 %empty = trunc i7 %k

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:4 %Aki_V = load i8 %matA_0_addr

]]></Node>
<StgValue><ssdm name="Aki_V"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:5 %Akj_V = load i8 %matA_0_addr_2

]]></Node>
<StgValue><ssdm name="Akj_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln599" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i.preheader:0 %br_ln623 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i

]]></Node>
<StgValue><ssdm name="br_ln623"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:3 %idxprom5625_i = zext i4 %empty

]]></Node>
<StgValue><ssdm name="idxprom5625_i"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:4 %Aki_V = load i8 %matA_0_addr

]]></Node>
<StgValue><ssdm name="Aki_V"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="60" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:5 %Akj_V = load i8 %matA_0_addr_2

]]></Node>
<StgValue><ssdm name="Akj_V"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:6 %A_i_0_addr = getelementptr i60 %A_i_0, i64 0, i64 %zext_ln599

]]></Node>
<StgValue><ssdm name="A_i_0_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="60" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:7 %store_ln612 = store i60 %Aki_V, i7 %A_i_0_addr

]]></Node>
<StgValue><ssdm name="store_ln612"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:8 %A_j_0_addr = getelementptr i60 %A_j_0, i64 0, i64 %zext_ln599

]]></Node>
<StgValue><ssdm name="A_j_0_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="60" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:9 %store_ln613 = store i60 %Akj_V, i7 %A_j_0_addr

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:10 %sext_ln1115 = sext i60 %Aki_V

]]></Node>
<StgValue><ssdm name="sext_ln1115"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:11 %r_V_23 = mul i99 %sext_ln1115, i99 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:12 %this_14_0_addr_1 = getelementptr i60 %this_14_0, i64 0, i64 %idxprom5625_i

]]></Node>
<StgValue><ssdm name="this_14_0_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:13 %lhs = load i4 %this_14_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:17 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_23, i32 38

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="99" op_0_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:21 %sext_ln1115_1 = sext i60 %Akj_V

]]></Node>
<StgValue><ssdm name="sext_ln1115_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:22 %r_V_27 = mul i99 %sext_ln1115_1, i99 %sext_ln1115_1

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:23 %this_15_0_addr_1 = getelementptr i60 %this_15_0, i64 0, i64 %idxprom5625_i

]]></Node>
<StgValue><ssdm name="this_15_0_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:24 %lhs_2 = load i4 %this_15_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:28 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_27, i32 38

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:32 %r_V_28 = mul i99 %sext_ln1115_1, i99 %sext_ln1115

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:33 %this_16_0_addr_1 = getelementptr i60 %this_16_0, i64 0, i64 %idxprom5625_i

]]></Node>
<StgValue><ssdm name="this_16_0_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:34 %lhs_4 = load i4 %this_16_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="99" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:38 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i99.i32, i99 %r_V_28, i32 38

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:0 %speclooptripcount_ln599 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln599"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:1 %specloopname_ln599 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln599"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:13 %lhs = load i4 %this_14_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:14 %lhs_1 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs, i39 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:15 %ret_V = add i99 %lhs_1, i99 %r_V_23

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:16 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:18 %zext_ln415 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:19 %add_ln415 = add i60 %trunc_ln, i60 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:20 %store_ln415 = store i60 %add_ln415, i4 %this_14_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:24 %lhs_2 = load i4 %this_15_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:25 %lhs_3 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs_2, i39 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:26 %ret_V_3 = add i99 %lhs_3, i99 %r_V_27

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:27 %trunc_ln708_3 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_3, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:29 %zext_ln415_3 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:30 %add_ln415_3 = add i60 %trunc_ln708_3, i60 %zext_ln415_3

]]></Node>
<StgValue><ssdm name="add_ln415_3"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:31 %store_ln415 = store i60 %add_ln415_3, i4 %this_15_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:34 %lhs_4 = load i4 %this_16_0_addr_1

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="99" op_0_bw="99" op_1_bw="60" op_2_bw="39">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:35 %lhs_5 = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i60.i39, i60 %lhs_4, i39 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="99" op_0_bw="99" op_1_bw="99">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:36 %ret_V_4 = add i99 %lhs_5, i99 %r_V_28

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="60" op_0_bw="60" op_1_bw="99" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:37 %trunc_ln708_4 = partselect i60 @_ssdm_op_PartSelect.i60.i99.i32.i32, i99 %ret_V_4, i32 39, i32 98

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="60" op_0_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:39 %zext_ln415_4 = zext i1 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:40 %add_ln415_4 = add i60 %trunc_ln708_4, i60 %zext_ln415_4

]]></Node>
<StgValue><ssdm name="add_ln415_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:41 %store_ln415 = store i60 %add_ln415_4, i4 %this_16_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.split.i:42 %br_ln0 = br void %_ZN13ap_fixed_baseILi121ELi43ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i609.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i:0 %idx_V = phi i5 %add_ln691, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i, i5 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i.preheader

]]></Node>
<StgValue><ssdm name="idx_V"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i:1 %add_ln691 = add i5 %idx_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i:2 %zext_ln623 = zext i5 %idx_V

]]></Node>
<StgValue><ssdm name="zext_ln623"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i:3 %icmp_ln623 = icmp_eq  i5 %idx_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln623"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i:5 %br_ln623 = br i1 %icmp_ln623, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln623"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:1 %this_17_addr_1 = getelementptr i60 %this_17, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="this_17_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:2 %this_17_load = load i4 %this_17_addr_1

]]></Node>
<StgValue><ssdm name="this_17_load"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:3 %this_14_0_addr_2 = getelementptr i60 %this_14_0, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="this_14_0_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:4 %this_14_0_load = load i4 %this_14_0_addr_2

]]></Node>
<StgValue><ssdm name="this_14_0_load"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:7 %this_18_addr_1 = getelementptr i60 %this_18, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="this_18_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:8 %this_18_load = load i4 %this_18_addr_1

]]></Node>
<StgValue><ssdm name="this_18_load"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:9 %this_15_0_addr_2 = getelementptr i60 %this_15_0, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="this_15_0_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:10 %this_15_0_load = load i4 %this_15_0_addr_2

]]></Node>
<StgValue><ssdm name="this_15_0_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:13 %this_19_addr_1 = getelementptr i60 %this_19, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="this_19_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:14 %this_19_load = load i4 %this_19_addr_1

]]></Node>
<StgValue><ssdm name="this_19_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:15 %this_16_0_addr_2 = getelementptr i60 %this_16_0, i64 0, i64 %zext_ln623

]]></Node>
<StgValue><ssdm name="this_16_0_addr_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:16 %this_16_0_load = load i4 %this_16_0_addr_2

]]></Node>
<StgValue><ssdm name="this_16_0_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i.preheader:0 %br_ln645 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i

]]></Node>
<StgValue><ssdm name="br_ln645"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:0 %specloopname_ln621 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50

]]></Node>
<StgValue><ssdm name="specloopname_ln621"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:2 %this_17_load = load i4 %this_17_addr_1

]]></Node>
<StgValue><ssdm name="this_17_load"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:4 %this_14_0_load = load i4 %this_14_0_addr_2

]]></Node>
<StgValue><ssdm name="this_14_0_load"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:5 %add_ln703 = add i60 %this_14_0_load, i60 %this_17_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:6 %store_ln703 = store i60 %add_ln703, i4 %this_17_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:8 %this_18_load = load i4 %this_18_addr_1

]]></Node>
<StgValue><ssdm name="this_18_load"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:10 %this_15_0_load = load i4 %this_15_0_addr_2

]]></Node>
<StgValue><ssdm name="this_15_0_load"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:11 %add_ln703_1 = add i60 %this_15_0_load, i60 %this_18_load

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:12 %store_ln703 = store i60 %add_ln703_1, i4 %this_18_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:14 %this_19_load = load i4 %this_19_addr_1

]]></Node>
<StgValue><ssdm name="this_19_load"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:16 %this_16_0_load = load i4 %this_16_0_addr_2

]]></Node>
<StgValue><ssdm name="this_16_0_load"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:17 %add_ln703_2 = add i60 %this_16_0_load, i60 %this_19_load

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="60" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:18 %store_ln703 = store i60 %add_ln703_2, i4 %this_19_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.split.i:19 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i486.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i:0 %k_2 = phi i4 %add_ln645, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i, i4 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i.preheader

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i:1 %add_ln645 = add i4 %k_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln645"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i:2 %zext_ln645 = zext i4 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln645"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i:3 %icmp_ln645 = icmp_eq  i4 %k_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln645"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i:5 %br_ln645 = br i1 %icmp_ln645, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln645"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:1 %shl_ln648 = shl i4 %k_2, i4 1

]]></Node>
<StgValue><ssdm name="shl_ln648"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:2 %zext_ln648 = zext i4 %shl_ln648

]]></Node>
<StgValue><ssdm name="zext_ln648"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:3 %or_ln648 = or i4 %shl_ln648, i4 1

]]></Node>
<StgValue><ssdm name="or_ln648"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:4 %zext_ln703 = zext i4 %or_ln648

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:5 %this_17_addr_2 = getelementptr i60 %this_17, i64 0, i64 %zext_ln648

]]></Node>
<StgValue><ssdm name="this_17_addr_2"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:6 %this_17_load_1 = load i4 %this_17_addr_2

]]></Node>
<StgValue><ssdm name="this_17_load_1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:7 %this_17_addr_3 = getelementptr i60 %this_17, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="this_17_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:8 %this_17_load_2 = load i4 %this_17_addr_3

]]></Node>
<StgValue><ssdm name="this_17_load_2"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:12 %this_18_addr_2 = getelementptr i60 %this_18, i64 0, i64 %zext_ln648

]]></Node>
<StgValue><ssdm name="this_18_addr_2"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:13 %this_18_load_1 = load i4 %this_18_addr_2

]]></Node>
<StgValue><ssdm name="this_18_load_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:14 %this_18_addr_3 = getelementptr i60 %this_18, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="this_18_addr_3"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:15 %this_18_load_2 = load i4 %this_18_addr_3

]]></Node>
<StgValue><ssdm name="this_18_load_2"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:19 %this_19_addr_2 = getelementptr i60 %this_19, i64 0, i64 %zext_ln648

]]></Node>
<StgValue><ssdm name="this_19_addr_2"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:20 %this_19_load_1 = load i4 %this_19_addr_2

]]></Node>
<StgValue><ssdm name="this_19_load_1"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:21 %this_19_addr_3 = getelementptr i60 %this_19, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="this_19_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:22 %this_19_load_2 = load i4 %this_19_addr_3

]]></Node>
<StgValue><ssdm name="this_19_load_2"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln645" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i.preheader:0 %br_ln657 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:0 %specloopname_ln645 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln645"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:6 %this_17_load_1 = load i4 %this_17_addr_2

]]></Node>
<StgValue><ssdm name="this_17_load_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:8 %this_17_load_2 = load i4 %this_17_addr_3

]]></Node>
<StgValue><ssdm name="this_17_load_2"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:9 %add_ln703_3 = add i60 %this_17_load_2, i60 %this_17_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:10 %alpha_sum_tmp0_V_addr = getelementptr i60 %alpha_sum_tmp0_V, i64 0, i64 %zext_ln645

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_addr"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="60" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:11 %store_ln648 = store i60 %add_ln703_3, i3 %alpha_sum_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln648"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:13 %this_18_load_1 = load i4 %this_18_addr_2

]]></Node>
<StgValue><ssdm name="this_18_load_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:15 %this_18_load_2 = load i4 %this_18_addr_3

]]></Node>
<StgValue><ssdm name="this_18_load_2"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:16 %add_ln703_4 = add i60 %this_18_load_2, i60 %this_18_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:17 %beta_sum_tmp0_V_addr = getelementptr i60 %beta_sum_tmp0_V, i64 0, i64 %zext_ln645

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="60" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:18 %store_ln649 = store i60 %add_ln703_4, i3 %beta_sum_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln649"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:20 %this_19_load_1 = load i4 %this_19_addr_2

]]></Node>
<StgValue><ssdm name="this_19_load_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="60" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:22 %this_19_load_2 = load i4 %this_19_addr_3

]]></Node>
<StgValue><ssdm name="this_19_load_2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:23 %add_ln703_5 = add i60 %this_19_load_2, i60 %this_19_load_1

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:24 %gamma_sum_tmp0_V_addr = getelementptr i60 %gamma_sum_tmp0_V, i64 0, i64 %zext_ln645

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="60" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:25 %store_ln650 = store i60 %add_ln703_5, i3 %gamma_sum_tmp0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln650"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.split.i:26 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i416.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i:0 %k_3 = phi i3 %add_ln657, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i, i3 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i.preheader

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i:1 %add_ln657 = add i3 %k_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln657"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i:2 %zext_ln657 = zext i3 %k_3

]]></Node>
<StgValue><ssdm name="zext_ln657"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i:3 %icmp_ln657 = icmp_eq  i3 %k_3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln657"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i:5 %br_ln657 = br i1 %icmp_ln657, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln657"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:1 %shl_ln660 = shl i3 %k_3, i3 1

]]></Node>
<StgValue><ssdm name="shl_ln660"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:2 %zext_ln660 = zext i3 %shl_ln660

]]></Node>
<StgValue><ssdm name="zext_ln660"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:3 %or_ln660 = or i3 %shl_ln660, i3 1

]]></Node>
<StgValue><ssdm name="or_ln660"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:4 %zext_ln703_1 = zext i3 %or_ln660

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:5 %alpha_sum_tmp0_V_addr_1 = getelementptr i60 %alpha_sum_tmp0_V, i64 0, i64 %zext_ln660

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:6 %alpha_sum_tmp0_V_load = load i3 %alpha_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:7 %alpha_sum_tmp0_V_addr_2 = getelementptr i60 %alpha_sum_tmp0_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:8 %alpha_sum_tmp0_V_load_1 = load i3 %alpha_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:12 %beta_sum_tmp0_V_addr_1 = getelementptr i60 %beta_sum_tmp0_V, i64 0, i64 %zext_ln660

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:13 %beta_sum_tmp0_V_load = load i3 %beta_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:14 %beta_sum_tmp0_V_addr_2 = getelementptr i60 %beta_sum_tmp0_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:15 %beta_sum_tmp0_V_load_1 = load i3 %beta_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:19 %gamma_sum_tmp0_V_addr_1 = getelementptr i60 %gamma_sum_tmp0_V, i64 0, i64 %zext_ln660

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:20 %gamma_sum_tmp0_V_load = load i3 %gamma_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:21 %gamma_sum_tmp0_V_addr_2 = getelementptr i60 %gamma_sum_tmp0_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_addr_2"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:22 %gamma_sum_tmp0_V_load_1 = load i3 %gamma_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln657" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i.preheader:0 %br_ln668 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:0 %specloopname_ln657 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln657"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:6 %alpha_sum_tmp0_V_load = load i3 %alpha_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:8 %alpha_sum_tmp0_V_load_1 = load i3 %alpha_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:9 %add_ln703_6 = add i60 %alpha_sum_tmp0_V_load_1, i60 %alpha_sum_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:10 %alpha_sum_tmp1_V_addr = getelementptr i60 %alpha_sum_tmp1_V, i64 0, i64 %zext_ln657

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:11 %store_ln660 = store i60 %add_ln703_6, i2 %alpha_sum_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln660"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:13 %beta_sum_tmp0_V_load = load i3 %beta_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:15 %beta_sum_tmp0_V_load_1 = load i3 %beta_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:16 %add_ln703_7 = add i60 %beta_sum_tmp0_V_load_1, i60 %beta_sum_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:17 %beta_sum_tmp1_V_addr = getelementptr i60 %beta_sum_tmp1_V, i64 0, i64 %zext_ln657

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_addr"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:18 %store_ln661 = store i60 %add_ln703_7, i2 %beta_sum_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln661"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:20 %gamma_sum_tmp0_V_load = load i3 %gamma_sum_tmp0_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="60" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:22 %gamma_sum_tmp0_V_load_1 = load i3 %gamma_sum_tmp0_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp0_V_load_1"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:23 %add_ln703_8 = add i60 %gamma_sum_tmp0_V_load_1, i60 %gamma_sum_tmp0_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:24 %gamma_sum_tmp1_V_addr = getelementptr i60 %gamma_sum_tmp1_V, i64 0, i64 %zext_ln657

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_addr"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="60" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:25 %store_ln662 = store i60 %add_ln703_8, i2 %gamma_sum_tmp1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln662"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.split.i:26 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i314.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i:0 %k_4 = phi i2 %add_ln668, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i, i2 0, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i.preheader

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i:1 %add_ln668 = add i2 %k_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln668"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i:2 %zext_ln668 = zext i2 %k_4

]]></Node>
<StgValue><ssdm name="zext_ln668"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i:3 %icmp_ln668 = icmp_eq  i2 %k_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln668"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i:5 %br_ln668 = br i1 %icmp_ln668, void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:1 %shl_ln671 = shl i2 %k_4, i2 1

]]></Node>
<StgValue><ssdm name="shl_ln671"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:2 %zext_ln671 = zext i2 %shl_ln671

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:3 %or_ln671 = or i2 %shl_ln671, i2 1

]]></Node>
<StgValue><ssdm name="or_ln671"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:4 %zext_ln703_2 = zext i2 %or_ln671

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:5 %alpha_sum_tmp1_V_addr_1 = getelementptr i60 %alpha_sum_tmp1_V, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:6 %alpha_sum_tmp1_V_load = load i2 %alpha_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:7 %alpha_sum_tmp1_V_addr_2 = getelementptr i60 %alpha_sum_tmp1_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:8 %alpha_sum_tmp1_V_load_1 = load i2 %alpha_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:12 %beta_sum_tmp1_V_addr_1 = getelementptr i60 %beta_sum_tmp1_V, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:13 %beta_sum_tmp1_V_load = load i2 %beta_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:14 %beta_sum_tmp1_V_addr_2 = getelementptr i60 %beta_sum_tmp1_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:15 %beta_sum_tmp1_V_load_1 = load i2 %beta_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:19 %gamma_sum_tmp1_V_addr_1 = getelementptr i60 %gamma_sum_tmp1_V, i64 0, i64 %zext_ln671

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:20 %gamma_sum_tmp1_V_load = load i2 %gamma_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:21 %gamma_sum_tmp1_V_addr_2 = getelementptr i60 %gamma_sum_tmp1_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_addr_2"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:22 %gamma_sum_tmp1_V_load_1 = load i2 %gamma_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:0 %op_V_addr = getelementptr i60 %alpha_sum_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="op_V_addr"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="60" op_0_bw="1">
<![CDATA[
.exit:1 %op_V_load = load i1 %op_V_addr

]]></Node>
<StgValue><ssdm name="op_V_load"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:2 %op_V_addr_1 = getelementptr i60 %alpha_sum_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="op_V_addr_1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="60" op_0_bw="1">
<![CDATA[
.exit:3 %op_V_load_1 = load i1 %op_V_addr_1

]]></Node>
<StgValue><ssdm name="op_V_load_1"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:5 %op_V_1_addr = getelementptr i60 %beta_sum_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="op_V_1_addr"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="60" op_0_bw="1">
<![CDATA[
.exit:6 %op_V_1_load = load i1 %op_V_1_addr

]]></Node>
<StgValue><ssdm name="op_V_1_load"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:7 %op_V_1_addr_1 = getelementptr i60 %beta_sum_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="op_V_1_addr_1"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="60" op_0_bw="1">
<![CDATA[
.exit:8 %op_V_1_load_1 = load i1 %op_V_1_addr_1

]]></Node>
<StgValue><ssdm name="op_V_1_load_1"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:10 %op_V_2_addr = getelementptr i60 %gamma_sum_tmp2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="op_V_2_addr"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="60" op_0_bw="1">
<![CDATA[
.exit:11 %op_V_2_load = load i1 %op_V_2_addr

]]></Node>
<StgValue><ssdm name="op_V_2_load"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
.exit:12 %op_V_2_addr_1 = getelementptr i60 %gamma_sum_tmp2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="op_V_2_addr_1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="60" op_0_bw="1">
<![CDATA[
.exit:13 %op_V_2_load_1 = load i1 %op_V_2_addr_1

]]></Node>
<StgValue><ssdm name="op_V_2_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:0 %specloopname_ln668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58

]]></Node>
<StgValue><ssdm name="specloopname_ln668"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:6 %alpha_sum_tmp1_V_load = load i2 %alpha_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:8 %alpha_sum_tmp1_V_load_1 = load i2 %alpha_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="alpha_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:9 %add_ln703_12 = add i60 %alpha_sum_tmp1_V_load_1, i60 %alpha_sum_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:10 %op_V_addr_2 = getelementptr i60 %alpha_sum_tmp2_V, i64 0, i64 %zext_ln668

]]></Node>
<StgValue><ssdm name="op_V_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="60" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:11 %store_ln671 = store i60 %add_ln703_12, i1 %op_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:13 %beta_sum_tmp1_V_load = load i2 %beta_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:15 %beta_sum_tmp1_V_load_1 = load i2 %beta_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="beta_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:16 %add_ln703_13 = add i60 %beta_sum_tmp1_V_load_1, i60 %beta_sum_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:17 %op_V_1_addr_2 = getelementptr i60 %beta_sum_tmp2_V, i64 0, i64 %zext_ln668

]]></Node>
<StgValue><ssdm name="op_V_1_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="60" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:18 %store_ln672 = store i60 %add_ln703_13, i1 %op_V_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln672"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:20 %gamma_sum_tmp1_V_load = load i2 %gamma_sum_tmp1_V_addr_1

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="60" op_0_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:22 %gamma_sum_tmp1_V_load_1 = load i2 %gamma_sum_tmp1_V_addr_2

]]></Node>
<StgValue><ssdm name="gamma_sum_tmp1_V_load_1"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:23 %add_ln703_14 = add i60 %gamma_sum_tmp1_V_load_1, i60 %gamma_sum_tmp1_V_load

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="60" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:24 %op_V_2_addr_2 = getelementptr i60 %gamma_sum_tmp2_V, i64 0, i64 %zext_ln668

]]></Node>
<StgValue><ssdm name="op_V_2_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="60" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:25 %store_ln673 = store i60 %add_ln703_14, i1 %op_V_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln673"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.split.i:26 %br_ln0 = br void %_ZN13ap_fixed_baseILi61ELi22ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi60ELi21ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i212.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="286" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="60" op_0_bw="1">
<![CDATA[
.exit:1 %op_V_load = load i1 %op_V_addr

]]></Node>
<StgValue><ssdm name="op_V_load"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="60" op_0_bw="1">
<![CDATA[
.exit:3 %op_V_load_1 = load i1 %op_V_addr_1

]]></Node>
<StgValue><ssdm name="op_V_load_1"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.exit:4 %alpha_V = add i60 %op_V_load_1, i60 %op_V_load

]]></Node>
<StgValue><ssdm name="alpha_V"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="60" op_0_bw="1">
<![CDATA[
.exit:6 %op_V_1_load = load i1 %op_V_1_addr

]]></Node>
<StgValue><ssdm name="op_V_1_load"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="60" op_0_bw="1">
<![CDATA[
.exit:8 %op_V_1_load_1 = load i1 %op_V_1_addr_1

]]></Node>
<StgValue><ssdm name="op_V_1_load_1"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.exit:9 %beta_V = add i60 %op_V_1_load_1, i60 %op_V_1_load

]]></Node>
<StgValue><ssdm name="beta_V"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="60" op_0_bw="1">
<![CDATA[
.exit:11 %op_V_2_load = load i1 %op_V_2_addr

]]></Node>
<StgValue><ssdm name="op_V_2_load"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="60" op_0_bw="1">
<![CDATA[
.exit:13 %op_V_2_load_1 = load i1 %op_V_2_addr_1

]]></Node>
<StgValue><ssdm name="op_V_2_load_1"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.exit:14 %gamma_V = add i60 %op_V_2_load_1, i60 %op_V_2_load

]]></Node>
<StgValue><ssdm name="gamma_V"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60">
<![CDATA[
.exit:15 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_873, i60 %alpha_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60">
<![CDATA[
.exit:16 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_974, i60 %beta_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60">
<![CDATA[
.exit:17 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i60P0A, i60 %sine_reconstructor_16_1075, i60 %gamma_V

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0">
<![CDATA[
.exit:18 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
