$date
	Sat Oct 22 23:26:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#386547
b11110 !
1"
#386550
b11110 &
b11110 %
1$
#386551
0"
#386554
b1111 &
b1111 %
#386558
b101110 &
b101110 %
#386562
b10111 &
b10111 %
#386566
b1000110 &
b1000110 %
#386570
b100011 &
b100011 %
#386574
b1101010 &
b1101010 %
#386578
b110101 &
b110101 %
#386582
b10100000 &
b10100000 %
#386586
b1010000 &
b1010000 %
#386590
b101000 &
b101000 %
#386594
b10100 &
b10100 %
#386598
b1010 &
b1010 %
#386602
b101 &
b101 %
#386606
b10000 &
b10000 %
#386610
b1000 &
b1000 %
#386614
b100 &
b100 %
#386618
b10 &
b10 %
#386622
b1 &
1#
b1 %
#386626
b0 &
b0 %
0#
0$
#1382369
b110 !
1"
#1382370
b110 &
b110 %
1$
#1382371
0"
#1382374
b11 &
b11 %
#1382378
b1010 &
b1010 %
#1382382
b101 &
b101 %
#1382386
b10000 &
b10000 %
#1382390
b1000 &
b1000 %
#1382394
b100 &
b100 %
#1382398
b10 &
b10 %
#1382402
b1 &
b1 %
1#
#1382406
b0 &
0#
b0 %
0$
#2339939
b1 !
1"
#2339942
b1 &
b1 %
1$
#2339943
0"
#2339946
1#
#2339950
b0 &
0#
b0 %
0$
#4500012
