Warning (10268): Verilog HDL information at register.sv(3): always construct contains both blocking and non-blocking assignments File: C:/Taller_Diseno_Digital/Tarea_2/register.sv Line: 3
