# Reading pref.tcl
# do single_cycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:09 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/Adder.v 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 11:11:09 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:09 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 11:11:09 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:09 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v 
# -- Compiling module single_cycle
# 
# Top level modules:
# 	single_cycle
# End time: 11:11:09 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:09 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v 
# -- Compiling module InstMem
# 
# Top level modules:
# 	InstMem
# End time: 11:11:09 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:09 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ControlUnit.v 
# -- Compiling module ControlUnit
# 
# Top level modules:
# 	ControlUnit
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux2X1.v 
# -- Compiling module mux2X1
# 
# Top level modules:
# 	mux2X1
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/SignExtender.v 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/mux4x1.v 
# -- Compiling module mux4x1
# 
# Top level modules:
# 	mux4x1
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/shara/Desktop/JoSCD/Development\ Phase/Single_Cycle_Code {C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:10 on Nov 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code" C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v 
# -- Compiling module single_cycle_tb1
# 
# Top level modules:
# 	single_cycle_tb1
# End time: 11:11:10 on Nov 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  single_cycle_tb1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" single_cycle_tb1 
# Start time: 11:11:10 on Nov 25,2024
# Loading work.single_cycle_tb1
# Loading work.single_cycle
# Loading work.ProgramCounter
# Loading work.Adder
# Loading work.InstMem
# Loading altera_mf_ver.altsyncram
# Loading work.ControlUnit
# Loading work.mux2X1
# Loading work.RegisterFile
# Loading work.SignExtender
# Loading work.ALU
# Loading work.DataMem
# Loading work.mux4x1
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'PC'. The port definition is at: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_tb1/uut File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'address'. The port definition is at: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/InstMem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /single_cycle_tb1/uut/IM File: C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle.v Line: 60
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: shara  Hostname: DESKTOP-32LU2OU  ProcessID: 11640
#           Attempting to use alternate WLF file "./wlftf4hwmg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf4hwmg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Applying reset...
# Time = 0 | PC = xxxx | clk = 0 | rst = 1
# Time = 5000 | PC = ffff | clk = 1 | rst = 1
# Time = 10000 | PC = ffff | clk = 0 | rst = 0
# Time = 15000 | PC = 0000 | clk = 1 | rst = 0
# Running through the 15 instructions...
# Time = 20000 | PC = 0000 | clk = 0 | rst = 0
# Time = 25000 | PC = 0001 | clk = 1 | rst = 0
# Time = 30000 | PC = 0001 | clk = 0 | rst = 0
# Time = 35000 | PC = 0002 | clk = 1 | rst = 0
# Time = 40000 | PC = 0002 | clk = 0 | rst = 0
# Time = 45000 | PC = 0003 | clk = 1 | rst = 0
# Time = 50000 | PC = 0003 | clk = 0 | rst = 0
# Time = 55000 | PC = 0004 | clk = 1 | rst = 0
# Time = 60000 | PC = 0004 | clk = 0 | rst = 0
# Time = 65000 | PC = 0005 | clk = 1 | rst = 0
# Time = 70000 | PC = 0005 | clk = 0 | rst = 0
# Time = 75000 | PC = 0006 | clk = 1 | rst = 0
# Time = 80000 | PC = 0006 | clk = 0 | rst = 0
# Time = 85000 | PC = 0007 | clk = 1 | rst = 0
# Time = 90000 | PC = 0007 | clk = 0 | rst = 0
# Time = 95000 | PC = 0008 | clk = 1 | rst = 0
# Time = 100000 | PC = 0008 | clk = 0 | rst = 0
# Time = 105000 | PC = 0009 | clk = 1 | rst = 0
# Time = 110000 | PC = 0009 | clk = 0 | rst = 0
# Time = 115000 | PC = 000a | clk = 1 | rst = 0
# Time = 120000 | PC = 000a | clk = 0 | rst = 0
# Time = 125000 | PC = 000b | clk = 1 | rst = 0
# Time = 130000 | PC = 000b | clk = 0 | rst = 0
# Time = 135000 | PC = 000c | clk = 1 | rst = 0
# Time = 140000 | PC = 000c | clk = 0 | rst = 0
# Time = 145000 | PC = 000d | clk = 1 | rst = 0
# Time = 150000 | PC = 000d | clk = 0 | rst = 0
# Time = 155000 | PC = 000e | clk = 1 | rst = 0
# Time = 160000 | PC = 000e | clk = 0 | rst = 0
# Time = 165000 | PC = 000f | clk = 1 | rst = 0
# Time = 170000 | PC = 000f | clk = 0 | rst = 0
# Time = 175000 | PC = 0014 | clk = 1 | rst = 0
# Time = 180000 | PC = 0014 | clk = 0 | rst = 0
# Time = 185000 | PC = 0015 | clk = 1 | rst = 0
# Time = 190000 | PC = 0015 | clk = 0 | rst = 0
# Time = 195000 | PC = 0016 | clk = 1 | rst = 0
# Time = 200000 | PC = 0016 | clk = 0 | rst = 0
# Time = 205000 | PC = 0017 | clk = 1 | rst = 0
# Time = 210000 | PC = 0017 | clk = 0 | rst = 0
# Time = 215000 | PC = 0018 | clk = 1 | rst = 0
# Time = 220000 | PC = 0018 | clk = 0 | rst = 0
# Time = 225000 | PC = 0006 | clk = 1 | rst = 0
# Time = 230000 | PC = 0006 | clk = 0 | rst = 0
# Time = 235000 | PC = 0007 | clk = 1 | rst = 0
# Time = 240000 | PC = 0007 | clk = 0 | rst = 0
# Time = 245000 | PC = 0008 | clk = 1 | rst = 0
# Time = 250000 | PC = 0008 | clk = 0 | rst = 0
# Time = 255000 | PC = 0009 | clk = 1 | rst = 0
# Time = 260000 | PC = 0009 | clk = 0 | rst = 0
# Time = 265000 | PC = 000a | clk = 1 | rst = 0
# Time = 270000 | PC = 000a | clk = 0 | rst = 0
# Time = 275000 | PC = 000b | clk = 1 | rst = 0
# Time = 280000 | PC = 000b | clk = 0 | rst = 0
# Time = 285000 | PC = 000c | clk = 1 | rst = 0
# Time = 290000 | PC = 000c | clk = 0 | rst = 0
# Time = 295000 | PC = 000d | clk = 1 | rst = 0
# Time = 300000 | PC = 000d | clk = 0 | rst = 0
# Time = 305000 | PC = 000e | clk = 1 | rst = 0
# Time = 310000 | PC = 000e | clk = 0 | rst = 0
# Time = 315000 | PC = 000f | clk = 1 | rst = 0
# Time = 320000 | PC = 000f | clk = 0 | rst = 0
# Time = 325000 | PC = 0010 | clk = 1 | rst = 0
# Time = 330000 | PC = 0010 | clk = 0 | rst = 0
# Time = 335000 | PC = 0011 | clk = 1 | rst = 0
# Time = 340000 | PC = 0011 | clk = 0 | rst = 0
# Time = 345000 | PC = 0012 | clk = 1 | rst = 0
# Time = 350000 | PC = 0012 | clk = 0 | rst = 0
# Time = 355000 | PC = 0013 | clk = 1 | rst = 0
# Time = 360000 | PC = 0013 | clk = 0 | rst = 0
# Time = 365000 | PC = 000a | clk = 1 | rst = 0
# Time = 370000 | PC = 000a | clk = 0 | rst = 0
# Time = 375000 | PC = 000b | clk = 1 | rst = 0
# Time = 380000 | PC = 000b | clk = 0 | rst = 0
# Time = 385000 | PC = 000c | clk = 1 | rst = 0
# Time = 390000 | PC = 000c | clk = 0 | rst = 0
# Time = 395000 | PC = 000d | clk = 1 | rst = 0
# Time = 400000 | PC = 000d | clk = 0 | rst = 0
# Time = 405000 | PC = 000e | clk = 1 | rst = 0
# Time = 410000 | PC = 000e | clk = 0 | rst = 0
# Time = 415000 | PC = 000f | clk = 1 | rst = 0
# Time = 420000 | PC = 000f | clk = 0 | rst = 0
# Time = 425000 | PC = 0010 | clk = 1 | rst = 0
# Time = 430000 | PC = 0010 | clk = 0 | rst = 0
# Time = 435000 | PC = 0011 | clk = 1 | rst = 0
# Time = 440000 | PC = 0011 | clk = 0 | rst = 0
# Time = 445000 | PC = 0012 | clk = 1 | rst = 0
# Time = 450000 | PC = 0012 | clk = 0 | rst = 0
# Time = 455000 | PC = 0013 | clk = 1 | rst = 0
# Time = 460000 | PC = 0013 | clk = 0 | rst = 0
# Time = 465000 | PC = 000a | clk = 1 | rst = 0
# Time = 470000 | PC = 000a | clk = 0 | rst = 0
# Time = 475000 | PC = 000b | clk = 1 | rst = 0
# Time = 480000 | PC = 000b | clk = 0 | rst = 0
# Time = 485000 | PC = 000c | clk = 1 | rst = 0
# Time = 490000 | PC = 000c | clk = 0 | rst = 0
# Time = 495000 | PC = 000d | clk = 1 | rst = 0
# Time = 500000 | PC = 000d | clk = 0 | rst = 0
# Time = 505000 | PC = 000e | clk = 1 | rst = 0
# Time = 510000 | PC = 000e | clk = 0 | rst = 0
# Time = 515000 | PC = 000f | clk = 1 | rst = 0
# Time = 520000 | PC = 000f | clk = 0 | rst = 0
# Time = 525000 | PC = 0014 | clk = 1 | rst = 0
# Time = 530000 | PC = 0014 | clk = 0 | rst = 0
# Time = 535000 | PC = 0015 | clk = 1 | rst = 0
# Time = 540000 | PC = 0015 | clk = 0 | rst = 0
# Time = 545000 | PC = 0016 | clk = 1 | rst = 0
# Time = 550000 | PC = 0016 | clk = 0 | rst = 0
# Time = 555000 | PC = 0017 | clk = 1 | rst = 0
# Time = 560000 | PC = 0017 | clk = 0 | rst = 0
# Time = 565000 | PC = 0018 | clk = 1 | rst = 0
# Time = 570000 | PC = 0018 | clk = 0 | rst = 0
# Time = 575000 | PC = 0006 | clk = 1 | rst = 0
# Time = 580000 | PC = 0006 | clk = 0 | rst = 0
# Time = 585000 | PC = 0007 | clk = 1 | rst = 0
# Time = 590000 | PC = 0007 | clk = 0 | rst = 0
# Time = 595000 | PC = 0008 | clk = 1 | rst = 0
# Time = 600000 | PC = 0008 | clk = 0 | rst = 0
# Time = 605000 | PC = 0009 | clk = 1 | rst = 0
# Time = 610000 | PC = 0009 | clk = 0 | rst = 0
# Time = 615000 | PC = 000a | clk = 1 | rst = 0
# Time = 620000 | PC = 000a | clk = 0 | rst = 0
# Time = 625000 | PC = 000b | clk = 1 | rst = 0
# Time = 630000 | PC = 000b | clk = 0 | rst = 0
# Time = 635000 | PC = 000c | clk = 1 | rst = 0
# Time = 640000 | PC = 000c | clk = 0 | rst = 0
# Time = 645000 | PC = 000d | clk = 1 | rst = 0
# Time = 650000 | PC = 000d | clk = 0 | rst = 0
# Time = 655000 | PC = 000e | clk = 1 | rst = 0
# Time = 660000 | PC = 000e | clk = 0 | rst = 0
# Time = 665000 | PC = 000f | clk = 1 | rst = 0
# Time = 670000 | PC = 000f | clk = 0 | rst = 0
# Time = 675000 | PC = 0010 | clk = 1 | rst = 0
# Time = 680000 | PC = 0010 | clk = 0 | rst = 0
# Time = 685000 | PC = 0011 | clk = 1 | rst = 0
# Time = 690000 | PC = 0011 | clk = 0 | rst = 0
# Time = 695000 | PC = 0012 | clk = 1 | rst = 0
# Time = 700000 | PC = 0012 | clk = 0 | rst = 0
# Time = 705000 | PC = 0013 | clk = 1 | rst = 0
# Time = 710000 | PC = 0013 | clk = 0 | rst = 0
# Time = 715000 | PC = 000a | clk = 1 | rst = 0
# Time = 720000 | PC = 000a | clk = 0 | rst = 0
# Time = 725000 | PC = 000b | clk = 1 | rst = 0
# Time = 730000 | PC = 000b | clk = 0 | rst = 0
# Time = 735000 | PC = 000c | clk = 1 | rst = 0
# Time = 740000 | PC = 000c | clk = 0 | rst = 0
# Time = 745000 | PC = 000d | clk = 1 | rst = 0
# Time = 750000 | PC = 000d | clk = 0 | rst = 0
# Time = 755000 | PC = 000e | clk = 1 | rst = 0
# Time = 760000 | PC = 000e | clk = 0 | rst = 0
# Time = 765000 | PC = 000f | clk = 1 | rst = 0
# Time = 770000 | PC = 000f | clk = 0 | rst = 0
# Time = 775000 | PC = 0014 | clk = 1 | rst = 0
# Time = 780000 | PC = 0014 | clk = 0 | rst = 0
# Time = 785000 | PC = 0015 | clk = 1 | rst = 0
# Time = 790000 | PC = 0015 | clk = 0 | rst = 0
# Time = 795000 | PC = 0016 | clk = 1 | rst = 0
# Time = 800000 | PC = 0016 | clk = 0 | rst = 0
# Time = 805000 | PC = 0017 | clk = 1 | rst = 0
# Time = 810000 | PC = 0017 | clk = 0 | rst = 0
# Time = 815000 | PC = 0018 | clk = 1 | rst = 0
# Time = 820000 | PC = 0018 | clk = 0 | rst = 0
# Time = 825000 | PC = 0006 | clk = 1 | rst = 0
# Time = 830000 | PC = 0006 | clk = 0 | rst = 0
# Time = 835000 | PC = 0007 | clk = 1 | rst = 0
# Time = 840000 | PC = 0007 | clk = 0 | rst = 0
# Time = 845000 | PC = 0008 | clk = 1 | rst = 0
# Time = 850000 | PC = 0008 | clk = 0 | rst = 0
# Time = 855000 | PC = 0009 | clk = 1 | rst = 0
# Time = 860000 | PC = 0009 | clk = 0 | rst = 0
# Time = 865000 | PC = 000a | clk = 1 | rst = 0
# Time = 870000 | PC = 000a | clk = 0 | rst = 0
# Time = 875000 | PC = 000b | clk = 1 | rst = 0
# Time = 880000 | PC = 000b | clk = 0 | rst = 0
# Time = 885000 | PC = 000c | clk = 1 | rst = 0
# Time = 890000 | PC = 000c | clk = 0 | rst = 0
# Time = 895000 | PC = 000d | clk = 1 | rst = 0
# Time = 900000 | PC = 000d | clk = 0 | rst = 0
# Time = 905000 | PC = 000e | clk = 1 | rst = 0
# Time = 910000 | PC = 000e | clk = 0 | rst = 0
# Time = 915000 | PC = 000f | clk = 1 | rst = 0
# Time = 920000 | PC = 000f | clk = 0 | rst = 0
# Time = 925000 | PC = 0010 | clk = 1 | rst = 0
# Time = 930000 | PC = 0010 | clk = 0 | rst = 0
# Time = 935000 | PC = 0011 | clk = 1 | rst = 0
# Time = 940000 | PC = 0011 | clk = 0 | rst = 0
# Time = 945000 | PC = 0012 | clk = 1 | rst = 0
# Time = 950000 | PC = 0012 | clk = 0 | rst = 0
# Time = 955000 | PC = 0013 | clk = 1 | rst = 0
# Time = 960000 | PC = 0013 | clk = 0 | rst = 0
# Time = 965000 | PC = 000a | clk = 1 | rst = 0
# Time = 970000 | PC = 000a | clk = 0 | rst = 0
# Time = 975000 | PC = 000b | clk = 1 | rst = 0
# Time = 980000 | PC = 000b | clk = 0 | rst = 0
# Time = 985000 | PC = 000c | clk = 1 | rst = 0
# Time = 990000 | PC = 000c | clk = 0 | rst = 0
# Time = 995000 | PC = 000d | clk = 1 | rst = 0
# Time = 1000000 | PC = 000d | clk = 0 | rst = 0
# Time = 1005000 | PC = 000e | clk = 1 | rst = 0
# Time = 1010000 | PC = 000e | clk = 0 | rst = 0
# Time = 1015000 | PC = 000f | clk = 1 | rst = 0
# Time = 1020000 | PC = 000f | clk = 0 | rst = 0
# Time = 1025000 | PC = 0010 | clk = 1 | rst = 0
# Time = 1030000 | PC = 0010 | clk = 0 | rst = 0
# Time = 1035000 | PC = 0011 | clk = 1 | rst = 0
# Time = 1040000 | PC = 0011 | clk = 0 | rst = 0
# Time = 1045000 | PC = 0012 | clk = 1 | rst = 0
# Time = 1050000 | PC = 0012 | clk = 0 | rst = 0
# Time = 1055000 | PC = 0013 | clk = 1 | rst = 0
# Time = 1060000 | PC = 0013 | clk = 0 | rst = 0
# Time = 1065000 | PC = 000a | clk = 1 | rst = 0
# Time = 1070000 | PC = 000a | clk = 0 | rst = 0
# Time = 1075000 | PC = 000b | clk = 1 | rst = 0
# Time = 1080000 | PC = 000b | clk = 0 | rst = 0
# Time = 1085000 | PC = 000c | clk = 1 | rst = 0
# Time = 1090000 | PC = 000c | clk = 0 | rst = 0
# Time = 1095000 | PC = 000d | clk = 1 | rst = 0
# Time = 1100000 | PC = 000d | clk = 0 | rst = 0
# Time = 1105000 | PC = 000e | clk = 1 | rst = 0
# Time = 1110000 | PC = 000e | clk = 0 | rst = 0
# Time = 1115000 | PC = 000f | clk = 1 | rst = 0
# Time = 1120000 | PC = 000f | clk = 0 | rst = 0
# Time = 1125000 | PC = 0014 | clk = 1 | rst = 0
# Time = 1130000 | PC = 0014 | clk = 0 | rst = 0
# Time = 1135000 | PC = 0015 | clk = 1 | rst = 0
# Time = 1140000 | PC = 0015 | clk = 0 | rst = 0
# Time = 1145000 | PC = 0016 | clk = 1 | rst = 0
# Time = 1150000 | PC = 0016 | clk = 0 | rst = 0
# Time = 1155000 | PC = 0017 | clk = 1 | rst = 0
# Time = 1160000 | PC = 0017 | clk = 0 | rst = 0
# Time = 1165000 | PC = 0018 | clk = 1 | rst = 0
# Time = 1170000 | PC = 0018 | clk = 0 | rst = 0
# Time = 1175000 | PC = 0006 | clk = 1 | rst = 0
# Time = 1180000 | PC = 0006 | clk = 0 | rst = 0
# Time = 1185000 | PC = 0007 | clk = 1 | rst = 0
# Time = 1190000 | PC = 0007 | clk = 0 | rst = 0
# Time = 1195000 | PC = 0008 | clk = 1 | rst = 0
# Time = 1200000 | PC = 0008 | clk = 0 | rst = 0
# Time = 1205000 | PC = 0009 | clk = 1 | rst = 0
# Time = 1210000 | PC = 0009 | clk = 0 | rst = 0
# Time = 1215000 | PC = 000a | clk = 1 | rst = 0
# Time = 1220000 | PC = 000a | clk = 0 | rst = 0
# Time = 1225000 | PC = 000b | clk = 1 | rst = 0
# Time = 1230000 | PC = 000b | clk = 0 | rst = 0
# Time = 1235000 | PC = 000c | clk = 1 | rst = 0
# Time = 1240000 | PC = 000c | clk = 0 | rst = 0
# Time = 1245000 | PC = 000d | clk = 1 | rst = 0
# Time = 1250000 | PC = 000d | clk = 0 | rst = 0
# Time = 1255000 | PC = 000e | clk = 1 | rst = 0
# Time = 1260000 | PC = 000e | clk = 0 | rst = 0
# Time = 1265000 | PC = 000f | clk = 1 | rst = 0
# Time = 1270000 | PC = 000f | clk = 0 | rst = 0
# Time = 1275000 | PC = 0010 | clk = 1 | rst = 0
# Time = 1280000 | PC = 0010 | clk = 0 | rst = 0
# Time = 1285000 | PC = 0011 | clk = 1 | rst = 0
# Time = 1290000 | PC = 0011 | clk = 0 | rst = 0
# Time = 1295000 | PC = 0012 | clk = 1 | rst = 0
# Time = 1300000 | PC = 0012 | clk = 0 | rst = 0
# Time = 1305000 | PC = 0013 | clk = 1 | rst = 0
# Time = 1310000 | PC = 0013 | clk = 0 | rst = 0
# Time = 1315000 | PC = 000a | clk = 1 | rst = 0
# Time = 1320000 | PC = 000a | clk = 0 | rst = 0
# Time = 1325000 | PC = 000b | clk = 1 | rst = 0
# Time = 1330000 | PC = 000b | clk = 0 | rst = 0
# Time = 1335000 | PC = 000c | clk = 1 | rst = 0
# Time = 1340000 | PC = 000c | clk = 0 | rst = 0
# Time = 1345000 | PC = 000d | clk = 1 | rst = 0
# Time = 1350000 | PC = 000d | clk = 0 | rst = 0
# Time = 1355000 | PC = 000e | clk = 1 | rst = 0
# Time = 1360000 | PC = 000e | clk = 0 | rst = 0
# Time = 1365000 | PC = 000f | clk = 1 | rst = 0
# Time = 1370000 | PC = 000f | clk = 0 | rst = 0
# Time = 1375000 | PC = 0010 | clk = 1 | rst = 0
# Time = 1380000 | PC = 0010 | clk = 0 | rst = 0
# Time = 1385000 | PC = 0011 | clk = 1 | rst = 0
# Time = 1390000 | PC = 0011 | clk = 0 | rst = 0
# Time = 1395000 | PC = 0012 | clk = 1 | rst = 0
# Time = 1400000 | PC = 0012 | clk = 0 | rst = 0
# Time = 1405000 | PC = 0013 | clk = 1 | rst = 0
# Time = 1410000 | PC = 0013 | clk = 0 | rst = 0
# Time = 1415000 | PC = 000a | clk = 1 | rst = 0
# Time = 1420000 | PC = 000a | clk = 0 | rst = 0
# Time = 1425000 | PC = 000b | clk = 1 | rst = 0
# Time = 1430000 | PC = 000b | clk = 0 | rst = 0
# Time = 1435000 | PC = 000c | clk = 1 | rst = 0
# Time = 1440000 | PC = 000c | clk = 0 | rst = 0
# Time = 1445000 | PC = 000d | clk = 1 | rst = 0
# Time = 1450000 | PC = 000d | clk = 0 | rst = 0
# Time = 1455000 | PC = 000e | clk = 1 | rst = 0
# Time = 1460000 | PC = 000e | clk = 0 | rst = 0
# Time = 1465000 | PC = 000f | clk = 1 | rst = 0
# Time = 1470000 | PC = 000f | clk = 0 | rst = 0
# Time = 1475000 | PC = 0010 | clk = 1 | rst = 0
# Time = 1480000 | PC = 0010 | clk = 0 | rst = 0
# Time = 1485000 | PC = 0011 | clk = 1 | rst = 0
# Time = 1490000 | PC = 0011 | clk = 0 | rst = 0
# Time = 1495000 | PC = 0012 | clk = 1 | rst = 0
# Time = 1500000 | PC = 0012 | clk = 0 | rst = 0
# Time = 1505000 | PC = 0013 | clk = 1 | rst = 0
# Time = 1510000 | PC = 0013 | clk = 0 | rst = 0
# Time = 1515000 | PC = 000a | clk = 1 | rst = 0
# Time = 1520000 | PC = 000a | clk = 0 | rst = 0
# Time = 1525000 | PC = 000b | clk = 1 | rst = 0
# Time = 1530000 | PC = 000b | clk = 0 | rst = 0
# Time = 1535000 | PC = 000c | clk = 1 | rst = 0
# Time = 1540000 | PC = 000c | clk = 0 | rst = 0
# Time = 1545000 | PC = 000d | clk = 1 | rst = 0
# Time = 1550000 | PC = 000d | clk = 0 | rst = 0
# Time = 1555000 | PC = 000e | clk = 1 | rst = 0
# Time = 1560000 | PC = 000e | clk = 0 | rst = 0
# Time = 1565000 | PC = 000f | clk = 1 | rst = 0
# Time = 1570000 | PC = 000f | clk = 0 | rst = 0
# Time = 1575000 | PC = 0010 | clk = 1 | rst = 0
# Time = 1580000 | PC = 0010 | clk = 0 | rst = 0
# Time = 1585000 | PC = 0011 | clk = 1 | rst = 0
# Time = 1590000 | PC = 0011 | clk = 0 | rst = 0
# Time = 1595000 | PC = 0012 | clk = 1 | rst = 0
# Time = 1600000 | PC = 0012 | clk = 0 | rst = 0
# Time = 1605000 | PC = 0013 | clk = 1 | rst = 0
# Time = 1610000 | PC = 0013 | clk = 0 | rst = 0
# Time = 1615000 | PC = 000a | clk = 1 | rst = 0
# Time = 1620000 | PC = 000a | clk = 0 | rst = 0
# Time = 1625000 | PC = 000b | clk = 1 | rst = 0
# Time = 1630000 | PC = 000b | clk = 0 | rst = 0
# Time = 1635000 | PC = 000c | clk = 1 | rst = 0
# Time = 1640000 | PC = 000c | clk = 0 | rst = 0
# Time = 1645000 | PC = 000d | clk = 1 | rst = 0
# Time = 1650000 | PC = 000d | clk = 0 | rst = 0
# Time = 1655000 | PC = 000e | clk = 1 | rst = 0
# Time = 1660000 | PC = 000e | clk = 0 | rst = 0
# Time = 1665000 | PC = 000f | clk = 1 | rst = 0
# Time = 1670000 | PC = 000f | clk = 0 | rst = 0
# Time = 1675000 | PC = 0014 | clk = 1 | rst = 0
# Time = 1680000 | PC = 0014 | clk = 0 | rst = 0
# Time = 1685000 | PC = 0015 | clk = 1 | rst = 0
# Time = 1690000 | PC = 0015 | clk = 0 | rst = 0
# Time = 1695000 | PC = 0016 | clk = 1 | rst = 0
# Time = 1700000 | PC = 0016 | clk = 0 | rst = 0
# Time = 1705000 | PC = 0017 | clk = 1 | rst = 0
# Time = 1710000 | PC = 0017 | clk = 0 | rst = 0
# Time = 1715000 | PC = 0018 | clk = 1 | rst = 0
# Time = 1720000 | PC = 0018 | clk = 0 | rst = 0
# Time = 1725000 | PC = 0006 | clk = 1 | rst = 0
# Time = 1730000 | PC = 0006 | clk = 0 | rst = 0
# Time = 1735000 | PC = 0007 | clk = 1 | rst = 0
# Time = 1740000 | PC = 0007 | clk = 0 | rst = 0
# Time = 1745000 | PC = 0008 | clk = 1 | rst = 0
# Time = 1750000 | PC = 0008 | clk = 0 | rst = 0
# Time = 1755000 | PC = 0009 | clk = 1 | rst = 0
# Time = 1760000 | PC = 0009 | clk = 0 | rst = 0
# Time = 1765000 | PC = 000a | clk = 1 | rst = 0
# Time = 1770000 | PC = 000a | clk = 0 | rst = 0
# Time = 1775000 | PC = 000b | clk = 1 | rst = 0
# Time = 1780000 | PC = 000b | clk = 0 | rst = 0
# Time = 1785000 | PC = 000c | clk = 1 | rst = 0
# Time = 1790000 | PC = 000c | clk = 0 | rst = 0
# Time = 1795000 | PC = 000d | clk = 1 | rst = 0
# Time = 1800000 | PC = 000d | clk = 0 | rst = 0
# Time = 1805000 | PC = 000e | clk = 1 | rst = 0
# Time = 1810000 | PC = 000e | clk = 0 | rst = 0
# Time = 1815000 | PC = 000f | clk = 1 | rst = 0
# Time = 1820000 | PC = 000f | clk = 0 | rst = 0
# Time = 1825000 | PC = 0010 | clk = 1 | rst = 0
# Time = 1830000 | PC = 0010 | clk = 0 | rst = 0
# Time = 1835000 | PC = 0011 | clk = 1 | rst = 0
# Time = 1840000 | PC = 0011 | clk = 0 | rst = 0
# Time = 1845000 | PC = 0012 | clk = 1 | rst = 0
# Time = 1850000 | PC = 0012 | clk = 0 | rst = 0
# Time = 1855000 | PC = 0013 | clk = 1 | rst = 0
# Time = 1860000 | PC = 0013 | clk = 0 | rst = 0
# Time = 1865000 | PC = 000a | clk = 1 | rst = 0
# Time = 1870000 | PC = 000a | clk = 0 | rst = 0
# Time = 1875000 | PC = 000b | clk = 1 | rst = 0
# Time = 1880000 | PC = 000b | clk = 0 | rst = 0
# Time = 1885000 | PC = 000c | clk = 1 | rst = 0
# Time = 1890000 | PC = 000c | clk = 0 | rst = 0
# Time = 1895000 | PC = 000d | clk = 1 | rst = 0
# Time = 1900000 | PC = 000d | clk = 0 | rst = 0
# Time = 1905000 | PC = 000e | clk = 1 | rst = 0
# Time = 1910000 | PC = 000e | clk = 0 | rst = 0
# Time = 1915000 | PC = 000f | clk = 1 | rst = 0
# Time = 1920000 | PC = 000f | clk = 0 | rst = 0
# Time = 1925000 | PC = 0014 | clk = 1 | rst = 0
# Time = 1930000 | PC = 0014 | clk = 0 | rst = 0
# Time = 1935000 | PC = 0015 | clk = 1 | rst = 0
# Time = 1940000 | PC = 0015 | clk = 0 | rst = 0
# Time = 1945000 | PC = 0016 | clk = 1 | rst = 0
# Time = 1950000 | PC = 0016 | clk = 0 | rst = 0
# Time = 1955000 | PC = 0017 | clk = 1 | rst = 0
# Time = 1960000 | PC = 0017 | clk = 0 | rst = 0
# Time = 1965000 | PC = 0018 | clk = 1 | rst = 0
# Time = 1970000 | PC = 0018 | clk = 0 | rst = 0
# Time = 1975000 | PC = 0006 | clk = 1 | rst = 0
# Time = 1980000 | PC = 0006 | clk = 0 | rst = 0
# Time = 1985000 | PC = 0007 | clk = 1 | rst = 0
# Time = 1990000 | PC = 0007 | clk = 0 | rst = 0
# Time = 1995000 | PC = 0008 | clk = 1 | rst = 0
# Time = 2000000 | PC = 0008 | clk = 0 | rst = 0
# Time = 2005000 | PC = 0009 | clk = 1 | rst = 0
# Time = 2010000 | PC = 0009 | clk = 0 | rst = 0
# Time = 2015000 | PC = 000a | clk = 1 | rst = 0
# Time = 2020000 | PC = 000a | clk = 0 | rst = 0
# Time = 2025000 | PC = 000b | clk = 1 | rst = 0
# Time = 2030000 | PC = 000b | clk = 0 | rst = 0
# Time = 2035000 | PC = 000c | clk = 1 | rst = 0
# Time = 2040000 | PC = 000c | clk = 0 | rst = 0
# Time = 2045000 | PC = 000d | clk = 1 | rst = 0
# Time = 2050000 | PC = 000d | clk = 0 | rst = 0
# Time = 2055000 | PC = 000e | clk = 1 | rst = 0
# Time = 2060000 | PC = 000e | clk = 0 | rst = 0
# Time = 2065000 | PC = 000f | clk = 1 | rst = 0
# Time = 2070000 | PC = 000f | clk = 0 | rst = 0
# Time = 2075000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2080000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2085000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2090000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2095000 | PC = 0012 | clk = 1 | rst = 0
# Time = 2100000 | PC = 0012 | clk = 0 | rst = 0
# Time = 2105000 | PC = 0013 | clk = 1 | rst = 0
# Time = 2110000 | PC = 0013 | clk = 0 | rst = 0
# Time = 2115000 | PC = 000a | clk = 1 | rst = 0
# Time = 2120000 | PC = 000a | clk = 0 | rst = 0
# Time = 2125000 | PC = 000b | clk = 1 | rst = 0
# Time = 2130000 | PC = 000b | clk = 0 | rst = 0
# Time = 2135000 | PC = 000c | clk = 1 | rst = 0
# Time = 2140000 | PC = 000c | clk = 0 | rst = 0
# Time = 2145000 | PC = 000d | clk = 1 | rst = 0
# Time = 2150000 | PC = 000d | clk = 0 | rst = 0
# Time = 2155000 | PC = 000e | clk = 1 | rst = 0
# Time = 2160000 | PC = 000e | clk = 0 | rst = 0
# Time = 2165000 | PC = 000f | clk = 1 | rst = 0
# Time = 2170000 | PC = 000f | clk = 0 | rst = 0
# Time = 2175000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2180000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2185000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2190000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2195000 | PC = 0012 | clk = 1 | rst = 0
# Time = 2200000 | PC = 0012 | clk = 0 | rst = 0
# Time = 2205000 | PC = 0013 | clk = 1 | rst = 0
# Time = 2210000 | PC = 0013 | clk = 0 | rst = 0
# Time = 2215000 | PC = 000a | clk = 1 | rst = 0
# Time = 2220000 | PC = 000a | clk = 0 | rst = 0
# Time = 2225000 | PC = 000b | clk = 1 | rst = 0
# Time = 2230000 | PC = 000b | clk = 0 | rst = 0
# Time = 2235000 | PC = 000c | clk = 1 | rst = 0
# Time = 2240000 | PC = 000c | clk = 0 | rst = 0
# Time = 2245000 | PC = 000d | clk = 1 | rst = 0
# Time = 2250000 | PC = 000d | clk = 0 | rst = 0
# Time = 2255000 | PC = 000e | clk = 1 | rst = 0
# Time = 2260000 | PC = 000e | clk = 0 | rst = 0
# Time = 2265000 | PC = 000f | clk = 1 | rst = 0
# Time = 2270000 | PC = 000f | clk = 0 | rst = 0
# Time = 2275000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2280000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2285000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2290000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2295000 | PC = 0012 | clk = 1 | rst = 0
# Time = 2300000 | PC = 0012 | clk = 0 | rst = 0
# Time = 2305000 | PC = 0013 | clk = 1 | rst = 0
# Time = 2310000 | PC = 0013 | clk = 0 | rst = 0
# Time = 2315000 | PC = 000a | clk = 1 | rst = 0
# Time = 2320000 | PC = 000a | clk = 0 | rst = 0
# Time = 2325000 | PC = 000b | clk = 1 | rst = 0
# Time = 2330000 | PC = 000b | clk = 0 | rst = 0
# Time = 2335000 | PC = 000c | clk = 1 | rst = 0
# Time = 2340000 | PC = 000c | clk = 0 | rst = 0
# Time = 2345000 | PC = 000d | clk = 1 | rst = 0
# Time = 2350000 | PC = 000d | clk = 0 | rst = 0
# Time = 2355000 | PC = 000e | clk = 1 | rst = 0
# Time = 2360000 | PC = 000e | clk = 0 | rst = 0
# Time = 2365000 | PC = 000f | clk = 1 | rst = 0
# Time = 2370000 | PC = 000f | clk = 0 | rst = 0
# Time = 2375000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2380000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2385000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2390000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2395000 | PC = 0012 | clk = 1 | rst = 0
# Time = 2400000 | PC = 0012 | clk = 0 | rst = 0
# Time = 2405000 | PC = 0013 | clk = 1 | rst = 0
# Time = 2410000 | PC = 0013 | clk = 0 | rst = 0
# Time = 2415000 | PC = 000a | clk = 1 | rst = 0
# Time = 2420000 | PC = 000a | clk = 0 | rst = 0
# Time = 2425000 | PC = 000b | clk = 1 | rst = 0
# Time = 2430000 | PC = 000b | clk = 0 | rst = 0
# Time = 2435000 | PC = 000c | clk = 1 | rst = 0
# Time = 2440000 | PC = 000c | clk = 0 | rst = 0
# Time = 2445000 | PC = 000d | clk = 1 | rst = 0
# Time = 2450000 | PC = 000d | clk = 0 | rst = 0
# Time = 2455000 | PC = 000e | clk = 1 | rst = 0
# Time = 2460000 | PC = 000e | clk = 0 | rst = 0
# Time = 2465000 | PC = 000f | clk = 1 | rst = 0
# Time = 2470000 | PC = 000f | clk = 0 | rst = 0
# Time = 2475000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2480000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2485000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2490000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2495000 | PC = 0012 | clk = 1 | rst = 0
# Time = 2500000 | PC = 0012 | clk = 0 | rst = 0
# Time = 2505000 | PC = 0013 | clk = 1 | rst = 0
# Time = 2510000 | PC = 0013 | clk = 0 | rst = 0
# Time = 2515000 | PC = 000a | clk = 1 | rst = 0
# Time = 2520000 | PC = 000a | clk = 0 | rst = 0
# Time = 2525000 | PC = 000b | clk = 1 | rst = 0
# Time = 2530000 | PC = 000b | clk = 0 | rst = 0
# Time = 2535000 | PC = 000c | clk = 1 | rst = 0
# Time = 2540000 | PC = 000c | clk = 0 | rst = 0
# Time = 2545000 | PC = 000d | clk = 1 | rst = 0
# Time = 2550000 | PC = 000d | clk = 0 | rst = 0
# Time = 2555000 | PC = 000e | clk = 1 | rst = 0
# Time = 2560000 | PC = 000e | clk = 0 | rst = 0
# Time = 2565000 | PC = 000f | clk = 1 | rst = 0
# Time = 2570000 | PC = 000f | clk = 0 | rst = 0
# Time = 2575000 | PC = 0014 | clk = 1 | rst = 0
# Time = 2580000 | PC = 0014 | clk = 0 | rst = 0
# Time = 2585000 | PC = 0015 | clk = 1 | rst = 0
# Time = 2590000 | PC = 0015 | clk = 0 | rst = 0
# Time = 2595000 | PC = 0016 | clk = 1 | rst = 0
# Time = 2600000 | PC = 0016 | clk = 0 | rst = 0
# Time = 2605000 | PC = 0017 | clk = 1 | rst = 0
# Time = 2610000 | PC = 0017 | clk = 0 | rst = 0
# Time = 2615000 | PC = 0018 | clk = 1 | rst = 0
# Time = 2620000 | PC = 0018 | clk = 0 | rst = 0
# Time = 2625000 | PC = 0006 | clk = 1 | rst = 0
# Time = 2630000 | PC = 0006 | clk = 0 | rst = 0
# Time = 2635000 | PC = 0007 | clk = 1 | rst = 0
# Time = 2640000 | PC = 0007 | clk = 0 | rst = 0
# Time = 2645000 | PC = 0008 | clk = 1 | rst = 0
# Time = 2650000 | PC = 0008 | clk = 0 | rst = 0
# Time = 2655000 | PC = 0009 | clk = 1 | rst = 0
# Time = 2660000 | PC = 0009 | clk = 0 | rst = 0
# Time = 2665000 | PC = 000a | clk = 1 | rst = 0
# Time = 2670000 | PC = 000a | clk = 0 | rst = 0
# Time = 2675000 | PC = 000b | clk = 1 | rst = 0
# Time = 2680000 | PC = 000b | clk = 0 | rst = 0
# Time = 2685000 | PC = 000c | clk = 1 | rst = 0
# Time = 2690000 | PC = 000c | clk = 0 | rst = 0
# Time = 2695000 | PC = 000d | clk = 1 | rst = 0
# Time = 2700000 | PC = 000d | clk = 0 | rst = 0
# Time = 2705000 | PC = 000e | clk = 1 | rst = 0
# Time = 2710000 | PC = 000e | clk = 0 | rst = 0
# Time = 2715000 | PC = 000f | clk = 1 | rst = 0
# Time = 2720000 | PC = 000f | clk = 0 | rst = 0
# Time = 2725000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2730000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2735000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2740000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2745000 | PC = 0012 | clk = 1 | rst = 0
# Time = 2750000 | PC = 0012 | clk = 0 | rst = 0
# Time = 2755000 | PC = 0013 | clk = 1 | rst = 0
# Time = 2760000 | PC = 0013 | clk = 0 | rst = 0
# Time = 2765000 | PC = 000a | clk = 1 | rst = 0
# Time = 2770000 | PC = 000a | clk = 0 | rst = 0
# Time = 2775000 | PC = 000b | clk = 1 | rst = 0
# Time = 2780000 | PC = 000b | clk = 0 | rst = 0
# Time = 2785000 | PC = 000c | clk = 1 | rst = 0
# Time = 2790000 | PC = 000c | clk = 0 | rst = 0
# Time = 2795000 | PC = 000d | clk = 1 | rst = 0
# Time = 2800000 | PC = 000d | clk = 0 | rst = 0
# Time = 2805000 | PC = 000e | clk = 1 | rst = 0
# Time = 2810000 | PC = 000e | clk = 0 | rst = 0
# Time = 2815000 | PC = 000f | clk = 1 | rst = 0
# Time = 2820000 | PC = 000f | clk = 0 | rst = 0
# Time = 2825000 | PC = 0014 | clk = 1 | rst = 0
# Time = 2830000 | PC = 0014 | clk = 0 | rst = 0
# Time = 2835000 | PC = 0015 | clk = 1 | rst = 0
# Time = 2840000 | PC = 0015 | clk = 0 | rst = 0
# Time = 2845000 | PC = 0016 | clk = 1 | rst = 0
# Time = 2850000 | PC = 0016 | clk = 0 | rst = 0
# Time = 2855000 | PC = 0017 | clk = 1 | rst = 0
# Time = 2860000 | PC = 0017 | clk = 0 | rst = 0
# Time = 2865000 | PC = 0018 | clk = 1 | rst = 0
# Time = 2870000 | PC = 0018 | clk = 0 | rst = 0
# Time = 2875000 | PC = 0006 | clk = 1 | rst = 0
# Time = 2880000 | PC = 0006 | clk = 0 | rst = 0
# Time = 2885000 | PC = 0007 | clk = 1 | rst = 0
# Time = 2890000 | PC = 0007 | clk = 0 | rst = 0
# Time = 2895000 | PC = 0008 | clk = 1 | rst = 0
# Time = 2900000 | PC = 0008 | clk = 0 | rst = 0
# Time = 2905000 | PC = 0009 | clk = 1 | rst = 0
# Time = 2910000 | PC = 0009 | clk = 0 | rst = 0
# Time = 2915000 | PC = 000a | clk = 1 | rst = 0
# Time = 2920000 | PC = 000a | clk = 0 | rst = 0
# Time = 2925000 | PC = 000b | clk = 1 | rst = 0
# Time = 2930000 | PC = 000b | clk = 0 | rst = 0
# Time = 2935000 | PC = 000c | clk = 1 | rst = 0
# Time = 2940000 | PC = 000c | clk = 0 | rst = 0
# Time = 2945000 | PC = 000d | clk = 1 | rst = 0
# Time = 2950000 | PC = 000d | clk = 0 | rst = 0
# Time = 2955000 | PC = 000e | clk = 1 | rst = 0
# Time = 2960000 | PC = 000e | clk = 0 | rst = 0
# Time = 2965000 | PC = 000f | clk = 1 | rst = 0
# Time = 2970000 | PC = 000f | clk = 0 | rst = 0
# Time = 2975000 | PC = 0010 | clk = 1 | rst = 0
# Time = 2980000 | PC = 0010 | clk = 0 | rst = 0
# Time = 2985000 | PC = 0011 | clk = 1 | rst = 0
# Time = 2990000 | PC = 0011 | clk = 0 | rst = 0
# Time = 2995000 | PC = 0012 | clk = 1 | rst = 0
# Time = 3000000 | PC = 0012 | clk = 0 | rst = 0
# Time = 3005000 | PC = 0013 | clk = 1 | rst = 0
# Time = 3010000 | PC = 0013 | clk = 0 | rst = 0
# Time = 3015000 | PC = 000a | clk = 1 | rst = 0
# Time = 3020000 | PC = 000a | clk = 0 | rst = 0
# Time = 3025000 | PC = 000b | clk = 1 | rst = 0
# Time = 3030000 | PC = 000b | clk = 0 | rst = 0
# Time = 3035000 | PC = 000c | clk = 1 | rst = 0
# Time = 3040000 | PC = 000c | clk = 0 | rst = 0
# Time = 3045000 | PC = 000d | clk = 1 | rst = 0
# Time = 3050000 | PC = 000d | clk = 0 | rst = 0
# Time = 3055000 | PC = 000e | clk = 1 | rst = 0
# Time = 3060000 | PC = 000e | clk = 0 | rst = 0
# Time = 3065000 | PC = 000f | clk = 1 | rst = 0
# Time = 3070000 | PC = 000f | clk = 0 | rst = 0
# Time = 3075000 | PC = 0010 | clk = 1 | rst = 0
# Time = 3080000 | PC = 0010 | clk = 0 | rst = 0
# Time = 3085000 | PC = 0011 | clk = 1 | rst = 0
# Time = 3090000 | PC = 0011 | clk = 0 | rst = 0
# Time = 3095000 | PC = 0012 | clk = 1 | rst = 0
# Time = 3100000 | PC = 0012 | clk = 0 | rst = 0
# Time = 3105000 | PC = 0013 | clk = 1 | rst = 0
# Time = 3110000 | PC = 0013 | clk = 0 | rst = 0
# Time = 3115000 | PC = 000a | clk = 1 | rst = 0
# Time = 3120000 | PC = 000a | clk = 0 | rst = 0
# Time = 3125000 | PC = 000b | clk = 1 | rst = 0
# Time = 3130000 | PC = 000b | clk = 0 | rst = 0
# Time = 3135000 | PC = 000c | clk = 1 | rst = 0
# Time = 3140000 | PC = 000c | clk = 0 | rst = 0
# Time = 3145000 | PC = 000d | clk = 1 | rst = 0
# Time = 3150000 | PC = 000d | clk = 0 | rst = 0
# Time = 3155000 | PC = 000e | clk = 1 | rst = 0
# Time = 3160000 | PC = 000e | clk = 0 | rst = 0
# Time = 3165000 | PC = 000f | clk = 1 | rst = 0
# Time = 3170000 | PC = 000f | clk = 0 | rst = 0
# Time = 3175000 | PC = 0014 | clk = 1 | rst = 0
# Time = 3180000 | PC = 0014 | clk = 0 | rst = 0
# Time = 3185000 | PC = 0015 | clk = 1 | rst = 0
# Time = 3190000 | PC = 0015 | clk = 0 | rst = 0
# Time = 3195000 | PC = 0016 | clk = 1 | rst = 0
# Time = 3200000 | PC = 0016 | clk = 0 | rst = 0
# Time = 3205000 | PC = 0017 | clk = 1 | rst = 0
# Time = 3210000 | PC = 0017 | clk = 0 | rst = 0
# Time = 3215000 | PC = 0018 | clk = 1 | rst = 0
# Time = 3220000 | PC = 0018 | clk = 0 | rst = 0
# Time = 3225000 | PC = 0019 | clk = 1 | rst = 0
# Time = 3230000 | PC = 0019 | clk = 0 | rst = 0
# Time = 3235000 | PC = 001a | clk = 1 | rst = 0
# Time = 3240000 | PC = 001a | clk = 0 | rst = 0
# Time = 3245000 | PC = 001b | clk = 1 | rst = 0
# Time = 3250000 | PC = 001b | clk = 0 | rst = 0
# Time = 3255000 | PC = 001c | clk = 1 | rst = 0
# Time = 3260000 | PC = 001c | clk = 0 | rst = 0
# Time = 3265000 | PC = 001d | clk = 1 | rst = 0
# Time = 3270000 | PC = 001d | clk = 0 | rst = 0
# Time = 3275000 | PC = 001e | clk = 1 | rst = 0
# Time = 3280000 | PC = 001e | clk = 0 | rst = 0
# Time = 3285000 | PC = 001f | clk = 1 | rst = 0
# Time = 3290000 | PC = 001f | clk = 0 | rst = 0
# Time = 3295000 | PC = 0020 | clk = 1 | rst = 0
# Time = 3300000 | PC = 0020 | clk = 0 | rst = 0
# Time = 3305000 | PC = 0021 | clk = 1 | rst = 0
# Time = 3310000 | PC = 0021 | clk = 0 | rst = 0
# Time = 3315000 | PC = 0022 | clk = 1 | rst = 0
# Time = 3320000 | PC = 0022 | clk = 0 | rst = 0
# Time = 3325000 | PC = 0023 | clk = 1 | rst = 0
# Time = 3330000 | PC = 0023 | clk = 0 | rst = 0
# Time = 3335000 | PC = 0024 | clk = 1 | rst = 0
# Time = 3340000 | PC = 0024 | clk = 0 | rst = 0
# Time = 3345000 | PC = 0025 | clk = 1 | rst = 0
# Time = 3350000 | PC = 0025 | clk = 0 | rst = 0
# Time = 3355000 | PC = 0026 | clk = 1 | rst = 0
# Time = 3360000 | PC = 0026 | clk = 0 | rst = 0
# Time = 3365000 | PC = 0027 | clk = 1 | rst = 0
# Time = 3370000 | PC = 0027 | clk = 0 | rst = 0
# Time = 3375000 | PC = 0028 | clk = 1 | rst = 0
# Time = 3380000 | PC = 0028 | clk = 0 | rst = 0
# Time = 3385000 | PC = 0029 | clk = 1 | rst = 0
# Time = 3390000 | PC = 0029 | clk = 0 | rst = 0
# Time = 3395000 | PC = 002a | clk = 1 | rst = 0
# Time = 3400000 | PC = 002a | clk = 0 | rst = 0
# Time = 3405000 | PC = 002b | clk = 1 | rst = 0
# Time = 3410000 | PC = 002b | clk = 0 | rst = 0
# Time = 3415000 | PC = 002c | clk = 1 | rst = 0
# Time = 3420000 | PC = 002c | clk = 0 | rst = 0
# Time = 3425000 | PC = 002d | clk = 1 | rst = 0
# Time = 3430000 | PC = 002d | clk = 0 | rst = 0
# Time = 3435000 | PC = 002e | clk = 1 | rst = 0
# Time = 3440000 | PC = 002e | clk = 0 | rst = 0
# Time = 3445000 | PC = 002f | clk = 1 | rst = 0
# Time = 3450000 | PC = 002f | clk = 0 | rst = 0
# Time = 3455000 | PC = 0030 | clk = 1 | rst = 0
# Time = 3460000 | PC = 0030 | clk = 0 | rst = 0
# Time = 3465000 | PC = 0031 | clk = 1 | rst = 0
# Time = 3470000 | PC = 0031 | clk = 0 | rst = 0
# Time = 3475000 | PC = 0032 | clk = 1 | rst = 0
# Time = 3480000 | PC = 0032 | clk = 0 | rst = 0
# Time = 3485000 | PC = 0033 | clk = 1 | rst = 0
# Time = 3490000 | PC = 0033 | clk = 0 | rst = 0
# Time = 3495000 | PC = 0034 | clk = 1 | rst = 0
# Time = 3500000 | PC = 0034 | clk = 0 | rst = 0
# Time = 3505000 | PC = 0035 | clk = 1 | rst = 0
# Time = 3510000 | PC = 0035 | clk = 0 | rst = 0
# Time = 3515000 | PC = 0036 | clk = 1 | rst = 0
# Time = 3520000 | PC = 0036 | clk = 0 | rst = 0
# Time = 3525000 | PC = 0037 | clk = 1 | rst = 0
# Time = 3530000 | PC = 0037 | clk = 0 | rst = 0
# Time = 3535000 | PC = 0038 | clk = 1 | rst = 0
# Time = 3540000 | PC = 0038 | clk = 0 | rst = 0
# Time = 3545000 | PC = 0039 | clk = 1 | rst = 0
# Time = 3550000 | PC = 0039 | clk = 0 | rst = 0
# Time = 3555000 | PC = 003a | clk = 1 | rst = 0
# Time = 3560000 | PC = 003a | clk = 0 | rst = 0
# Time = 3565000 | PC = 003b | clk = 1 | rst = 0
# Time = 3570000 | PC = 003b | clk = 0 | rst = 0
# Time = 3575000 | PC = 003c | clk = 1 | rst = 0
# Time = 3580000 | PC = 003c | clk = 0 | rst = 0
# Time = 3585000 | PC = 003d | clk = 1 | rst = 0
# Time = 3590000 | PC = 003d | clk = 0 | rst = 0
# Time = 3595000 | PC = 003e | clk = 1 | rst = 0
# Time = 3600000 | PC = 003e | clk = 0 | rst = 0
# Time = 3605000 | PC = 003f | clk = 1 | rst = 0
# Time = 3610000 | PC = 003f | clk = 0 | rst = 0
# Time = 3615000 | PC = 0040 | clk = 1 | rst = 0
# Time = 3620000 | PC = 0040 | clk = 0 | rst = 0
# Time = 3625000 | PC = 0041 | clk = 1 | rst = 0
# Time = 3630000 | PC = 0041 | clk = 0 | rst = 0
# Time = 3635000 | PC = 0042 | clk = 1 | rst = 0
# Time = 3640000 | PC = 0042 | clk = 0 | rst = 0
# Time = 3645000 | PC = 0043 | clk = 1 | rst = 0
# Time = 3650000 | PC = 0043 | clk = 0 | rst = 0
# Time = 3655000 | PC = 0044 | clk = 1 | rst = 0
# Time = 3660000 | PC = 0044 | clk = 0 | rst = 0
# Time = 3665000 | PC = 0045 | clk = 1 | rst = 0
# Time = 3670000 | PC = 0045 | clk = 0 | rst = 0
# Time = 3675000 | PC = 0046 | clk = 1 | rst = 0
# Time = 3680000 | PC = 0046 | clk = 0 | rst = 0
# Time = 3685000 | PC = 0047 | clk = 1 | rst = 0
# Time = 3690000 | PC = 0047 | clk = 0 | rst = 0
# Time = 3695000 | PC = 0048 | clk = 1 | rst = 0
# Time = 3700000 | PC = 0048 | clk = 0 | rst = 0
# Time = 3705000 | PC = 0049 | clk = 1 | rst = 0
# Time = 3710000 | PC = 0049 | clk = 0 | rst = 0
# Time = 3715000 | PC = 004a | clk = 1 | rst = 0
# Time = 3720000 | PC = 004a | clk = 0 | rst = 0
# Time = 3725000 | PC = 004b | clk = 1 | rst = 0
# Time = 3730000 | PC = 004b | clk = 0 | rst = 0
# Time = 3735000 | PC = 004c | clk = 1 | rst = 0
# Time = 3740000 | PC = 004c | clk = 0 | rst = 0
# Time = 3745000 | PC = 004d | clk = 1 | rst = 0
# Time = 3750000 | PC = 004d | clk = 0 | rst = 0
# Time = 3755000 | PC = 004e | clk = 1 | rst = 0
# Time = 3760000 | PC = 004e | clk = 0 | rst = 0
# Time = 3765000 | PC = 004f | clk = 1 | rst = 0
# Time = 3770000 | PC = 004f | clk = 0 | rst = 0
# Time = 3775000 | PC = 0050 | clk = 1 | rst = 0
# Time = 3780000 | PC = 0050 | clk = 0 | rst = 0
# Time = 3785000 | PC = 0051 | clk = 1 | rst = 0
# Time = 3790000 | PC = 0051 | clk = 0 | rst = 0
# Time = 3795000 | PC = 0052 | clk = 1 | rst = 0
# Time = 3800000 | PC = 0052 | clk = 0 | rst = 0
# Time = 3805000 | PC = 0053 | clk = 1 | rst = 0
# Time = 3810000 | PC = 0053 | clk = 0 | rst = 0
# Time = 3815000 | PC = 0054 | clk = 1 | rst = 0
# Time = 3820000 | PC = 0054 | clk = 0 | rst = 0
# Time = 3825000 | PC = 0055 | clk = 1 | rst = 0
# Time = 3830000 | PC = 0055 | clk = 0 | rst = 0
# Time = 3835000 | PC = 0056 | clk = 1 | rst = 0
# Time = 3840000 | PC = 0056 | clk = 0 | rst = 0
# Time = 3845000 | PC = 0057 | clk = 1 | rst = 0
# Time = 3850000 | PC = 0057 | clk = 0 | rst = 0
# Time = 3855000 | PC = 0058 | clk = 1 | rst = 0
# Time = 3860000 | PC = 0058 | clk = 0 | rst = 0
# Time = 3865000 | PC = 0059 | clk = 1 | rst = 0
# Time = 3870000 | PC = 0059 | clk = 0 | rst = 0
# Time = 3875000 | PC = 005a | clk = 1 | rst = 0
# Time = 3880000 | PC = 005a | clk = 0 | rst = 0
# Time = 3885000 | PC = 005b | clk = 1 | rst = 0
# Time = 3890000 | PC = 005b | clk = 0 | rst = 0
# Time = 3895000 | PC = 005c | clk = 1 | rst = 0
# Time = 3900000 | PC = 005c | clk = 0 | rst = 0
# Time = 3905000 | PC = 005d | clk = 1 | rst = 0
# Time = 3910000 | PC = 005d | clk = 0 | rst = 0
# Time = 3915000 | PC = 005e | clk = 1 | rst = 0
# Time = 3920000 | PC = 005e | clk = 0 | rst = 0
# Time = 3925000 | PC = 005f | clk = 1 | rst = 0
# Time = 3930000 | PC = 005f | clk = 0 | rst = 0
# Time = 3935000 | PC = 0060 | clk = 1 | rst = 0
# Time = 3940000 | PC = 0060 | clk = 0 | rst = 0
# Time = 3945000 | PC = 0061 | clk = 1 | rst = 0
# Time = 3950000 | PC = 0061 | clk = 0 | rst = 0
# Time = 3955000 | PC = 0062 | clk = 1 | rst = 0
# Time = 3960000 | PC = 0062 | clk = 0 | rst = 0
# Time = 3965000 | PC = 0063 | clk = 1 | rst = 0
# Time = 3970000 | PC = 0063 | clk = 0 | rst = 0
# Time = 3975000 | PC = 0064 | clk = 1 | rst = 0
# Time = 3980000 | PC = 0064 | clk = 0 | rst = 0
# Time = 3985000 | PC = 0065 | clk = 1 | rst = 0
# Time = 3990000 | PC = 0065 | clk = 0 | rst = 0
# Time = 3995000 | PC = 0066 | clk = 1 | rst = 0
# Time = 4000000 | PC = 0066 | clk = 0 | rst = 0
# Time = 4005000 | PC = 0067 | clk = 1 | rst = 0
# Time = 4010000 | PC = 0067 | clk = 0 | rst = 0
# Time = 4015000 | PC = 0068 | clk = 1 | rst = 0
# Time = 4020000 | PC = 0068 | clk = 0 | rst = 0
# Time = 4025000 | PC = 0069 | clk = 1 | rst = 0
# Time = 4030000 | PC = 0069 | clk = 0 | rst = 0
# Time = 4035000 | PC = 006a | clk = 1 | rst = 0
# Time = 4040000 | PC = 006a | clk = 0 | rst = 0
# Time = 4045000 | PC = 006b | clk = 1 | rst = 0
# Time = 4050000 | PC = 006b | clk = 0 | rst = 0
# Time = 4055000 | PC = 006c | clk = 1 | rst = 0
# Time = 4060000 | PC = 006c | clk = 0 | rst = 0
# Time = 4065000 | PC = 006d | clk = 1 | rst = 0
# Time = 4070000 | PC = 006d | clk = 0 | rst = 0
# Time = 4075000 | PC = 006e | clk = 1 | rst = 0
# Time = 4080000 | PC = 006e | clk = 0 | rst = 0
# Time = 4085000 | PC = 006f | clk = 1 | rst = 0
# Time = 4090000 | PC = 006f | clk = 0 | rst = 0
# Time = 4095000 | PC = 0070 | clk = 1 | rst = 0
# Time = 4100000 | PC = 0070 | clk = 0 | rst = 0
# Time = 4105000 | PC = 0071 | clk = 1 | rst = 0
# Time = 4110000 | PC = 0071 | clk = 0 | rst = 0
# Time = 4115000 | PC = 0072 | clk = 1 | rst = 0
# Time = 4120000 | PC = 0072 | clk = 0 | rst = 0
# Time = 4125000 | PC = 0073 | clk = 1 | rst = 0
# Time = 4130000 | PC = 0073 | clk = 0 | rst = 0
# Time = 4135000 | PC = 0074 | clk = 1 | rst = 0
# Time = 4140000 | PC = 0074 | clk = 0 | rst = 0
# Time = 4145000 | PC = 0075 | clk = 1 | rst = 0
# Time = 4150000 | PC = 0075 | clk = 0 | rst = 0
# Time = 4155000 | PC = 0076 | clk = 1 | rst = 0
# Time = 4160000 | PC = 0076 | clk = 0 | rst = 0
# Time = 4165000 | PC = 0077 | clk = 1 | rst = 0
# Time = 4170000 | PC = 0077 | clk = 0 | rst = 0
# Time = 4175000 | PC = 0078 | clk = 1 | rst = 0
# Time = 4180000 | PC = 0078 | clk = 0 | rst = 0
# Time = 4185000 | PC = 0079 | clk = 1 | rst = 0
# Time = 4190000 | PC = 0079 | clk = 0 | rst = 0
# Time = 4195000 | PC = 007a | clk = 1 | rst = 0
# Time = 4200000 | PC = 007a | clk = 0 | rst = 0
# Time = 4205000 | PC = 007b | clk = 1 | rst = 0
# Time = 4210000 | PC = 007b | clk = 0 | rst = 0
# Time = 4215000 | PC = 007c | clk = 1 | rst = 0
# Time = 4220000 | PC = 007c | clk = 0 | rst = 0
# Time = 4225000 | PC = 007d | clk = 1 | rst = 0
# Time = 4230000 | PC = 007d | clk = 0 | rst = 0
# Time = 4235000 | PC = 007e | clk = 1 | rst = 0
# Time = 4240000 | PC = 007e | clk = 0 | rst = 0
# Time = 4245000 | PC = 007f | clk = 1 | rst = 0
# Time = 4250000 | PC = 007f | clk = 0 | rst = 0
# Time = 4255000 | PC = 0080 | clk = 1 | rst = 0
# Time = 4260000 | PC = 0080 | clk = 0 | rst = 0
# Time = 4265000 | PC = 0081 | clk = 1 | rst = 0
# Time = 4270000 | PC = 0081 | clk = 0 | rst = 0
# Time = 4275000 | PC = 0082 | clk = 1 | rst = 0
# Time = 4280000 | PC = 0082 | clk = 0 | rst = 0
# Time = 4285000 | PC = 0083 | clk = 1 | rst = 0
# Time = 4290000 | PC = 0083 | clk = 0 | rst = 0
# Time = 4295000 | PC = 0084 | clk = 1 | rst = 0
# Time = 4300000 | PC = 0084 | clk = 0 | rst = 0
# Time = 4305000 | PC = 0085 | clk = 1 | rst = 0
# Time = 4310000 | PC = 0085 | clk = 0 | rst = 0
# Time = 4315000 | PC = 0086 | clk = 1 | rst = 0
# Time = 4320000 | PC = 0086 | clk = 0 | rst = 0
# Time = 4325000 | PC = 0087 | clk = 1 | rst = 0
# Time = 4330000 | PC = 0087 | clk = 0 | rst = 0
# Time = 4335000 | PC = 0088 | clk = 1 | rst = 0
# Time = 4340000 | PC = 0088 | clk = 0 | rst = 0
# Time = 4345000 | PC = 0089 | clk = 1 | rst = 0
# Time = 4350000 | PC = 0089 | clk = 0 | rst = 0
# Time = 4355000 | PC = 008a | clk = 1 | rst = 0
# Time = 4360000 | PC = 008a | clk = 0 | rst = 0
# Time = 4365000 | PC = 008b | clk = 1 | rst = 0
# Time = 4370000 | PC = 008b | clk = 0 | rst = 0
# Time = 4375000 | PC = 008c | clk = 1 | rst = 0
# Time = 4380000 | PC = 008c | clk = 0 | rst = 0
# Time = 4385000 | PC = 008d | clk = 1 | rst = 0
# Time = 4390000 | PC = 008d | clk = 0 | rst = 0
# Time = 4395000 | PC = 008e | clk = 1 | rst = 0
# Time = 4400000 | PC = 008e | clk = 0 | rst = 0
# Time = 4405000 | PC = 008f | clk = 1 | rst = 0
# Time = 4410000 | PC = 008f | clk = 0 | rst = 0
# Time = 4415000 | PC = 0090 | clk = 1 | rst = 0
# Time = 4420000 | PC = 0090 | clk = 0 | rst = 0
# Time = 4425000 | PC = 0091 | clk = 1 | rst = 0
# Time = 4430000 | PC = 0091 | clk = 0 | rst = 0
# Time = 4435000 | PC = 0092 | clk = 1 | rst = 0
# Time = 4440000 | PC = 0092 | clk = 0 | rst = 0
# Time = 4445000 | PC = 0093 | clk = 1 | rst = 0
# Time = 4450000 | PC = 0093 | clk = 0 | rst = 0
# Time = 4455000 | PC = 0094 | clk = 1 | rst = 0
# Time = 4460000 | PC = 0094 | clk = 0 | rst = 0
# Time = 4465000 | PC = 0095 | clk = 1 | rst = 0
# Time = 4470000 | PC = 0095 | clk = 0 | rst = 0
# Time = 4475000 | PC = 0096 | clk = 1 | rst = 0
# Time = 4480000 | PC = 0096 | clk = 0 | rst = 0
# Time = 4485000 | PC = 0097 | clk = 1 | rst = 0
# Time = 4490000 | PC = 0097 | clk = 0 | rst = 0
# Time = 4495000 | PC = 0098 | clk = 1 | rst = 0
# Time = 4500000 | PC = 0098 | clk = 0 | rst = 0
# Time = 4505000 | PC = 0099 | clk = 1 | rst = 0
# Time = 4510000 | PC = 0099 | clk = 0 | rst = 0
# Time = 4515000 | PC = 009a | clk = 1 | rst = 0
# Time = 4520000 | PC = 009a | clk = 0 | rst = 0
# Time = 4525000 | PC = 009b | clk = 1 | rst = 0
# Time = 4530000 | PC = 009b | clk = 0 | rst = 0
# Time = 4535000 | PC = 009c | clk = 1 | rst = 0
# Time = 4540000 | PC = 009c | clk = 0 | rst = 0
# Time = 4545000 | PC = 009d | clk = 1 | rst = 0
# Time = 4550000 | PC = 009d | clk = 0 | rst = 0
# Time = 4555000 | PC = 009e | clk = 1 | rst = 0
# Time = 4560000 | PC = 009e | clk = 0 | rst = 0
# Time = 4565000 | PC = 009f | clk = 1 | rst = 0
# ** Note: $stop    : C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v(40)
#    Time: 4570 ns  Iteration: 0  Instance: /single_cycle_tb1
# Break in Module single_cycle_tb1 at C:/Users/shara/Desktop/JoSCD/Development Phase/Single_Cycle_Code/single_cycle_tb1.v line 40
# End time: 11:12:30 on Nov 25,2024, Elapsed time: 0:01:20
# Errors: 0, Warnings: 4
