Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_010.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3194089 heartbeat IPC: 3.13078 cumulative IPC: 3.13078 (Simulation time: 0 hr 2 min 41 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6385353 heartbeat IPC: 3.13356 cumulative IPC: 3.13217 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9579823 heartbeat IPC: 3.13041 cumulative IPC: 3.13158 (Simulation time: 0 hr 7 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12770763 heartbeat IPC: 3.13387 cumulative IPC: 3.13215 (Simulation time: 0 hr 10 min 32 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15967579 heartbeat IPC: 3.12811 cumulative IPC: 3.13135 (Simulation time: 0 hr 13 min 28 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15967579 (Simulation time: 0 hr 13 min 28 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 23156261 heartbeat IPC: 1.39108 cumulative IPC: 1.39108 (Simulation time: 0 hr 15 min 47 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30371539 heartbeat IPC: 1.38595 cumulative IPC: 1.38851 (Simulation time: 0 hr 17 min 49 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37628774 heartbeat IPC: 1.37794 cumulative IPC: 1.38497 (Simulation time: 0 hr 19 min 56 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 44671909 heartbeat IPC: 1.41982 cumulative IPC: 1.39352 (Simulation time: 0 hr 22 min 5 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 65273591 heartbeat IPC: 0.485397 cumulative IPC: 1.01408 (Simulation time: 0 hr 25 min 9 sec) 
Finished CPU 0 instructions: 50000000 cycles: 49306012 cumulative IPC: 1.01408 (Simulation time: 0 hr 25 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.01408 instructions: 50000000 cycles: 49306012
L1D TOTAL     ACCESS:   19886274  HIT:   16661118  MISS:    3225156
L1D LOAD      ACCESS:    7699642  HIT:    6106523  MISS:    1593119
L1D RFO       ACCESS:    4710510  HIT:    4616213  MISS:      94297
L1D PREFETCH  ACCESS:    7476122  HIT:    5938382  MISS:    1537740
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7732432  ISSUED:    7635635  USEFUL:     117208  USELESS:    1420504
L1D AVERAGE MISS LATENCY: 22.7794 cycles
L1I TOTAL     ACCESS:   16845366  HIT:   15106926  MISS:    1738440
L1I LOAD      ACCESS:    9981675  HIT:    9916943  MISS:      64732
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6863691  HIT:    5189983  MISS:    1673708
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7586329  ISSUED:    7203889  USEFUL:    1209536  USELESS:     464111
L1I AVERAGE MISS LATENCY: 30.3616 cycles
L2C TOTAL     ACCESS:    6395138  HIT:    5249461  MISS:    1145677
L2C LOAD      ACCESS:    1606293  HIT:    1371747  MISS:     234546
L2C RFO       ACCESS:      93276  HIT:      48018  MISS:      45258
L2C PREFETCH  ACCESS:    4430226  HIT:    3565606  MISS:     864620
L2C WRITEBACK ACCESS:     265343  HIT:     264090  MISS:       1253
L2C PREFETCH  REQUESTED:    5749129  ISSUED:    5745923  USEFUL:      22469  USELESS:     843387
L2C AVERAGE MISS LATENCY: 45.3585 cycles
LLC TOTAL     ACCESS:    2370178  HIT:    2241469  MISS:     128709
LLC LOAD      ACCESS:     234453  HIT:     217011  MISS:      17442
LLC RFO       ACCESS:      45252  HIT:      35840  MISS:       9412
LLC PREFETCH  ACCESS:    1939952  HIT:    1838239  MISS:     101713
LLC WRITEBACK ACCESS:     150521  HIT:     150379  MISS:        142
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       9956  USELESS:      92351
LLC AVERAGE MISS LATENCY: 175.372 cycles
Major fault: 0 Minor fault: 5607
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18834  ROW_BUFFER_MISS:     109715
 DBUS_CONGESTED:      56848
 WQ ROW_BUFFER_HIT:      10248  ROW_BUFFER_MISS:      44165  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.5528% MPKI: 0.89798 Average ROB Occupancy at Mispredict: 130.76

Branch types
NOT_BRANCH: 39958787 79.9176%
BRANCH_DIRECT_JUMP: 449946 0.899892%
BRANCH_INDIRECT: 140210 0.28042%
BRANCH_CONDITIONAL: 7679677 15.3594%
BRANCH_DIRECT_CALL: 701578 1.40316%
BRANCH_INDIRECT_CALL: 168971 0.337942%
BRANCH_RETURN: 900560 1.80112%
BRANCH_OTHER: 0 0%

