

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V'
================================================================
* Date:           Thu Mar 13 13:03:59 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                 Loop Name                                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +---------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kc = alloca i32 1" [merged_conv_top.cpp:153]   --->   Operation 14 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kr = alloca i32 1" [merged_conv_top.cpp:152]   --->   Operation 15 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten113 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ic2 = alloca i32 1" [merged_conv_top.cpp:151]   --->   Operation 17 'alloca' 'ic2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten129 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%oc2 = alloca i32 1" [merged_conv_top.cpp:150]   --->   Operation 19 'alloca' 'oc2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten158 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast44_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %p_cast44"   --->   Operation 21 'read' 'p_cast44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weight"   --->   Operation 22 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln104_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln104"   --->   Operation 23 'read' 'zext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln131_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %mul_ln131"   --->   Operation 24 'read' 'mul_ln131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln150_read = read i35 @_ssdm_op_Read.ap_auto.i35, i35 %zext_ln150"   --->   Operation 25 'read' 'zext_ln150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln131_1_read = read i68 @_ssdm_op_Read.ap_auto.i68, i68 %mul_ln131_1"   --->   Operation 26 'read' 'mul_ln131_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast44_cast = zext i38 %p_cast44_read"   --->   Operation 27 'zext' 'p_cast44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln104_cast = zext i32 %zext_ln104_read"   --->   Operation 28 'zext' 'zext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln150_cast = zext i35 %zext_ln150_read"   --->   Operation 29 'zext' 'zext_ln150_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem1, void @empty_15, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_20, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i68 0, i68 %indvar_flatten158"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln150 = store i31 0, i31 %oc2" [merged_conv_top.cpp:150]   --->   Operation 32 'store' 'store_ln150' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i36 0, i36 %indvar_flatten129"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln151 = store i31 0, i31 %ic2" [merged_conv_top.cpp:151]   --->   Operation 34 'store' 'store_ln151' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten113"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln152 = store i2 0, i2 %kr" [merged_conv_top.cpp:152]   --->   Operation 36 'store' 'store_ln152' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln153 = store i2 0, i2 %kc" [merged_conv_top.cpp:153]   --->   Operation 37 'store' 'store_ln153' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc191"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten113_load = load i4 %indvar_flatten113" [merged_conv_top.cpp:152]   --->   Operation 39 'load' 'indvar_flatten113_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten129_load = load i36 %indvar_flatten129" [merged_conv_top.cpp:151]   --->   Operation 40 'load' 'indvar_flatten129_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten158_load = load i68 %indvar_flatten158" [merged_conv_top.cpp:150]   --->   Operation 41 'load' 'indvar_flatten158_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln150 = icmp_eq  i68 %indvar_flatten158_load, i68 %mul_ln131_1_read" [merged_conv_top.cpp:150]   --->   Operation 43 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.11ns)   --->   "%add_ln150_1 = add i68 %indvar_flatten158_load, i68 1" [merged_conv_top.cpp:150]   --->   Operation 44 'add' 'add_ln150_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %for.inc200.loopexit, void %for.inc221.preheader.exitStub" [merged_conv_top.cpp:150]   --->   Operation 45 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kc_load = load i2 %kc" [merged_conv_top.cpp:153]   --->   Operation 46 'load' 'kc_load' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%kr_load = load i2 %kr"   --->   Operation 47 'load' 'kr_load' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ic2_load = load i31 %ic2"   --->   Operation 48 'load' 'ic2_load' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%oc2_load = load i31 %oc2" [merged_conv_top.cpp:150]   --->   Operation 49 'load' 'oc2_load' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.00ns)   --->   "%add_ln150 = add i31 %oc2_load, i31 1" [merged_conv_top.cpp:150]   --->   Operation 50 'add' 'add_ln150' <Predicate = (!icmp_ln150)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.02ns)   --->   "%icmp_ln151 = icmp_eq  i36 %indvar_flatten129_load, i36 %mul_ln131_read" [merged_conv_top.cpp:151]   --->   Operation 52 'icmp' 'icmp_ln151' <Predicate = (!icmp_ln150)> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln150 = select i1 %icmp_ln151, i31 0, i31 %ic2_load" [merged_conv_top.cpp:150]   --->   Operation 53 'select' 'select_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.00ns)   --->   "%first_iter_10343 = icmp_eq  i31 %ic2_load, i31 0"   --->   Operation 54 'icmp' 'first_iter_10343' <Predicate = (!icmp_ln150)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_1)   --->   "%or_ln150 = or i1 %icmp_ln151, i1 %first_iter_10343" [merged_conv_top.cpp:150]   --->   Operation 55 'or' 'or_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.54ns)   --->   "%first_iter_9346 = icmp_eq  i2 %kr_load, i2 0"   --->   Operation 56 'icmp' 'first_iter_9346' <Predicate = (!icmp_ln150)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node first_iter_9_mid2)   --->   "%or_ln150_1 = or i1 %icmp_ln151, i1 %first_iter_9346" [merged_conv_top.cpp:150]   --->   Operation 57 'or' 'or_ln150_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns)   --->   "%xor_ln150 = xor i1 %icmp_ln151, i1 1" [merged_conv_top.cpp:150]   --->   Operation 58 'xor' 'xor_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.54ns)   --->   "%icmp_ln153 = icmp_eq  i2 %kc_load, i2 3" [merged_conv_top.cpp:153]   --->   Operation 59 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln150)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.79ns)   --->   "%icmp_ln152 = icmp_eq  i4 %indvar_flatten113_load, i4 9" [merged_conv_top.cpp:152]   --->   Operation 60 'icmp' 'icmp_ln152' <Predicate = (!icmp_ln150)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns)   --->   "%and_ln150_1 = and i1 %icmp_ln152, i1 %xor_ln150" [merged_conv_top.cpp:150]   --->   Operation 61 'and' 'and_ln150_1' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.41ns)   --->   "%select_ln150_1 = select i1 %icmp_ln151, i31 %add_ln150, i31 %oc2_load" [merged_conv_top.cpp:150]   --->   Operation 62 'select' 'select_ln150_1' <Predicate = (!icmp_ln150)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i31 %select_ln150_1" [merged_conv_top.cpp:151]   --->   Operation 63 'trunc' 'trunc_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%add_ln151 = add i31 %select_ln150, i31 1" [merged_conv_top.cpp:151]   --->   Operation 64 'add' 'add_ln151' <Predicate = (!icmp_ln150)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.28ns)   --->   "%or_ln151 = or i1 %and_ln150_1, i1 %icmp_ln151" [merged_conv_top.cpp:151]   --->   Operation 65 'or' 'or_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.17ns)   --->   "%select_ln151 = select i1 %or_ln151, i2 0, i2 %kr_load" [merged_conv_top.cpp:151]   --->   Operation 66 'select' 'select_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.00ns)   --->   "%first_iter_10_mid1 = icmp_eq  i31 %add_ln151, i31 0" [merged_conv_top.cpp:151]   --->   Operation 67 'icmp' 'first_iter_10_mid1' <Predicate = (!icmp_ln150)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln151_1 = select i1 %and_ln150_1, i1 %first_iter_10_mid1, i1 %or_ln150" [merged_conv_top.cpp:151]   --->   Operation 68 'select' 'select_ln151_1' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node first_iter_9_mid2)   --->   "%or_ln151_1 = or i1 %and_ln150_1, i1 %or_ln150_1" [merged_conv_top.cpp:151]   --->   Operation 69 'or' 'or_ln151_1' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln151)   --->   "%xor_ln151 = xor i1 %icmp_ln152, i1 1" [merged_conv_top.cpp:151]   --->   Operation 70 'xor' 'xor_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln151)   --->   "%or_ln151_2 = or i1 %icmp_ln151, i1 %xor_ln151" [merged_conv_top.cpp:151]   --->   Operation 71 'or' 'or_ln151_2' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln151)   --->   "%and_ln150 = and i1 %or_ln151_2, i1 %xor_ln150" [merged_conv_top.cpp:150]   --->   Operation 72 'and' 'and_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln151 = and i1 %and_ln150, i1 %icmp_ln153" [merged_conv_top.cpp:151]   --->   Operation 73 'and' 'and_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.41ns)   --->   "%select_ln151_2 = select i1 %and_ln150_1, i31 %add_ln151, i31 %select_ln150" [merged_conv_top.cpp:151]   --->   Operation 74 'select' 'select_ln151_2' <Predicate = (!icmp_ln150)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.54ns)   --->   "%add_ln152 = add i2 %select_ln151, i2 1" [merged_conv_top.cpp:152]   --->   Operation 75 'add' 'add_ln152' <Predicate = (!icmp_ln150)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node kc_mid2)   --->   "%empty_53 = or i1 %and_ln151, i1 %and_ln150_1" [merged_conv_top.cpp:151]   --->   Operation 76 'or' 'empty_53' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node kc_mid2)   --->   "%empty_54 = or i1 %empty_53, i1 %icmp_ln151" [merged_conv_top.cpp:151]   --->   Operation 77 'or' 'empty_54' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%kc_mid2 = select i1 %empty_54, i2 0, i2 %kc_load" [merged_conv_top.cpp:151]   --->   Operation 78 'select' 'kc_mid2' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%first_iter_9_mid1 = icmp_eq  i2 %add_ln152, i2 0" [merged_conv_top.cpp:152]   --->   Operation 79 'icmp' 'first_iter_9_mid1' <Predicate = (!icmp_ln150)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%first_iter_9_mid2 = select i1 %and_ln151, i1 %first_iter_9_mid1, i1 %or_ln151_1" [merged_conv_top.cpp:151]   --->   Operation 80 'select' 'first_iter_9_mid2' <Predicate = (!icmp_ln150)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.17ns)   --->   "%select_ln152 = select i1 %and_ln151, i2 %add_ln152, i2 %select_ln151" [merged_conv_top.cpp:152]   --->   Operation 81 'select' 'select_ln152' <Predicate = (!icmp_ln150)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.54ns)   --->   "%first_iter_8 = icmp_eq  i2 %kc_mid2, i2 0" [merged_conv_top.cpp:151]   --->   Operation 82 'icmp' 'first_iter_8' <Predicate = (!icmp_ln150)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i31 %select_ln150_1" [merged_conv_top.cpp:150]   --->   Operation 83 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.01ns)   --->   "%empty_55 = add i33 %zext_ln150_1, i33 %zext_ln104_cast" [merged_conv_top.cpp:150]   --->   Operation 84 'add' 'empty_55' <Predicate = (!icmp_ln150)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i33.i13, i33 %empty_55, i13 0" [merged_conv_top.cpp:150]   --->   Operation 85 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl = zext i46 %tmp" [merged_conv_top.cpp:150]   --->   Operation 86 'zext' 'p_shl' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i33.i10, i33 %empty_55, i10 0" [merged_conv_top.cpp:150]   --->   Operation 87 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl17 = zext i43 %tmp_5" [merged_conv_top.cpp:150]   --->   Operation 88 'zext' 'p_shl17' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.07ns)   --->   "%empty_56 = add i47 %p_shl, i47 %p_shl17" [merged_conv_top.cpp:150]   --->   Operation 89 'add' 'empty_56' <Predicate = (!icmp_ln150)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast49 = zext i47 %empty_56" [merged_conv_top.cpp:150]   --->   Operation 90 'zext' 'p_cast49' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i64 %p_cast49, i64 %weight_read" [merged_conv_top.cpp:150]   --->   Operation 91 'add' 'tmp6' <Predicate = (!icmp_ln150)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 92 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%empty_57 = add i64 %tmp6, i64 %p_cast44_cast" [merged_conv_top.cpp:150]   --->   Operation 92 'add' 'empty_57' <Predicate = (!icmp_ln150)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_57, i32 2, i32 63" [merged_conv_top.cpp:151]   --->   Operation 93 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i62 %trunc_ln3" [merged_conv_top.cpp:151]   --->   Operation 94 'sext' 'sext_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mem1_addr = getelementptr i32 %mem1, i64 %sext_ln151" [merged_conv_top.cpp:151]   --->   Operation 95 'getelementptr' 'mem1_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %first_iter_8, void %for.inc191.split, void %new.body.VITIS_LOOP_153_20" [merged_conv_top.cpp:153]   --->   Operation 96 'br' 'br_ln153' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %first_iter_9_mid2, void %for.first.iter.for.inc191, void %new.body.VITIS_LOOP_152_19" [merged_conv_top.cpp:152]   --->   Operation 97 'br' 'br_ln152' <Predicate = (!icmp_ln150 & first_iter_8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %select_ln151_1, void %for.first.iter.VITIS_LOOP_153_20, void %for.first.iter.VITIS_LOOP_152_19" [merged_conv_top.cpp:151]   --->   Operation 98 'br' 'br_ln151' <Predicate = (!icmp_ln150 & first_iter_8 & first_iter_9_mid2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.first.iter.for.inc191" [merged_conv_top.cpp:152]   --->   Operation 99 'br' 'br_ln152' <Predicate = (!icmp_ln150 & first_iter_8 & first_iter_9_mid2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc191.split" [merged_conv_top.cpp:153]   --->   Operation 100 'br' 'br_ln153' <Predicate = (!icmp_ln150 & first_iter_8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln151, i6 0" [merged_conv_top.cpp:151]   --->   Operation 101 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty = trunc i31 %select_ln151_2" [merged_conv_top.cpp:151]   --->   Operation 102 'trunc' 'empty' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.80ns)   --->   "%empty_50 = add i12 %tmp_s, i12 %empty" [merged_conv_top.cpp:151]   --->   Operation 103 'add' 'empty_50' <Predicate = (!icmp_ln150)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.73ns)   --->   "%switch_ln154 = switch i2 %select_ln152, void %arrayidx19014.case.2, i2 0, void %arrayidx19014.case.0, i2 1, void %arrayidx19014.case.1" [merged_conv_top.cpp:154]   --->   Operation 104 'switch' 'switch_ln154' <Predicate = (!icmp_ln150)> <Delay = 0.73>
ST_2 : Operation 105 [1/1] (0.73ns)   --->   "%switch_ln154 = switch i2 %kc_mid2, void %arrayidx19014.case.261, i2 0, void %arrayidx19014.case.059, i2 1, void %arrayidx19014.case.160" [merged_conv_top.cpp:154]   --->   Operation 105 'switch' 'switch_ln154' <Predicate = (!icmp_ln150 & select_ln152 == 1)> <Delay = 0.73>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit" [merged_conv_top.cpp:154]   --->   Operation 106 'br' 'br_ln154' <Predicate = (!icmp_ln150 & select_ln152 == 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.73ns)   --->   "%switch_ln154 = switch i2 %kc_mid2, void %arrayidx19014.case.256, i2 0, void %arrayidx19014.case.054, i2 1, void %arrayidx19014.case.155" [merged_conv_top.cpp:154]   --->   Operation 107 'switch' 'switch_ln154' <Predicate = (!icmp_ln150 & select_ln152 == 0)> <Delay = 0.73>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit" [merged_conv_top.cpp:154]   --->   Operation 108 'br' 'br_ln154' <Predicate = (!icmp_ln150 & select_ln152 == 0)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.73ns)   --->   "%switch_ln154 = switch i2 %kc_mid2, void %arrayidx19014.case.266, i2 0, void %arrayidx19014.case.064, i2 1, void %arrayidx19014.case.165" [merged_conv_top.cpp:154]   --->   Operation 109 'switch' 'switch_ln154' <Predicate = (!icmp_ln150 & select_ln152 != 0 & select_ln152 != 1)> <Delay = 0.73>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit" [merged_conv_top.cpp:154]   --->   Operation 110 'br' 'br_ln154' <Predicate = (!icmp_ln150 & select_ln152 != 0 & select_ln152 != 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.54ns)   --->   "%add_ln153 = add i2 %kc_mid2, i2 1" [merged_conv_top.cpp:153]   --->   Operation 111 'add' 'add_ln153' <Predicate = (!icmp_ln150)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln152_1 = add i4 %indvar_flatten113_load, i4 1" [merged_conv_top.cpp:152]   --->   Operation 112 'add' 'add_ln152_1' <Predicate = (!icmp_ln150)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.39ns)   --->   "%select_ln152_1 = select i1 %or_ln151, i4 1, i4 %add_ln152_1" [merged_conv_top.cpp:152]   --->   Operation 113 'select' 'select_ln152_1' <Predicate = (!icmp_ln150)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.02ns)   --->   "%add_ln151_1 = add i36 %indvar_flatten129_load, i36 1" [merged_conv_top.cpp:151]   --->   Operation 114 'add' 'add_ln151_1' <Predicate = (!icmp_ln150)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.37ns)   --->   "%select_ln151_3 = select i1 %icmp_ln151, i36 1, i36 %add_ln151_1" [merged_conv_top.cpp:151]   --->   Operation 115 'select' 'select_ln151_3' <Predicate = (!icmp_ln150)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln150 = store i68 %add_ln150_1, i68 %indvar_flatten158" [merged_conv_top.cpp:150]   --->   Operation 116 'store' 'store_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln150 = store i31 %select_ln150_1, i31 %oc2" [merged_conv_top.cpp:150]   --->   Operation 117 'store' 'store_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln151 = store i36 %select_ln151_3, i36 %indvar_flatten129" [merged_conv_top.cpp:151]   --->   Operation 118 'store' 'store_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln151 = store i31 %select_ln151_2, i31 %ic2" [merged_conv_top.cpp:151]   --->   Operation 119 'store' 'store_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln152 = store i4 %select_ln152_1, i4 %indvar_flatten113" [merged_conv_top.cpp:152]   --->   Operation 120 'store' 'store_ln152' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln152 = store i2 %select_ln152, i2 %kr" [merged_conv_top.cpp:152]   --->   Operation 121 'store' 'store_ln152' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln153 = store i2 %add_ln153, i2 %kc" [merged_conv_top.cpp:153]   --->   Operation 122 'store' 'store_ln153' <Predicate = (!icmp_ln150)> <Delay = 0.42>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc191" [merged_conv_top.cpp:153]   --->   Operation 123 'br' 'br_ln153' <Predicate = (!icmp_ln150)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 124 [8/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 124 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 125 [7/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 125 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 126 [6/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 126 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 127 [5/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 127 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 128 [4/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 128 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 129 [3/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 129 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 130 [2/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 130 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 131 [1/8] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem1_addr, i64 %zext_ln150_cast" [merged_conv_top.cpp:151]   --->   Operation 131 'readreq' 'empty_52' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln151 = br void %for.first.iter.VITIS_LOOP_153_20" [merged_conv_top.cpp:151]   --->   Operation 132 'br' 'br_ln151' <Predicate = (first_iter_8 & first_iter_9_mid2 & select_ln151_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 133 [1/1] (7.30ns)   --->   "%mem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem1_addr" [merged_conv_top.cpp:155]   --->   Operation 133 'read' 'mem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln155 = bitcast i32 %mem1_addr_read" [merged_conv_top.cpp:155]   --->   Operation 134 'bitcast' 'bitcast_ln155' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln150)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_50" [merged_conv_top.cpp:151]   --->   Operation 135 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%localW_addr = getelementptr i32 %localW, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 136 'getelementptr' 'localW_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%localW_1_addr = getelementptr i32 %localW_1, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 137 'getelementptr' 'localW_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%localW_2_addr = getelementptr i32 %localW_2, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 138 'getelementptr' 'localW_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%localW_3_addr = getelementptr i32 %localW_3, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 139 'getelementptr' 'localW_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%localW_4_addr = getelementptr i32 %localW_4, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 140 'getelementptr' 'localW_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%localW_5_addr = getelementptr i32 %localW_5, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 141 'getelementptr' 'localW_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%localW_6_addr = getelementptr i32 %localW_6, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 142 'getelementptr' 'localW_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%localW_7_addr = getelementptr i32 %localW_7, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 143 'getelementptr' 'localW_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%localW_8_addr = getelementptr i32 %localW_8, i64 0, i64 %p_cast" [merged_conv_top.cpp:151]   --->   Operation 144 'getelementptr' 'localW_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln153 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [merged_conv_top.cpp:153]   --->   Operation 145 'specpipeline' 'specpipeline_ln153' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_4_addr" [merged_conv_top.cpp:154]   --->   Operation 146 'store' 'store_ln154' <Predicate = (select_ln152 == 1 & kc_mid2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit58" [merged_conv_top.cpp:154]   --->   Operation 147 'br' 'br_ln154' <Predicate = (select_ln152 == 1 & kc_mid2 == 1)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_3_addr" [merged_conv_top.cpp:154]   --->   Operation 148 'store' 'store_ln154' <Predicate = (select_ln152 == 1 & kc_mid2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit58" [merged_conv_top.cpp:154]   --->   Operation 149 'br' 'br_ln154' <Predicate = (select_ln152 == 1 & kc_mid2 == 0)> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_5_addr" [merged_conv_top.cpp:154]   --->   Operation 150 'store' 'store_ln154' <Predicate = (select_ln152 == 1 & kc_mid2 != 0 & kc_mid2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit58" [merged_conv_top.cpp:154]   --->   Operation 151 'br' 'br_ln154' <Predicate = (select_ln152 == 1 & kc_mid2 != 0 & kc_mid2 != 1)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_1_addr" [merged_conv_top.cpp:154]   --->   Operation 152 'store' 'store_ln154' <Predicate = (select_ln152 == 0 & kc_mid2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit53" [merged_conv_top.cpp:154]   --->   Operation 153 'br' 'br_ln154' <Predicate = (select_ln152 == 0 & kc_mid2 == 1)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_addr" [merged_conv_top.cpp:154]   --->   Operation 154 'store' 'store_ln154' <Predicate = (select_ln152 == 0 & kc_mid2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit53" [merged_conv_top.cpp:154]   --->   Operation 155 'br' 'br_ln154' <Predicate = (select_ln152 == 0 & kc_mid2 == 0)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_2_addr" [merged_conv_top.cpp:154]   --->   Operation 156 'store' 'store_ln154' <Predicate = (select_ln152 == 0 & kc_mid2 != 0 & kc_mid2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit53" [merged_conv_top.cpp:154]   --->   Operation 157 'br' 'br_ln154' <Predicate = (select_ln152 == 0 & kc_mid2 != 0 & kc_mid2 != 1)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_7_addr" [merged_conv_top.cpp:154]   --->   Operation 158 'store' 'store_ln154' <Predicate = (select_ln152 != 0 & select_ln152 != 1 & kc_mid2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit63" [merged_conv_top.cpp:154]   --->   Operation 159 'br' 'br_ln154' <Predicate = (select_ln152 != 0 & select_ln152 != 1 & kc_mid2 == 1)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_6_addr" [merged_conv_top.cpp:154]   --->   Operation 160 'store' 'store_ln154' <Predicate = (select_ln152 != 0 & select_ln152 != 1 & kc_mid2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit63" [merged_conv_top.cpp:154]   --->   Operation 161 'br' 'br_ln154' <Predicate = (select_ln152 != 0 & select_ln152 != 1 & kc_mid2 == 0)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln154 = store i32 %bitcast_ln155, i12 %localW_8_addr" [merged_conv_top.cpp:154]   --->   Operation 162 'store' 'store_ln154' <Predicate = (select_ln152 != 0 & select_ln152 != 1 & kc_mid2 != 0 & kc_mid2 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln154 = br void %arrayidx19014.exit63" [merged_conv_top.cpp:154]   --->   Operation 163 'br' 'br_ln154' <Predicate = (select_ln152 != 0 & select_ln152 != 1 & kc_mid2 != 0 & kc_mid2 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 68 bit ('indvar_flatten158') [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten158' [34]  (0.427 ns)

 <State 2>: 4.354ns
The critical path consists of the following:
	'load' operation 36 bit ('indvar_flatten129_load', merged_conv_top.cpp:151) on local variable 'indvar_flatten129' [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln151', merged_conv_top.cpp:151) [57]  (1.025 ns)
	'select' operation 31 bit ('select_ln150_1', merged_conv_top.cpp:150) [67]  (0.418 ns)
	'add' operation 33 bit ('empty_55', merged_conv_top.cpp:150) [89]  (1.016 ns)
	'add' operation 47 bit ('empty_56', merged_conv_top.cpp:150) [94]  (1.076 ns)
	'add' operation 64 bit ('tmp6', merged_conv_top.cpp:150) [96]  (0.000 ns)
	'add' operation 64 bit ('empty_57', merged_conv_top.cpp:150) [97]  (0.819 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_52', merged_conv_top.cpp:151) on port 'mem1' (merged_conv_top.cpp:151) [107]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('mem1_addr_read', merged_conv_top.cpp:155) on port 'mem1' (merged_conv_top.cpp:155) [128]  (7.300 ns)

 <State 12>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('localW_4_addr', merged_conv_top.cpp:151) [122]  (0.000 ns)
	'store' operation 0 bit ('store_ln154', merged_conv_top.cpp:154) of variable 'bitcast_ln155', merged_conv_top.cpp:155 on array 'localW_4' [134]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
