#ifndef INC_STM32F767XX_H_
#define INC_STM32F767XX_H_

#define __vo volatile

#define FLASH_BASEADDR   0x08000000U
#define SRAM1_BASEADDR   0x20020000U
#define SRAM2_BASEADDR	 0x2007C000U
#define ROM_BASEADDR	 0x00100000U
#define SRAM             SRAM1_BASEADDR


#define PERIPH_BASEADDR     0x40000000U
#define APB1PERIPH_BASEADDR PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR 0x40010000U
#define AHB1PERIPH_BASEADDR 0x40020000U
#define AHB2PERIPH_BASEADDR 0x50000000U

// AHB1
#define GPIOA_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR     (AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR     (AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR     (AHB1PERIPH_BASEADDR + 0x2000)
#define GPIOJ_BASEADDR     (AHB1PERIPH_BASEADDR + 0x2400)
#define GPIOK_BASEADDR     (AHB1PERIPH_BASEADDR + 0x2800)
#define RCC_BASEADDR       (AHB1PERIPH_BASEADDR + 0x3800)

// APB1
#define I2C1_BASEADDR      (APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR      (APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR      (APB1PERIPH_BASEADDR + 0x5C00)
#define I2C4_BASEADDR      (APB1PERIPH_BASEADDR + 0x6000)

#define SPI2_BASEADDR      (APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR      (APB1PERIPH_BASEADDR + 0x3C00)

#define USART2_BASEADDR    (APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR    (APB1PERIPH_BASEADDR + 0x4800)
#define UART4_BASEADDR     (APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR     (APB1PERIPH_BASEADDR + 0x5000)

// APB2
#define EXTI_BASEADDR      (APB2PERIPH_BASEADDR + 0x3C00)
#define SPI1_BASEADDR      (APB2PERIPH_BASEADDR + 0x3000)
#define SPI4_BASEADDR      (APB2PERIPH_BASEADDR + 0x3400)
#define SYSCFG_BASEADDR    (APB2PERIPH_BASEADDR + 0x3800)
#define USART1_BASEADDR    (APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR    (APB2PERIPH_BASEADDR + 0x1400)

// define tyfedef struct GPIO register
typedef struct
{
    uint32_t MODER;
    uint32_t OTYPER;
    __vo uint32_t OSPEEDR;
    __vo uint32_t PUPDR;
    __vo uint32_t IDR;
    __vo uint32_t ODR;
    __vo uint32_t BSRR;
    __vo uint32_t LCKR;
    __vo uint32_t AFR[2];
} GPIO_RegDef_t;

// GPIO
#define GPIOA ((GPIO_RegDef_t *)GPIOA_BASEADDR)
#define GPIOB ((GPIO_RegDef_t *)GPIOB_BASEADDR)
#define GPIOC ((GPIO_RegDef_t *)GPIOC_BASEADDR)
#define GPIOD ((GPIO_RegDef_t *)GPIOD_BASEADDR)
#define GPIOE ((GPIO_RegDef_t *)GPIOE_BASEADDR)
#define GPIOF ((GPIO_RegDef_t *)GPIOF_BASEADDR)
#define GPIOG ((GPIO_RegDef_t *)GPIOG_BASEADDR)
#define GPIOH ((GPIO_RegDef_t *)GPIOH_BASEADDR)
#define GPIOI ((GPIO_RegDef_t *)GPIOI_BASEADDR)
#define GPIOJ ((GPIO_RegDef_t *)GPIOJ_BASEADDR)
#define GPIOK ((GPIO_RegDef_t *)GPIOK_BASEADDR)


#endif /* INC_STM32F767XX_H_ */
