
'''内存排序'''是指CPU访问主存时的顺序。可以是[[编译器|编译器]]在[[编译时|编译时]]产生，也可以是CPU在[[运行时|运行时]]产生。反映了内存操作重排序，[[乱序执行|乱序执行]]，从而充分利用不同内存的总线带宽。

现代处理器大都是乱序执行。因此需要[[内存屏障|内存屏障]]以确保多线程的同步。

== 编译时内存排序 ==

=== 编译时内存屏障 ===
这些内存屏障阻止编译器在编译时乱序指令，但在运行时无效。

* GNU内联汇编语句
 asm volatile("" ::: "memory");
或者
 __asm__ __volatile__ ("" ::: "memory");
阻止[[GCC|GCC]]编译器跨越它乱序读/写指令。<ref>[http://lxr.linux.no/linux+v2.6.31/include/linux/compiler-gcc.h#L12 GCC compiler-gcc.h] {{webarchive|url=https://web.archive.org/web/20110724181810/http://lxr.linux.no/linux+v2.6.31/include/linux/compiler-gcc.h |date=2011-07-24 }}</ref>

* C11/C++11
 atomic_signal_fence(memory_order_acq_rel);
阻止编译器跨越它乱序读/写指令。<ref>[http://en.cppreference.com/w/cpp/atomic/atomic_signal_fence]</ref>
*[[Intel_C++編譯器|Intel_C++編譯器]]使用"full compiler fence"
 __memory_barrier()
指令。<ref>[http://lxr.linux.no/linux+v2.6.31/include/linux/compiler-intel.h#L16 ECC compiler-intel.h] {{webarchive|url=https://web.archive.org/web/20110724181824/http://lxr.linux.no/linux+v2.6.31/include/linux/compiler-intel.h |date=2011-07-24 }}</ref><ref>[http://software.intel.com/file/6373 Intel(R) C++ Compiler Intrinsics Reference]{{quote|Creates a barrier across which the compiler will not schedule any data access instruction. The compiler may allocate local data in registers across a memory barrier, but not global data.}}</ref>

* [[Microsoft_Visual_C++|Microsoft Visual C++]]编译器:<ref>Visual C++ Language Reference [http://msdn.microsoft.com/en-us/library/f20w0x5e(VS.80).aspx _ReadWriteBarrier]</ref>
 _ReadWriteBarrier()

== 运行时内存排序==
*happens-before:按照程序的代码序执行
*synchronized-with:不同线程间，对于同一个原子操作，需要同步关系，store（）操作一定要先于 load（），也就是说 对于一个原子变量x，先写x，然后读x是一个同步的操作
=== 对称多处理器(SMP)系统 ===
对称多处理器(SMP)系统有多个内存一致模型。
*顺序一致（Sequential consistency)：同一个线程的原子操作还是按照happens-before关系，但不同线程间的执行关系是任意
*松弛一致（Relaxed consistency，允许某种类型的重排序）：如果某个操作只要求是原子操作，除此之外，不需要其它同步的保障，就可以使用 Relaxed ordering。程序计数器是一种典型的应用场景 
*弱一致（Weak consistency）：读写任意排序，受显式的[[内存屏障|内存屏障]]限制。
 
{|class=wikitable
|+ 内存序在某些架构<ref name="mem_ord_pdf">[http://www.rdrop.com/users/paulmck/scalability/paper/ordering.2007.09.19a.pdf Memory Ordering in Modern Microprocessors by Paul McKenney]</ref><ref name="mem_bar">[http://www.rdrop.com/users/paulmck/scalability/paper/whymb.2010.06.07c.pdf Memory Barriers: a Hardware View for Software Hackers], Figure 5 on Page 16</ref>
! 类型
! Alpha !! ARMv7 !! PA-RISC !! POWER !! SPARC RMO !! SPARC PSO !! SPARC TSO !! x86 !! x86 oostore !! AMD64 !! IA-64 !! z/Architecture
|-
| Loads reordered after loads
| {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || || || || {{Bad|Y}} || || {{Bad|Y}} ||
|-
| Loads reordered after stores
| {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || || || || {{Bad|Y}} || || {{Bad|Y}} ||
|-
| Stores reordered after stores
| {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || || || {{Bad|Y}} || || {{Bad|Y}} ||
|-
| Stores reordered after loads
| {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}}
|-
| Atomic reordered with loads
| {{Bad|Y}} || {{Bad|Y}} || || {{Bad|Y}} || {{Bad|Y}} || || || || || || {{Bad|Y}} ||
|-
| Atomic reordered with stores
| {{Bad|Y}} || {{Bad|Y}} || || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || || || || || {{Bad|Y}} ||
|-
| Dependent loads reordered
| {{Bad|Y}} || || || || || || || || || || ||
|-
| Incoherent instruction cache pipeline
| {{Bad|Y}} || {{Bad|Y}} || || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || {{Bad|Y}} || || {{Bad|Y}} ||
|}

某些老的x86有更弱内存序。<ref name="table">[http://www.linuxjournal.com/files/linuxjournal.com/linuxjournal/articles/082/8211/8211t1.inline.png Table 1. Summary of Memory Ordering], from "Memory Ordering in Modern Microprocessors, Part I"</ref>

SPARC 内存序:
* SPARC TSO = total store order (default)
* SPARC RMO = relaxed-memory order (not supported on recent CPUs)
* SPARC PSO = partial store order (not supported on recent CPUs)

=== 硬件内存屏障 ===

*[[x86|x86]], [[x86-64|x86-64]]
 lfence (asm), void _mm_lfence(void)
 sfence (asm), void _mm_sfence(void)<ref name="vtune-sfence">[http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc287.htm SFENCE — Store Fence]</ref>
 mfence (asm), void _mm_mfence(void)<ref name="vtune-mfence">[http://www.softeng.rl.ac.uk/st/archive/SoftEng/SESP/html/SoftwareTools/vtune/users_guide/mergedProjects/analyzer_ec/mergedProjects/reference_olh/mergedProjects/instructions/instruct32_hh/vc172.htm MFENCE — Memory Fence]</ref>

*[[PowerPC|PowerPC]]
 sync (asm)

*[[MIPS_architecture|MIPS]]
 sync (asm)

*[[Itanium|Itanium]]
 mf (asm)

*[[IBM_POWER_Instruction_Set_Architecture|POWER]]
 dcs (asm)

*[[ARMv7|ARMv7]]<ref name="arm memory barrier">[http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0489c/CIHGHHIE.html Data Memory Barrier, Data Synchronization Barrier, and Instruction Synchronization Barrier.]</ref>
 dmb (asm)
 dsb (asm)
 isb (asm)

==== 编译器对硬件内存屏障的支持 ====

*[[GNU_Compiler_Collection|GCC]],<ref>[https://gcc.gnu.org/onlinedocs/gcc-4.1.2/gcc/Atomic-Builtins.html Atomic Builtins]</ref> version 4.4.0 and later,<ref>https://gcc.gnu.org/bugzilla/show_bug.cgi?id=36793</ref> has <code>__sync_synchronize</code>.
*C11/C++11  <code>atomic_thread_fence()</code>支持一条命令
*[[Microsoft_Visual_C++|Microsoft Visual C++]]<ref>[http://msdn.microsoft.com/en-us/library/windows/desktop/ms684208(v=vs.85).aspx MemoryBarrier macro]</ref> has <code>MemoryBarrier()</code>.
*[[Sun_Studio_Compiler_Suite|Sun Studio Compiler Suite]]<ref>Handling Memory Ordering in Multithreaded Applications with Oracle Solaris Studio 12 Update 2: Part 2, Memory Barriers and Memory Fence [http://www.oracle.com/technetwork/server-storage/solarisstudio/documentation/oss-memory-barriers-fences-176056.pdf]</ref> has <code>__machine_r_barrier</code>, <code>__machine_w_barrier</code> and <code>__machine_rw_barrier</code>.

== 参见 ==
* {{tsl|en|Memory model (programming)|内存模型 (程序设计)}} 

== 参考文献 ==
{{Reflist|30em}}

== 进一步阅读 ==
* ''Computer Architecture — A quantitative approach''. 4th edition. J Hennessy, D Patterson, 2007. Chapter 4.6
* Sarita V. Adve, Kourosh Gharachorloo, [http://www.ai.mit.edu/projects/aries/papers/consistency/computer_29_12_dec1996_p66.pdf Shared Memory Consistency Models: A Tutorial]
* [http://www.intel.com/products/processor/manuals/318147.pdf Intel 64 Architecture Memory Ordering White Paper]
* [http://www.linuxjournal.com/article/8211 Memory ordering in Modern Microprocessors part 1]
* [http://www.linuxjournal.com/article/8212 Memory ordering in Modern Microprocessors part 2]
* {{YouTube|id=WUfvvFD5tAA|title=IA (Intel Architecture) Memory Ordering}} - Google Tech Talk

[[Category:電腦架構|Category:電腦架構]] 
[[Category:并发|Category:并发]]