<h4><strong>Step 1:</strong></h4><div class="answer"> <p>The PMOS current mirror which consists of three PMOS transistors is shown in Figure 1.</p> <p> <img src="images/3657-7-52P-i1.png" alt="Picture 2" /></p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Case1:</p> <p>If effective channel width of diode connected transistor is <img src="images/3657-7-52P-i2.png" />:</p> <p>Output current relation of a current mirror network is,</p> <p> <img src="images/3657-7-52P-i3.png" /> </p> <p>For output current relationship for first and second transistors is,</p> <p> <img src="images/3657-7-52P-i4.png" /> </p> <p> <img src="images/3657-7-52P-i5.png" /> </p> <p>Thus, the output current of second PMOS transistor is <img src="images/3657-7-52P-i6.png" />.</p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>The output current relationship for first and third transistors is,</p> <p> <img src="images/3657-7-52P-i7.png" /> </p> <p> <img src="images/3657-7-52P-i8.png" /> </p> <p>Thus, the output current of third PMOS transistor is <img src="images/3657-7-52P-i9.png" />.</p> <p> </div><h4><strong>Step 4:</strong></h4><div class="answer">Case2:</p> <p>If effective channel width of diode connected transistor is <img src="images/3657-7-52P-i10.png" />:</p> <p>The output current relation of a current mirror network is,</p> <p> <img src="images/3657-7-52P-i11.png" /> </p> <p>The output current relationship for first and second transistors is,</p> <p> <img src="images/3657-7-52P-i12.png" /> </p> <p> <img src="images/3657-7-52P-i13.png" /> </p> <p>Thus, the output current of second PMOS transistor is <img src="images/3657-7-52P-i14.png" /></p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>The output current relationship for first and third transistors is,</p> <p> <img src="images/3657-7-52P-i15.png" /> </p> <p> <img src="images/3657-7-52P-i16.png" /> </p> <p>Thus, the output current of third PMOS transistor is <img src="images/3657-7-52P-i17.png" />.</p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>Case3:</p> <p>If effective channel width of diode connected transistor is <img src="images/3657-7-52P-i18.png" />:</p> <p>The output current relation of a current mirror network is,</p> <p> <img src="images/3657-7-52P-i19.png" /> </p> <p>The output current relationship for first and second transistors is,</p> <p> <img src="images/3657-7-52P-i20.png" /> </p> <p> <img src="images/3657-7-52P-i21.png" /> </p> <p>Thus, the output current of second PMOS transistor is <img src="images/3657-7-52P-i22.png" />.</p> <p> </div><h4><strong>Step 7:</strong></h4><div class="answer">The output current relationship for first and third transistors is,</p> <p> <img src="images/3657-7-52P-i23.png" /> </p> <p> <img src="images/3657-7-52P-i24.png" /> </p> <p>Thus, the output current of third PMOS transistor is <img src="images/3657-7-52P-i25.png" />.</p> <p>So, for the three possible cases, four different output currents are obtained. Thus, the output currents are <img src="images/3657-7-52P-i26.png" />.</p> </div><h4><strong>Step 8:</strong></h4><div class="answer"> <p>If two transistors are diode connected, then acts as equivalent transistor whose width is equivalent to sum of individual widths. The other third transistor acts as current mirror network.</p> <p>Case 1:</p> <p>Effective channel width for two diode connected transistors bearing widths <img src="images/3657-7-52P-i27.png" />is,</p> <p> <img src="images/3657-7-52P-i28.png" /> </p> <p>The channel width of other transistor is, <img src="images/3657-7-52P-i29.png" /></p> <p>The output current is,</p> <p> <img src="images/3657-7-52P-i30.png" /> </p> <p> <img src="images/3657-7-52P-i31.png" /> </p> <p> Thus, the output current of third PMOS transistor is<img src="images/3657-7-52P-i32.png" />.</p> </div><h4><strong>Step 9:</strong></h4><div class="answer"> <p>Case 2:</p> <p>Effective channel width for two diode connected transistors bearing widths <img src="images/3657-7-52P-i33.png" />is,</p> <p> <img src="images/3657-7-52P-i34.png" /> </p> <p>The channel width of other transistor is <img src="images/3657-7-52P-i35.png" /></p> <p>The output current is,</p> <p> <img src="images/3657-7-52P-i36.png" /> </p> <p> </div><h4><strong>Step 10:</strong></h4><div class="answer">Simplify further.</p> <p> <img src="images/3657-7-52P-i37.png" /> </p> <p>Thus, the output current of third PMOS transistor is<img src="images/3657-7-52P-i38.png" />.</p> </div><h4><strong>Step 11:</strong></h4><div class="answer"> <p>Case 3:</p> <p>Effective channel width for two diode connected transistors bearing widths <img src="images/3657-7-52P-i39.png" />is,</p> <p> <img src="images/3657-7-52P-i40.png" /> </p> <p>The channel width of other transistor is <img src="images/3657-7-52P-i41.png" /></p> <p>The output current is,</p> <p> <img src="images/3657-7-52P-i42.png" /> </p> <p> <img src="images/3657-7-52P-i43.png" /> </p> <p>Thus, the output current of third PMOS transistor is<img src="images/3657-7-52P-i44.png" />.</p> <p>So, for the above three possible cases, three different output current are obtained. Thus, the output currents are <img src="images/3657-7-52P-i45.png" />.</p> </div><h4><strong>Step 12:</strong></h4><div class="answer"> <p>The drain current of a transistor is,</p> <p> <img src="images/3657-7-52P-i46.png" /> </p> <p>For <img src="images/3657-7-52P-i47.png" />:</p> <p> <img src="images/3657-7-52P-i48.png" /> </p> <p>Substitute <img src="images/3657-7-52P-i49.png" /> for <img src="images/3657-7-52P-i50.png" />, <img src="images/3657-7-52P-i51.png" /> for <img src="images/3657-7-52P-i52.png" />, <img src="images/3657-7-52P-i53.png" /> for <img src="images/3657-7-52P-i54.png" />, <img src="images/3657-7-52P-i55.png" /> for <img src="images/3657-7-52P-i56.png" />, and <img src="images/3657-7-52P-i57.png" /> for <img src="images/3657-7-52P-i58.png" /> in the equation.</p> <p> <img src="images/3657-7-52P-i59.png" /> </p> <p> <img src="images/3657-7-52P-i60.png" /> </p> <p>Thus, the source to gate voltage <img src="images/3657-7-52P-i61.png" />is, <img src="images/3657-7-52P-i62.png" />.</p> </div><h4><strong>Step 13:</strong></h4><div class="answer"> <p>For <img src="images/3657-7-52P-i63.png" />:</p> <p> <img src="images/3657-7-52P-i64.png" /> </p> <p>Substitute <img src="images/3657-7-52P-i65.png" /> for <img src="images/3657-7-52P-i66.png" />, <img src="images/3657-7-52P-i67.png" /> for <img src="images/3657-7-52P-i68.png" />, <img src="images/3657-7-52P-i69.png" /> for <img src="images/3657-7-52P-i70.png" />, <img src="images/3657-7-52P-i71.png" /> for <img src="images/3657-7-52P-i72.png" />, and <img src="images/3657-7-52P-i73.png" /> for <img src="images/3657-7-52P-i74.png" /> in the equation.</p> <p> <img src="images/3657-7-52P-i75.png" /> </p> <p> </div><h4><strong>Step 14:</strong></h4><div class="answer">Simplify further.</p> <p> <img src="images/3657-7-52P-i76.png" /> </p> <p>Thus, the source to gate voltage <img src="images/3657-7-52P-i77.png" />is, <img src="images/3657-7-52P-i78.png" />.</p> </div><h4><strong>Step 15:</strong></h4><div class="answer"> <p>For <img src="images/3657-7-52P-i79.png" />:</p> <p> <img src="images/3657-7-52P-i80.png" /> </p> <p>Substitute the parameters</p> <p> <img src="images/3657-7-52P-i81.png" /> </p> <p> <img src="images/3657-7-52P-i82.png" /> </p> <p>Thus, the source to gate voltage <img src="images/3657-7-52P-i83.png" />is, <img src="images/3657-7-52P-i84.png" />.</p> <p> </p></div>