// Seed: 1696982121
module module_0;
  supply0 id_1 = 1 ? 1 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  and (id_1, id_2, id_3, id_4);
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output tri id_4
);
  id_6(
      .id_0(id_3), .id_1(id_2), .id_2({{1, 1}, 1'd0 | 1}), .id_3(1 == 1), .id_4(1)
  ); module_0();
endmodule
