Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Tue Jun 13 23:39:12 2023
| Host              : ryzen7 running 64-bit Manjaro Linux
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                Violations  
--------  --------  -----------------------------------------  ----------  
DPIR-2    Warning   Asynchronous driver check                  522         
ULMTCS-2  Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0               219714        0.000        0.000                      0               219714        0.500        0.000                       0                 86808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.005        0.000                      0               184761        0.000        0.000                      0               184761        0.500        0.000                       0                 86808  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 0.237        0.000                      0                34953        0.013        0.000                      0                34953  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.284ns (34.498%)  route 2.438ns (65.502%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.950 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.512ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.257     5.954    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.782     5.950    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]/C
                         clock pessimism              0.175     6.126    
                         clock uncertainty           -0.106     6.019    
    SLICE_X5Y268         FDPE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.959    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.284ns (34.498%)  route 2.438ns (65.502%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.950 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.512ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.257     5.954    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.782     5.950    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]/C
                         clock pessimism              0.175     6.126    
                         clock uncertainty           -0.106     6.019    
    SLICE_X5Y268         FDPE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     5.959    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.284ns (34.498%)  route 2.438ns (65.502%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.950 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.512ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.257     5.954    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.782     5.950    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]/C
                         clock pessimism              0.175     6.126    
                         clock uncertainty           -0.106     6.019    
    SLICE_X5Y268         FDPE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.959    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.284ns (34.498%)  route 2.438ns (65.502%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.950 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.512ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.257     5.954    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.782     5.950    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[9]/C
                         clock pessimism              0.175     6.126    
                         clock uncertainty           -0.106     6.019    
    SLICE_X5Y268         FDPE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.959    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.959    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.284ns (34.125%)  route 2.479ns (65.875%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 5.994 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.512ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.298     5.995    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X4Y269         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.826     5.994    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X4Y269         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]/C
                         clock pessimism              0.175     6.169    
                         clock uncertainty           -0.106     6.062    
    SLICE_X4Y269         FDPE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.002    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.284ns (34.125%)  route 2.479ns (65.875%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 5.994 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.512ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.298     5.995    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X4Y269         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.826     5.994    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X4Y269         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[10]/C
                         clock pessimism              0.175     6.169    
                         clock uncertainty           -0.106     6.062    
    SLICE_X4Y269         FDPE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.002    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.284ns (34.125%)  route 2.479ns (65.875%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 5.994 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.512ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.298     5.995    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X4Y269         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.826     5.994    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X4Y269         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[2]/C
                         clock pessimism              0.175     6.169    
                         clock uncertainty           -0.106     6.062    
    SLICE_X4Y269         FDPE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.002    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.002    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.284ns (34.554%)  route 2.432ns (65.446%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.948 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.512ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.251     5.948    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.780     5.948    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[12]/C
                         clock pessimism              0.175     6.124    
                         clock uncertainty           -0.106     6.017    
    SLICE_X5Y268         FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.957    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[12]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.284ns (34.554%)  route 2.432ns (65.446%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.948 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.512ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.251     5.948    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.780     5.948    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[13]/C
                         clock pessimism              0.175     6.124    
                         clock uncertainty           -0.106     6.017    
    SLICE_X5Y268         FDPE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.957    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[13]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.284ns (34.554%)  route 2.432ns (65.446%))
  Logic Levels:           15  (CARRY8=4 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 5.948 - 4.000 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.569ns, distribution 1.455ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.512ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.024     2.232    design_1_i/NV_nvdla_wrapper_0/core_clk
    SLICE_X8Y260         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y260         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.311 r  design_1_i/NV_nvdla_wrapper_0/dat_req_sub_h_3_addr_reg[13]_i_83/Q
                         net (fo=52, routed)          0.314     2.625    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_0
    SLICE_X6Y261         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.662 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92/O
                         net (fo=2, routed)           0.262     2.924    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_92_n_0
    SLICE_X7Y261         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.014 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74/O
                         net (fo=1, routed)           0.015     3.029    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_74_n_0
    SLICE_X7Y261         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.146 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46/CO[7]
                         net (fo=1, routed)           0.026     3.172    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_46_n_0
    SLICE_X7Y262         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.248 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41/O[1]
                         net (fo=4, routed)           0.229     3.477    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_41_n_14
    SLICE_X8Y263         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.527 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45/O
                         net (fo=1, routed)           0.096     3.623    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_45_n_0
    SLICE_X8Y265         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     3.658 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9/O
                         net (fo=2, routed)           0.091     3.749    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_9_n_0
    SLICE_X7Y265         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.786 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16/O
                         net (fo=1, routed)           0.021     3.807    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_16_n_0
    SLICE_X7Y265         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[4])
                                                      0.167     3.974 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3/O[4]
                         net (fo=7, routed)           0.357     4.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_3_n_11
    SLICE_X5Y270         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.420 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26/O
                         net (fo=1, routed)           0.008     4.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_26_n_0
    SLICE_X5Y270         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.550 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr_reg[13]_i_4/CO[7]
                         net (fo=14, routed)          0.168     4.719    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/is_dat_req_addr_wrap
    SLICE_X6Y270         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     4.772 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[9]_i_1/O
                         net (fo=20, routed)          0.280     5.052    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_addr_w[9]
    SLICE_X5Y272         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     5.087 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13/O
                         net (fo=1, routed)           0.109     5.196    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_13_n_0
    SLICE_X5Y272         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.346 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4/O
                         net (fo=2, routed)           0.090     5.436    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_en_i_4_n_0
    SLICE_X5Y271         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.533 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_i_2/O
                         net (fo=2, routed)           0.114     5.647    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_en_w0
    SLICE_X5Y269         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.697 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr[13]_i_1/O
                         net (fo=28, routed)          0.251     5.948    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_addr1
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.780     5.948    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y268         FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]/C
                         clock pessimism              0.175     6.124    
                         clock uncertainty           -0.106     6.017    
    SLICE_X5Y268         FDPE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.957    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/sc2buf_dat_rd_next1_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -5.948    
  -------------------------------------------------------------------
                         slack                                  0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.060ns (30.457%)  route 0.137ns (69.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.648ns (routing 0.512ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.569ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.648     1.816    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/core_clk
    SLICE_X57Y349        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y349        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.876 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[37]/Q
                         net (fo=1, routed)           0.137     2.013    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/D[37]
    SLICE_X61Y349        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.917     2.125    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/core_clk
    SLICE_X61Y349        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[37]/C
                         clock pessimism             -0.172     1.953    
    SLICE_X61Y349        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.013    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.057ns (29.688%)  route 0.135ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.648ns (routing 0.512ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.569ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.648     1.816    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/core_clk
    SLICE_X57Y350        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y350        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.873 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[55]/Q
                         net (fo=1, routed)           0.135     2.008    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/D[55]
    SLICE_X61Y351        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.907     2.115    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/core_clk
    SLICE_X61Y351        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[55]/C
                         clock pessimism             -0.172     1.943    
    SLICE_X61Y351        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.005    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_delivery_ctrl/dbuf_wr_data_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_pipe_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_skid_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.238%)  route 0.107ns (64.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.632ns (routing 0.512ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.569ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.632     1.800    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/core_clk
    SLICE_X59Y256        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_pipe_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y256        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.858 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_pipe_data_reg[25]/Q
                         net (fo=2, routed)           0.107     1.965    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_pipe_data_reg_n_0_[25]
    SLICE_X58Y257        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_skid_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.854     2.062    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/core_clk
    SLICE_X58Y257        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_skid_data_reg[25]/C
                         clock pessimism             -0.168     1.894    
    SLICE_X58Y257        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.956    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_read/u_ig/u_arb/pipe_p1_6/p1_skid_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.060ns (34.682%)  route 0.113ns (65.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.776ns (routing 0.512ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.569ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.776     1.944    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/core_clk
    SLICE_X76Y359        FDSE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y359        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.004 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_7/out_final_data_reg[31]/Q
                         net (fo=1, routed)           0.113     2.117    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/calc_fout_7_sum[31]
    SLICE_X75Y358        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.022     2.230    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/core_clk
    SLICE_X75Y358        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[255]/C
                         clock pessimism             -0.183     2.047    
    SLICE_X75Y358        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/dlv_data_reg[255]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/req_pd_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/rd_weight_cdp_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.058ns (20.372%)  route 0.227ns (79.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.547ns (routing 0.512ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.569ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.547     1.715    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/core_clk
    SLICE_X55Y165        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/req_pd_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y165        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.773 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/req_pd_reg[48]/Q
                         net (fo=5, routed)           0.227     2.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/wr_os_cnt_reg[0]_0[36]
    SLICE_X55Y183        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/rd_weight_cdp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.819     2.027    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/core_clk
    SLICE_X55Y183        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/rd_weight_cdp_reg[2]/C
                         clock pessimism             -0.097     1.930    
    SLICE_X55Y183        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.990    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_csb/u_reg/rd_weight_cdp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.093ns (39.586%)  route 0.142ns (60.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Net Delay (Source):      1.608ns (routing 0.512ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.569ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.608     1.776    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/core_clk
    SLICE_X42Y275        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y275        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.834 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_d1_reg[4]/Q
                         net (fo=2, routed)           0.120     1.954    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_planar1_c1_d1[4]
    SLICE_X40Y275        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.989 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0[44]_i_1/O
                         net (fo=1, routed)           0.022     2.011    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_rsp_data_h0[44]
    SLICE_X40Y275        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.904     2.112    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/core_clk
    SLICE_X40Y275        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[44]/C
                         clock pessimism             -0.171     1.941    
    SLICE_X40Y275        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.001    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_img/u_pack/pk_out_data_h0_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.415%)  route 0.121ns (67.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.580ns (routing 0.512ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.569ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.580     1.748    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X57Y74         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.806 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/Q
                         net (fo=2, routed)           0.121     1.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/w_accum_mesg[0]
    SLICE_X56Y73         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.820     2.028    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/aclk
    SLICE_X56Y73         SRLC32E                                      r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.164     1.863    
    SLICE_X56Y73         SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.054     1.917    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[89].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.544ns (routing 0.512ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.569ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.544     1.712    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/core_clk
    SLICE_X61Y155        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y155        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.770 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[2]/Q
                         net (fo=1, routed)           0.113     1.883    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1[2]
    SLICE_X59Y154        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.761     1.969    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/core_clk
    SLICE_X59Y154        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[2]/C
                         clock pessimism             -0.158     1.811    
    SLICE_X59Y154        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.873    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.544ns (routing 0.512ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.569ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.544     1.712    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/core_clk
    SLICE_X61Y154        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y154        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.770 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1_reg[4]/Q
                         net (fo=1, routed)           0.106     1.876    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_1[4]
    SLICE_X59Y154        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.756     1.964    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/core_clk
    SLICE_X59Y154        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[4]/C
                         clock pessimism             -0.158     1.806    
    SLICE_X59Y154        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.866    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal1d/unit1d_5/pipe_dp_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group29_wt_rd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group7_wt_rd_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.080ns (29.412%)  route 0.192ns (70.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.678ns (routing 0.512ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.569ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.678     1.846    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X41Y297        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group29_wt_rd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y297        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.904 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group29_wt_rd_data_reg[15]/Q
                         net (fo=1, routed)           0.162     2.066    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l1group29_wt_rd_data[15]
    SLICE_X35Y300        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     2.088 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group7_wt_rd_data[15]_i_1/O
                         net (fo=1, routed)           0.030     2.118    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group7_wt_rd_data_w[15]
    SLICE_X35Y300        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group7_wt_rd_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.963     2.171    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X35Y300        FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group7_wt_rd_data_reg[15]/C
                         clock pessimism             -0.123     2.048    
    SLICE_X35Y300        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.108    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/l2group7_wt_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         4.000       1.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         4.000       1.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X1Y66  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X1Y66  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram1/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X0Y66  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         4.000       2.431      RAMB36_X0Y66  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram0/M_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         4.000       2.431      RAMB36_X0Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank10_ram1/M_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.000       0.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X1Y65  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank0_ram0/M_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.079ns (2.360%)  route 3.269ns (97.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 5.759 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.512ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.269     5.447    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X57Y209        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.591     5.759    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y209        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10/C
                         clock pessimism              0.097     5.856    
                         clock uncertainty           -0.106     5.750    
    SLICE_X57Y209        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     5.684    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_39/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.079ns (2.314%)  route 3.336ns (97.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 5.875 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.512ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.336     5.514    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X83Y31         FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_39/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.707     5.875    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X83Y31         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_39/C
                         clock pessimism              0.119     5.994    
                         clock uncertainty           -0.106     5.887    
    SLICE_X83Y31         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.821    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_39
  -------------------------------------------------------------------
                         required time                          5.821    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_14/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.079ns (2.294%)  route 3.364ns (97.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 5.951 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.512ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.364     5.542    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X92Y20         FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_14/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.783     5.951    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X92Y20         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_14/C
                         clock pessimism              0.119     6.070    
                         clock uncertainty           -0.106     5.963    
    SLICE_X92Y20         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.897    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_14
  -------------------------------------------------------------------
                         required time                          5.897    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_18/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 0.079ns (2.445%)  route 3.152ns (97.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 5.764 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.512ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.152     5.330    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X56Y192        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_18/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.596     5.764    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X56Y192        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_18/C
                         clock pessimism              0.097     5.861    
                         clock uncertainty           -0.106     5.754    
    SLICE_X56Y192        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     5.688    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_18
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_27/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.079ns (2.350%)  route 3.282ns (97.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 5.882 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.512ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.282     5.460    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X78Y22         FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_27/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.714     5.882    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X78Y22         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_27/C
                         clock pessimism              0.119     6.001    
                         clock uncertainty           -0.106     5.895    
    SLICE_X78Y22         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     5.829    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_27
  -------------------------------------------------------------------
                         required time                          5.829    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.077ns (2.298%)  route 3.274ns (97.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.822ns = ( 5.822 - 4.000 ) 
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.811ns (routing 0.569ns, distribution 1.242ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.512ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.811     2.019    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y209        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y209        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.096 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_10/Q
                         net (fo=391, routed)         3.274     5.370    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O16_repN_10_alias
    SLICE_X57Y302        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.654     5.822    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X57Y302        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3/C
                         clock pessimism              0.105     5.927    
                         clock uncertainty           -0.106     5.820    
    SLICE_X57Y302        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     5.754    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_partition_m_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3
  -------------------------------------------------------------------
                         required time                          5.754    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_22/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.079ns (2.359%)  route 3.270ns (97.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.943 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.512ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.270     5.448    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X92Y23         FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_22/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.775     5.943    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X92Y23         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_22/C
                         clock pessimism              0.119     6.062    
                         clock uncertainty           -0.106     5.955    
    SLICE_X92Y23         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.889    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_22
  -------------------------------------------------------------------
                         required time                          5.889    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_35/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.079ns (2.415%)  route 3.192ns (97.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 5.891 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.512ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.192     5.370    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X85Y38         FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_35/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.723     5.891    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y38         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_35/C
                         clock pessimism              0.119     6.010    
                         clock uncertainty           -0.106     5.903    
    SLICE_X85Y38         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     5.837    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_35
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_59/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg35_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.079ns (2.415%)  route 3.193ns (97.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 5.840 - 4.000 ) 
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.569ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.512ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.801     2.009    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X59Y74         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_59/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.088 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_59/Q
                         net (fo=218, routed)         3.193     5.281    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/O16_repN_59_alias
    SLICE_X66Y65         FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg35_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.672     5.840    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/core_clk
    SLICE_X66Y65         FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg35_reg[5]/C
                         clock pessimism              0.166     6.006    
                         clock uncertainty           -0.106     5.900    
    SLICE_X66Y65         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     5.834    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_lut/raw_reg35_reg[5]
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -5.281    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.079ns (2.467%)  route 3.124ns (97.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.967ns = ( 5.967 - 4.000 ) 
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 0.569ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.799ns (routing 0.512ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.891     2.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/core_clk
    SLICE_X66Y111        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.178 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/combined_rstn_reg/Q
                         net (fo=79, routed)          3.124     5.302    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/Q
    SLICE_X91Y231        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     4.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.799     5.967    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X91Y231        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3/C
                         clock pessimism              0.097     6.064    
                         clock uncertainty           -0.106     5.957    
    SLICE_X91Y231        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     5.891    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg_replica_3
  -------------------------------------------------------------------
                         required time                          5.891    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                  0.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.060ns (21.510%)  route 0.219ns (78.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.569ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.219     2.135    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/perf_sat_en_reg_0
    SLICE_X90Y182        FDPE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.043     2.251    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/core_clk
    SLICE_X90Y182        FDPE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg/C
                         clock pessimism             -0.097     2.154    
    SLICE_X90Y182        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.032     2.122    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_dual_reg_d0/ew_alu_cvt_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.060ns (21.510%)  route 0.219ns (78.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.569ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.219     2.135    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[0]_0
    SLICE_X90Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.043     2.251    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/core_clk
    SLICE_X90Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[1]/C
                         clock pessimism             -0.097     2.154    
    SLICE_X90Y182        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     2.122    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.060ns (20.765%)  route 0.229ns (79.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.569ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.229     2.145    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/lut_lo_start_reg[0]
    SLICE_X89Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.049     2.257    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/core_clk
    SLICE_X89Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[0]/C
                         clock pessimism             -0.097     2.160    
    SLICE_X89Y182        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032     2.128    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.060ns (20.765%)  route 0.229ns (79.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.569ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.229     2.145    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/lut_lo_start_reg[0]
    SLICE_X89Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.049     2.257    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/core_clk
    SLICE_X89Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[27]/C
                         clock pessimism             -0.097     2.160    
    SLICE_X89Y182        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.032     2.128    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.060ns (20.765%)  route 0.229ns (79.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.569ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.229     2.145    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/lut_lo_start_reg[0]
    SLICE_X89Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.049     2.257    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/core_clk
    SLICE_X89Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[2]/C
                         clock pessimism             -0.097     2.160    
    SLICE_X89Y182        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.032     2.128    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[48]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.060ns (20.765%)  route 0.229ns (79.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.569ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.229     2.145    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/lut_lo_start_reg[0]
    SLICE_X89Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[48]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.049     2.257    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/core_clk
    SLICE_X89Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[48]/C
                         clock pessimism             -0.097     2.160    
    SLICE_X89Y182        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.032     2.128    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/req_pd_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.060ns (20.765%)  route 0.229ns (79.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.569ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.229     2.145    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/lut_lo_start_reg[0]_0
    SLICE_X89Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       2.049     2.257    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/core_clk
    SLICE_X89Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg/C
                         clock pessimism             -0.097     2.160    
    SLICE_X89Y182        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.032     2.128    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_reg/u_single_reg/producer_reg
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.060ns (23.617%)  route 0.194ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.194     2.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pack_pvld_reg
    SLICE_X87Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.984     2.192    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/core_clk
    SLICE_X87Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[0]/C
                         clock pessimism             -0.097     2.095    
    SLICE_X87Y182        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.032     2.063    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.060ns (23.617%)  route 0.194ns (76.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.569ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.194     2.110    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pack_pvld_reg
    SLICE_X87Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.984     2.192    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/core_clk
    SLICE_X87Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[1]/C
                         clock pessimism             -0.097     2.095    
    SLICE_X87Y182        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.032     2.063    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_cvt_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.060ns (22.809%)  route 0.203ns (77.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.688ns (routing 0.512ns, distribution 1.176ns)
  Clock Net Delay (Destination): 1.989ns (routing 0.569ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.688     1.856    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X85Y178        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y178        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.916 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_partition_p_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=180, routed)         0.203     2.119    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pack_pvld_reg
    SLICE_X86Y182        FDCE                                         f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.989     2.197    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/core_clk
    SLICE_X86Y182        FDCE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[3]/C
                         clock pessimism             -0.097     2.100    
    SLICE_X86Y182        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.032     2.068    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/cfg_bn_alu_shift_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.051    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.106ns  (logic 0.150ns (7.123%)  route 1.956ns (92.877%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.602     1.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y54         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.752 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.354     2.106    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y46         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.565     1.733    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y46         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.060ns (5.753%)  route 0.983ns (94.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.119ns (routing 0.352ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.831     0.831    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y54         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     0.891 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.152     1.043    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y46         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.119     1.291    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y46         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.079ns (6.849%)  route 1.074ns (93.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.512ns, distribution 1.047ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.074     3.133    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y71         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.559     1.727    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y71         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.079ns (6.849%)  route 1.074ns (93.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.512ns, distribution 1.047ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.074     3.133    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y71         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.559     1.727    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y71         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.079ns (6.849%)  route 1.074ns (93.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.512ns, distribution 1.047ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.074     3.133    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X53Y71         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.559     1.727    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X53Y71         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.135ns  (logic 0.079ns (6.957%)  route 1.056ns (93.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.056     3.115    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y72         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.555     1.723    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y72         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.135ns  (logic 0.079ns (6.957%)  route 1.056ns (93.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.056     3.115    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y72         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.555     1.723    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y72         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.135ns  (logic 0.079ns (6.957%)  route 1.056ns (93.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.512ns, distribution 1.043ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          1.056     3.115    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y72         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.555     1.723    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y72         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.079ns (7.585%)  route 0.962ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.962     3.021    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y72         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.553     1.721    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y72         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.079ns (7.585%)  route 0.962ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.962     3.021    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y72         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.553     1.721    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y72         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.041ns  (logic 0.079ns (7.585%)  route 0.962ns (92.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.512ns, distribution 1.041ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.962     3.021    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y72         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.553     1.721    design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y72         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.079ns (7.813%)  route 0.932ns (92.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.512ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.771     1.979    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.058 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.932     2.990    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y60         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.556     1.724    design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y60         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.039ns (15.151%)  route 0.218ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.218     1.376    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y41         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y41         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.039ns (15.151%)  route 0.218ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.218     1.376    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y41         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y41         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.039ns (15.151%)  route 0.218ns (84.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.218     1.376    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y41         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y41         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.039ns (10.628%)  route 0.328ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.328     1.485    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y54         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y54         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.039ns (10.628%)  route 0.328ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.328     1.485    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y54         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y54         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.039ns (10.628%)  route 0.328ns (89.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.328     1.485    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y54         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y54         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.080ns (18.927%)  route 0.343ns (81.073%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.311ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.352ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.983     1.122    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X52Y45         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.161 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=118, routed)         0.238     1.398    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X52Y23         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.439 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.105     1.544    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X52Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.113     1.285    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X52Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.039ns (9.090%)  route 0.390ns (90.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.390     1.548    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y59         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y59         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.039ns (9.090%)  route 0.390ns (90.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.390     1.548    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y59         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y59         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.039ns (9.090%)  route 0.390ns (90.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.352ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       0.980     1.119    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X51Y20         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.158 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.390     1.548    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y59         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.115     1.287    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y59         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.059ns  (logic 1.408ns (68.383%)  route 0.651ns (31.617%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.512ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[10])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<10>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<10>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.651     2.059    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp_n_1
    SLICE_X9Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.787     1.955    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X9Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.019ns  (logic 1.408ns (69.737%)  route 0.611ns (30.263%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.783ns (routing 0.512ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[13])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<13>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<13>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.611     2.019    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp_n_1
    SLICE_X6Y262         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.783     1.951    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X6Y262         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 1.408ns (70.330%)  route 0.594ns (29.670%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.512ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<4>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<4>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.594     2.002    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp_n_1
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.787     1.955    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_80_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.883ns  (logic 1.408ns (74.774%)  route 0.475ns (25.226%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 0.512ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_V[0])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<0>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<0>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.475     1.883    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_80_psdsp_n_1
    SLICE_X7Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_80_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.789     1.957    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X7Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_80_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.875ns  (logic 1.408ns (75.093%)  route 0.467ns (24.907%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.512ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[9])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[9]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<9>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[9]_V_DATA[9])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[9]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<9>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[9]_ALU_OUT[9])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<9>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.467     1.875    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp_n_1
    SLICE_X9Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.787     1.955    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X9Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_94_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 1.408ns (75.658%)  route 0.453ns (24.342%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.783ns (routing 0.512ns, distribution 1.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_V[12])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<12>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.453     1.861    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_94_psdsp_n_1
    SLICE_X6Y262         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_94_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.783     1.951    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X6Y262         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_94_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[11]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_84_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 1.408ns (75.699%)  route 0.452ns (24.301%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.788ns (routing 0.512ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[11]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<11>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[11]_B2B1[11])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[11]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<11>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[11]_V[11])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<11>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.452     1.860    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_84_psdsp_n_1
    SLICE_X8Y258         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_84_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.788     1.956    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y258         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_84_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.853ns  (logic 1.408ns (75.985%)  route 0.445ns (24.015%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.512ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[5])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/V[5]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.V<5>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[5]_V_DATA[5])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.V_DATA<5>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[5]_ALU_OUT[5])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.445     1.853    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp_n
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.787     1.955    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 1.408ns (76.149%)  route 0.441ns (23.851%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.789ns (routing 0.512ns, distribution 1.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[7])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[7]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<7>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[7]_V_DATA[7])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[7]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<7>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[7]_ALU_OUT[7])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.441     1.849    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp_n_1
    SLICE_X6Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.789     1.957    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X6Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 1.408ns (77.790%)  route 0.402ns (22.210%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.787ns (routing 0.512ns, distribution 1.275ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     0.073 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.073    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[6])
                                                      0.609     0.682 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/V[6]
                         net (fo=1, routed)           0.000     0.682    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.V<6>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[6]_V_DATA[6])
                                                      0.046     0.728 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/V_DATA[6]
                         net (fo=1, routed)           0.000     0.728    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.V_DATA<6>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[6]_ALU_OUT[6])
                                                      0.571     1.299 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     1.299    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.109     1.408 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.402     1.810    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp_n_1
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.787     1.955    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.250ns (77.882%)  route 0.071ns (22.118%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.255ns (routing 0.352ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.U<13>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.071     0.321    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp_n
    SLICE_X6Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.255     1.427    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X6Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_107_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.923%)  route 0.075ns (23.077%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.251ns (routing 0.352ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.U<9>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.U_DATA<9>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<9>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.075     0.325    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp_n
    SLICE_X8Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.251     1.423    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_85_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_104_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.250ns (75.529%)  route 0.081ns (24.471%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.260ns (routing 0.352ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[1])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/U[1]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.U<1>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[1]_U_DATA[1])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/U_DATA[1]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.U_DATA<1>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[1]_ALU_OUT[1])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<1>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[1]
                         net (fo=1, routed)           0.081     0.331    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_104_psdsp_n_1
    SLICE_X7Y260         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_104_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.260     1.432    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X7Y260         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_104_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.250ns (75.075%)  route 0.083ns (24.925%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.256ns (routing 0.352ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.U<6>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.U_DATA<6>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.083     0.333    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp_n
    SLICE_X8Y260         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.256     1.428    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y260         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_91_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.250ns (72.254%)  route 0.096ns (27.746%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.254ns (routing 0.352ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.U<8>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.U_DATA<8>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.096     0.346    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp_n_1
    SLICE_X5Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.254     1.426    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X5Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.250ns (71.633%)  route 0.099ns (28.367%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.255ns (routing 0.352ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.U<7>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.U_DATA<7>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.099     0.349    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp_n
    SLICE_X6Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.255     1.427    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X6Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_89_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.250ns (70.621%)  route 0.104ns (29.379%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.352ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y105       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y105       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_MULTIPLIER.U<5>
    DSP48E2_X0Y105       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_M_DATA.U_DATA<5>
    DSP48E2_X0Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_2_w0/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.104     0.354    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp_n_1
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.257     1.429    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_96_psdsp_1/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.925%)  route 0.119ns (32.075%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.257ns (routing 0.352ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[4])
                                                      0.079     0.099 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/V[4]
                         net (fo=1, routed)           0.000     0.099    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.V<4>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[4]_V_DATA[4])
                                                      0.012     0.111 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/V_DATA[4]
                         net (fo=1, routed)           0.000     0.111    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.V_DATA<4>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[4]_ALU_OUT[4])
                                                      0.111     0.222 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.222    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.252 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.119     0.371    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp_n
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.257     1.429    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y259         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_101_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.250ns (67.385%)  route 0.121ns (32.615%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.251ns (routing 0.352ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[10])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.U<10>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.121     0.371    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp_n
    SLICE_X8Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.251     1.423    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X8Y261         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_82_psdsp/C

Slack:                    inf
  Source:                 design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.250ns (66.313%)  route 0.127ns (33.687%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.254ns (routing 0.352ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y104       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X0Y104       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.020     0.020 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.020    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X0Y104       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[8])
                                                      0.075     0.095 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_MULTIPLIER.U<8>
    DSP48E2_X0Y104       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.012     0.107 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.107    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_M_DATA.U_DATA<8>
    DSP48E2_X0Y104       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.113     0.220 f  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.220    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X0Y104       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.250 r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/h_bias_1_w0/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.127     0.377    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp_n
    SLICE_X7Y262         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=86928, routed)       1.254     1.426    design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/core_clk
    SLICE_X7Y262         FDRE                                         r  design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_csc/u_dl/dat_req_sub_h_3_addr[13]_i_87_psdsp/C





