ARM GAS  /tmp/cc1mnyyM.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"spi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/spi.c"
  19              		.section	.text.MX_SPI1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_SPI1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_SPI1_Init:
  27              	.LFB144:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
ARM GAS  /tmp/cc1mnyyM.s 			page 2


  32:Core/Src/spi.c **** {
  28              		.loc 1 32 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 41 3 view .LVU1
  38              		.loc 1 41 18 is_stmt 0 view .LVU2
  39 0002 1448     		ldr	r0, .L5
  40 0004 144B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 42 3 is_stmt 1 view .LVU3
  43              		.loc 1 42 19 is_stmt 0 view .LVU4
  44 0008 4FF48003 		mov	r3, #4194304
  45 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  46              		.loc 1 43 3 is_stmt 1 view .LVU5
  47              		.loc 1 43 24 is_stmt 0 view .LVU6
  48 000e 0023     		movs	r3, #0
  49 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 44 3 is_stmt 1 view .LVU7
  51              		.loc 1 44 23 is_stmt 0 view .LVU8
  52 0012 0722     		movs	r2, #7
  53 0014 C260     		str	r2, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  54              		.loc 1 45 3 is_stmt 1 view .LVU9
  55              		.loc 1 45 26 is_stmt 0 view .LVU10
  56 0016 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  57              		.loc 1 46 3 is_stmt 1 view .LVU11
  58              		.loc 1 46 23 is_stmt 0 view .LVU12
  59 0018 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
  60              		.loc 1 47 3 is_stmt 1 view .LVU13
  61              		.loc 1 47 18 is_stmt 0 view .LVU14
  62 001a 4FF00052 		mov	r2, #536870912
  63 001e 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
  64              		.loc 1 48 3 is_stmt 1 view .LVU15
  65              		.loc 1 48 32 is_stmt 0 view .LVU16
  66 0020 4FF04052 		mov	r2, #805306368
  67 0024 C261     		str	r2, [r0, #28]
ARM GAS  /tmp/cc1mnyyM.s 			page 3


  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  68              		.loc 1 49 3 is_stmt 1 view .LVU17
  69              		.loc 1 49 23 is_stmt 0 view .LVU18
  70 0026 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU19
  72              		.loc 1 50 21 is_stmt 0 view .LVU20
  73 0028 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 51 3 is_stmt 1 view .LVU21
  75              		.loc 1 51 29 is_stmt 0 view .LVU22
  76 002a 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 0x0;
  77              		.loc 1 52 3 is_stmt 1 view .LVU23
  78              		.loc 1 52 28 is_stmt 0 view .LVU24
  79 002c C362     		str	r3, [r0, #44]
  53:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  80              		.loc 1 53 3 is_stmt 1 view .LVU25
  81              		.loc 1 53 23 is_stmt 0 view .LVU26
  82 002e 4FF08042 		mov	r2, #1073741824
  83 0032 4263     		str	r2, [r0, #52]
  54:Core/Src/spi.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  84              		.loc 1 54 3 is_stmt 1 view .LVU27
  85              		.loc 1 54 26 is_stmt 0 view .LVU28
  86 0034 8363     		str	r3, [r0, #56]
  55:Core/Src/spi.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  87              		.loc 1 55 3 is_stmt 1 view .LVU29
  88              		.loc 1 55 28 is_stmt 0 view .LVU30
  89 0036 C363     		str	r3, [r0, #60]
  56:Core/Src/spi.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  90              		.loc 1 56 3 is_stmt 1 view .LVU31
  91              		.loc 1 56 41 is_stmt 0 view .LVU32
  92 0038 0364     		str	r3, [r0, #64]
  57:Core/Src/spi.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
  93              		.loc 1 57 3 is_stmt 1 view .LVU33
  94              		.loc 1 57 41 is_stmt 0 view .LVU34
  95 003a 4364     		str	r3, [r0, #68]
  58:Core/Src/spi.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  96              		.loc 1 58 3 is_stmt 1 view .LVU35
  97              		.loc 1 58 31 is_stmt 0 view .LVU36
  98 003c 8364     		str	r3, [r0, #72]
  59:Core/Src/spi.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  99              		.loc 1 59 3 is_stmt 1 view .LVU37
 100              		.loc 1 59 38 is_stmt 0 view .LVU38
 101 003e C364     		str	r3, [r0, #76]
  60:Core/Src/spi.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 102              		.loc 1 60 3 is_stmt 1 view .LVU39
 103              		.loc 1 60 37 is_stmt 0 view .LVU40
 104 0040 0365     		str	r3, [r0, #80]
  61:Core/Src/spi.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 105              		.loc 1 61 3 is_stmt 1 view .LVU41
 106              		.loc 1 61 32 is_stmt 0 view .LVU42
 107 0042 4365     		str	r3, [r0, #84]
  62:Core/Src/spi.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 108              		.loc 1 62 3 is_stmt 1 view .LVU43
 109              		.loc 1 62 21 is_stmt 0 view .LVU44
 110 0044 8365     		str	r3, [r0, #88]
ARM GAS  /tmp/cc1mnyyM.s 			page 4


  63:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 111              		.loc 1 63 3 is_stmt 1 view .LVU45
 112              		.loc 1 63 7 is_stmt 0 view .LVU46
 113 0046 FFF7FEFF 		bl	HAL_SPI_Init
 114              	.LVL0:
 115              		.loc 1 63 6 view .LVU47
 116 004a 00B9     		cbnz	r0, .L4
 117              	.L1:
  64:Core/Src/spi.c ****   {
  65:Core/Src/spi.c ****     Error_Handler();
  66:Core/Src/spi.c ****   }
  67:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  68:Core/Src/spi.c **** 
  69:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  70:Core/Src/spi.c **** 
  71:Core/Src/spi.c **** }
 118              		.loc 1 71 1 view .LVU48
 119 004c 08BD     		pop	{r3, pc}
 120              	.L4:
  65:Core/Src/spi.c ****   }
 121              		.loc 1 65 5 is_stmt 1 view .LVU49
 122 004e FFF7FEFF 		bl	Error_Handler
 123              	.LVL1:
 124              		.loc 1 71 1 is_stmt 0 view .LVU50
 125 0052 FBE7     		b	.L1
 126              	.L6:
 127              		.align	2
 128              	.L5:
 129 0054 00000000 		.word	hspi1
 130 0058 00300140 		.word	1073819648
 131              		.cfi_endproc
 132              	.LFE144:
 134              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 135              		.align	1
 136              		.global	HAL_SPI_MspInit
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 141              	HAL_SPI_MspInit:
 142              	.LVL2:
 143              	.LFB145:
  72:Core/Src/spi.c **** 
  73:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  74:Core/Src/spi.c **** {
 144              		.loc 1 74 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 224
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148              		.loc 1 74 1 is_stmt 0 view .LVU52
 149 0000 30B5     		push	{r4, r5, lr}
 150              	.LCFI1:
 151              		.cfi_def_cfa_offset 12
 152              		.cfi_offset 4, -12
 153              		.cfi_offset 5, -8
 154              		.cfi_offset 14, -4
 155 0002 B9B0     		sub	sp, sp, #228
 156              	.LCFI2:
ARM GAS  /tmp/cc1mnyyM.s 			page 5


 157              		.cfi_def_cfa_offset 240
 158 0004 0446     		mov	r4, r0
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 159              		.loc 1 76 3 is_stmt 1 view .LVU53
 160              		.loc 1 76 20 is_stmt 0 view .LVU54
 161 0006 0021     		movs	r1, #0
 162 0008 3391     		str	r1, [sp, #204]
 163 000a 3491     		str	r1, [sp, #208]
 164 000c 3591     		str	r1, [sp, #212]
 165 000e 3691     		str	r1, [sp, #216]
 166 0010 3791     		str	r1, [sp, #220]
  77:Core/Src/spi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 167              		.loc 1 77 3 is_stmt 1 view .LVU55
 168              		.loc 1 77 28 is_stmt 0 view .LVU56
 169 0012 C022     		movs	r2, #192
 170 0014 02A8     		add	r0, sp, #8
 171              	.LVL3:
 172              		.loc 1 77 28 view .LVU57
 173 0016 FFF7FEFF 		bl	memset
 174              	.LVL4:
  78:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 175              		.loc 1 78 3 is_stmt 1 view .LVU58
 176              		.loc 1 78 15 is_stmt 0 view .LVU59
 177 001a 2268     		ldr	r2, [r4]
 178              		.loc 1 78 5 view .LVU60
 179 001c 2C4B     		ldr	r3, .L15
 180 001e 9A42     		cmp	r2, r3
 181 0020 01D0     		beq	.L12
 182              	.L7:
  79:Core/Src/spi.c ****   {
  80:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  81:Core/Src/spi.c **** 
  82:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  83:Core/Src/spi.c **** 
  84:Core/Src/spi.c ****   /** Initializes the peripherals clock
  85:Core/Src/spi.c ****   */
  86:Core/Src/spi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
  87:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
  88:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  89:Core/Src/spi.c ****     {
  90:Core/Src/spi.c ****       Error_Handler();
  91:Core/Src/spi.c ****     }
  92:Core/Src/spi.c **** 
  93:Core/Src/spi.c ****     /* SPI1 clock enable */
  94:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  97:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  98:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
  99:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 101:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 102:Core/Src/spi.c ****     */
 103:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 104:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc1mnyyM.s 			page 6


 106:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 107:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 108:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/spi.c **** 
 110:Core/Src/spi.c ****     /* SPI1 DMA Init */
 111:Core/Src/spi.c ****     /* SPI1_TX Init */
 112:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA1_Stream0;
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 121:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 122:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 123:Core/Src/spi.c ****     {
 124:Core/Src/spi.c ****       Error_Handler();
 125:Core/Src/spi.c ****     }
 126:Core/Src/spi.c **** 
 127:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 128:Core/Src/spi.c **** 
 129:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 130:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 131:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 132:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 135:Core/Src/spi.c ****   }
 136:Core/Src/spi.c **** }
 183              		.loc 1 136 1 view .LVU61
 184 0022 39B0     		add	sp, sp, #228
 185              	.LCFI3:
 186              		.cfi_remember_state
 187              		.cfi_def_cfa_offset 12
 188              		@ sp needed
 189 0024 30BD     		pop	{r4, r5, pc}
 190              	.LVL5:
 191              	.L12:
 192              	.LCFI4:
 193              		.cfi_restore_state
  86:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 194              		.loc 1 86 5 is_stmt 1 view .LVU62
  86:Core/Src/spi.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 195              		.loc 1 86 46 is_stmt 0 view .LVU63
 196 0026 4FF48052 		mov	r2, #4096
 197 002a 0023     		movs	r3, #0
 198 002c CDE90223 		strd	r2, [sp, #8]
  87:Core/Src/spi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 199              		.loc 1 87 5 is_stmt 1 view .LVU64
  88:Core/Src/spi.c ****     {
 200              		.loc 1 88 5 view .LVU65
  88:Core/Src/spi.c ****     {
 201              		.loc 1 88 9 is_stmt 0 view .LVU66
 202 0030 02A8     		add	r0, sp, #8
 203 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/cc1mnyyM.s 			page 7


 204              	.LVL6:
  88:Core/Src/spi.c ****     {
 205              		.loc 1 88 8 view .LVU67
 206 0036 0028     		cmp	r0, #0
 207 0038 44D1     		bne	.L13
 208              	.L9:
  94:Core/Src/spi.c **** 
 209              		.loc 1 94 5 is_stmt 1 view .LVU68
 210              	.LBB2:
  94:Core/Src/spi.c **** 
 211              		.loc 1 94 5 view .LVU69
  94:Core/Src/spi.c **** 
 212              		.loc 1 94 5 view .LVU70
 213 003a 264B     		ldr	r3, .L15+4
 214 003c D3F85021 		ldr	r2, [r3, #336]
 215 0040 42F48052 		orr	r2, r2, #4096
 216 0044 C3F85021 		str	r2, [r3, #336]
  94:Core/Src/spi.c **** 
 217              		.loc 1 94 5 view .LVU71
 218 0048 D3F85021 		ldr	r2, [r3, #336]
 219 004c 02F48052 		and	r2, r2, #4096
 220 0050 0092     		str	r2, [sp]
  94:Core/Src/spi.c **** 
 221              		.loc 1 94 5 view .LVU72
 222 0052 009A     		ldr	r2, [sp]
 223              	.LBE2:
  94:Core/Src/spi.c **** 
 224              		.loc 1 94 5 view .LVU73
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 225              		.loc 1 96 5 view .LVU74
 226              	.LBB3:
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 227              		.loc 1 96 5 view .LVU75
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 228              		.loc 1 96 5 view .LVU76
 229 0054 D3F84021 		ldr	r2, [r3, #320]
 230 0058 42F00102 		orr	r2, r2, #1
 231 005c C3F84021 		str	r2, [r3, #320]
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 232              		.loc 1 96 5 view .LVU77
 233 0060 D3F84031 		ldr	r3, [r3, #320]
 234 0064 03F00103 		and	r3, r3, #1
 235 0068 0193     		str	r3, [sp, #4]
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 236              		.loc 1 96 5 view .LVU78
 237 006a 019B     		ldr	r3, [sp, #4]
 238              	.LBE3:
  96:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 239              		.loc 1 96 5 view .LVU79
 103:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 240              		.loc 1 103 5 view .LVU80
 103:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 241              		.loc 1 103 25 is_stmt 0 view .LVU81
 242 006c F023     		movs	r3, #240
 243 006e 3393     		str	r3, [sp, #204]
 104:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244              		.loc 1 104 5 is_stmt 1 view .LVU82
ARM GAS  /tmp/cc1mnyyM.s 			page 8


 104:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 245              		.loc 1 104 26 is_stmt 0 view .LVU83
 246 0070 0223     		movs	r3, #2
 247 0072 3493     		str	r3, [sp, #208]
 105:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 248              		.loc 1 105 5 is_stmt 1 view .LVU84
 105:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 249              		.loc 1 105 26 is_stmt 0 view .LVU85
 250 0074 0025     		movs	r5, #0
 251 0076 3595     		str	r5, [sp, #212]
 106:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 252              		.loc 1 106 5 is_stmt 1 view .LVU86
 106:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 253              		.loc 1 106 27 is_stmt 0 view .LVU87
 254 0078 3695     		str	r5, [sp, #216]
 107:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 255              		.loc 1 107 5 is_stmt 1 view .LVU88
 107:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 107 31 is_stmt 0 view .LVU89
 257 007a 0523     		movs	r3, #5
 258 007c 3793     		str	r3, [sp, #220]
 108:Core/Src/spi.c **** 
 259              		.loc 1 108 5 is_stmt 1 view .LVU90
 260 007e 33A9     		add	r1, sp, #204
 261 0080 1548     		ldr	r0, .L15+8
 262 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL7:
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 264              		.loc 1 112 5 view .LVU91
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 265              		.loc 1 112 27 is_stmt 0 view .LVU92
 266 0086 1548     		ldr	r0, .L15+12
 267 0088 154B     		ldr	r3, .L15+16
 268 008a 0360     		str	r3, [r0]
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 269              		.loc 1 113 5 is_stmt 1 view .LVU93
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 270              		.loc 1 113 31 is_stmt 0 view .LVU94
 271 008c 2623     		movs	r3, #38
 272 008e 4360     		str	r3, [r0, #4]
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 273              		.loc 1 114 5 is_stmt 1 view .LVU95
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 274              		.loc 1 114 33 is_stmt 0 view .LVU96
 275 0090 4023     		movs	r3, #64
 276 0092 8360     		str	r3, [r0, #8]
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 277              		.loc 1 115 5 is_stmt 1 view .LVU97
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 278              		.loc 1 115 33 is_stmt 0 view .LVU98
 279 0094 C560     		str	r5, [r0, #12]
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 280              		.loc 1 116 5 is_stmt 1 view .LVU99
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 281              		.loc 1 116 30 is_stmt 0 view .LVU100
 282 0096 4FF48063 		mov	r3, #1024
 283 009a 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/cc1mnyyM.s 			page 9


 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 284              		.loc 1 117 5 is_stmt 1 view .LVU101
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 285              		.loc 1 117 43 is_stmt 0 view .LVU102
 286 009c 4561     		str	r5, [r0, #20]
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 287              		.loc 1 118 5 is_stmt 1 view .LVU103
 118:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 288              		.loc 1 118 40 is_stmt 0 view .LVU104
 289 009e 8561     		str	r5, [r0, #24]
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 290              		.loc 1 119 5 is_stmt 1 view .LVU105
 119:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 291              		.loc 1 119 28 is_stmt 0 view .LVU106
 292 00a0 C561     		str	r5, [r0, #28]
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 293              		.loc 1 120 5 is_stmt 1 view .LVU107
 120:Core/Src/spi.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 294              		.loc 1 120 32 is_stmt 0 view .LVU108
 295 00a2 0562     		str	r5, [r0, #32]
 121:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 296              		.loc 1 121 5 is_stmt 1 view .LVU109
 121:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 297              		.loc 1 121 32 is_stmt 0 view .LVU110
 298 00a4 4562     		str	r5, [r0, #36]
 122:Core/Src/spi.c ****     {
 299              		.loc 1 122 5 is_stmt 1 view .LVU111
 122:Core/Src/spi.c ****     {
 300              		.loc 1 122 9 is_stmt 0 view .LVU112
 301 00a6 FFF7FEFF 		bl	HAL_DMA_Init
 302              	.LVL8:
 122:Core/Src/spi.c ****     {
 303              		.loc 1 122 8 view .LVU113
 304 00aa 70B9     		cbnz	r0, .L14
 305              	.L10:
 127:Core/Src/spi.c **** 
 306              		.loc 1 127 5 is_stmt 1 view .LVU114
 127:Core/Src/spi.c **** 
 307              		.loc 1 127 5 view .LVU115
 308 00ac 0B4B     		ldr	r3, .L15+12
 309 00ae A367     		str	r3, [r4, #120]
 127:Core/Src/spi.c **** 
 310              		.loc 1 127 5 view .LVU116
 311 00b0 9C63     		str	r4, [r3, #56]
 127:Core/Src/spi.c **** 
 312              		.loc 1 127 5 view .LVU117
 130:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 313              		.loc 1 130 5 view .LVU118
 314 00b2 0022     		movs	r2, #0
 315 00b4 1146     		mov	r1, r2
 316 00b6 2320     		movs	r0, #35
 317 00b8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 318              	.LVL9:
 131:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 319              		.loc 1 131 5 view .LVU119
 320 00bc 2320     		movs	r0, #35
 321 00be FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/cc1mnyyM.s 			page 10


 322              	.LVL10:
 323              		.loc 1 136 1 is_stmt 0 view .LVU120
 324 00c2 AEE7     		b	.L7
 325              	.L13:
  90:Core/Src/spi.c ****     }
 326              		.loc 1 90 7 is_stmt 1 view .LVU121
 327 00c4 FFF7FEFF 		bl	Error_Handler
 328              	.LVL11:
 329 00c8 B7E7     		b	.L9
 330              	.L14:
 124:Core/Src/spi.c ****     }
 331              		.loc 1 124 7 view .LVU122
 332 00ca FFF7FEFF 		bl	Error_Handler
 333              	.LVL12:
 334 00ce EDE7     		b	.L10
 335              	.L16:
 336              		.align	2
 337              	.L15:
 338 00d0 00300140 		.word	1073819648
 339 00d4 00440258 		.word	1476543488
 340 00d8 00000258 		.word	1476526080
 341 00dc 00000000 		.word	hdma_spi1_tx
 342 00e0 10000240 		.word	1073872912
 343              		.cfi_endproc
 344              	.LFE145:
 346              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 347              		.align	1
 348              		.global	HAL_SPI_MspDeInit
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	HAL_SPI_MspDeInit:
 354              	.LVL13:
 355              	.LFB146:
 137:Core/Src/spi.c **** 
 138:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 139:Core/Src/spi.c **** {
 356              		.loc 1 139 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 140:Core/Src/spi.c **** 
 141:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 360              		.loc 1 141 3 view .LVU124
 361              		.loc 1 141 15 is_stmt 0 view .LVU125
 362 0000 0268     		ldr	r2, [r0]
 363              		.loc 1 141 5 view .LVU126
 364 0002 0C4B     		ldr	r3, .L24
 365 0004 9A42     		cmp	r2, r3
 366 0006 00D0     		beq	.L23
 367 0008 7047     		bx	lr
 368              	.L23:
 139:Core/Src/spi.c **** 
 369              		.loc 1 139 1 view .LVU127
 370 000a 10B5     		push	{r4, lr}
 371              	.LCFI5:
 372              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc1mnyyM.s 			page 11


 373              		.cfi_offset 4, -8
 374              		.cfi_offset 14, -4
 375 000c 0446     		mov	r4, r0
 142:Core/Src/spi.c ****   {
 143:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 144:Core/Src/spi.c **** 
 145:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 146:Core/Src/spi.c ****     /* Peripheral clock disable */
 147:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 376              		.loc 1 147 5 is_stmt 1 view .LVU128
 377 000e 0A4A     		ldr	r2, .L24+4
 378 0010 D2F85031 		ldr	r3, [r2, #336]
 379 0014 23F48053 		bic	r3, r3, #4096
 380 0018 C2F85031 		str	r3, [r2, #336]
 148:Core/Src/spi.c **** 
 149:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 150:Core/Src/spi.c ****     PA4     ------> SPI1_NSS
 151:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 152:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 153:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 154:Core/Src/spi.c ****     */
 155:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 381              		.loc 1 155 5 view .LVU129
 382 001c F021     		movs	r1, #240
 383 001e 0748     		ldr	r0, .L24+8
 384              	.LVL14:
 385              		.loc 1 155 5 is_stmt 0 view .LVU130
 386 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 387              	.LVL15:
 156:Core/Src/spi.c **** 
 157:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 158:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 388              		.loc 1 158 5 is_stmt 1 view .LVU131
 389 0024 A06F     		ldr	r0, [r4, #120]
 390 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 391              	.LVL16:
 159:Core/Src/spi.c **** 
 160:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 161:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 392              		.loc 1 161 5 view .LVU132
 393 002a 2320     		movs	r0, #35
 394 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 395              	.LVL17:
 162:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 163:Core/Src/spi.c **** 
 164:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 165:Core/Src/spi.c ****   }
 166:Core/Src/spi.c **** }
 396              		.loc 1 166 1 is_stmt 0 view .LVU133
 397 0030 10BD     		pop	{r4, pc}
 398              	.LVL18:
 399              	.L25:
 400              		.loc 1 166 1 view .LVU134
 401 0032 00BF     		.align	2
 402              	.L24:
 403 0034 00300140 		.word	1073819648
 404 0038 00440258 		.word	1476543488
ARM GAS  /tmp/cc1mnyyM.s 			page 12


 405 003c 00000258 		.word	1476526080
 406              		.cfi_endproc
 407              	.LFE146:
 409              		.global	hdma_spi1_tx
 410              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 411              		.align	2
 414              	hdma_spi1_tx:
 415 0000 00000000 		.space	120
 415      00000000 
 415      00000000 
 415      00000000 
 415      00000000 
 416              		.global	hspi1
 417              		.section	.bss.hspi1,"aw",%nobits
 418              		.align	2
 421              	hspi1:
 422 0000 00000000 		.space	136
 422      00000000 
 422      00000000 
 422      00000000 
 422      00000000 
 423              		.text
 424              	.Letext0:
 425              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7a3xxq.h"
 426              		.file 3 "/home/jack/ece331/Downloads/arm-gnu-toolchain-12.2.rel1-aarch64-arm-none-eabi/arm-none-ea
 427              		.file 4 "/home/jack/ece331/Downloads/arm-gnu-toolchain-12.2.rel1-aarch64-arm-none-eabi/arm-none-ea
 428              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 429              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 430              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 431              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 432              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 433              		.file 10 "Core/Inc/spi.h"
 434              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 435              		.file 12 "Core/Inc/main.h"
 436              		.file 13 "<built-in>"
ARM GAS  /tmp/cc1mnyyM.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 spi.c
     /tmp/cc1mnyyM.s:20     .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc1mnyyM.s:26     .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc1mnyyM.s:129    .text.MX_SPI1_Init:0000000000000054 $d
     /tmp/cc1mnyyM.s:421    .bss.hspi1:0000000000000000 hspi1
     /tmp/cc1mnyyM.s:135    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/cc1mnyyM.s:141    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/cc1mnyyM.s:338    .text.HAL_SPI_MspInit:00000000000000d0 $d
     /tmp/cc1mnyyM.s:414    .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/cc1mnyyM.s:347    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/cc1mnyyM.s:353    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/cc1mnyyM.s:403    .text.HAL_SPI_MspDeInit:0000000000000034 $d
     /tmp/cc1mnyyM.s:411    .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/cc1mnyyM.s:418    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
