
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/tonto_422B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2501969 heartbeat IPC: 3.99685 cumulative IPC: 3.99685 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2501969 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 8975831 heartbeat IPC: 1.54467 cumulative IPC: 1.54467 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 15445583 heartbeat IPC: 1.54565 cumulative IPC: 1.54516 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 22042140 heartbeat IPC: 1.51594 cumulative IPC: 1.5353 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 29735760 heartbeat IPC: 1.29978 cumulative IPC: 1.46876 (Simulation time: 0 hr 3 min 1 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 36617532 heartbeat IPC: 1.45311 cumulative IPC: 1.46561 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 42672968 heartbeat IPC: 1.65141 cumulative IPC: 1.49361 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 48695037 heartbeat IPC: 1.66056 cumulative IPC: 1.51538 (Simulation time: 0 hr 5 min 8 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 55032621 heartbeat IPC: 1.57789 cumulative IPC: 1.52292 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 61189304 heartbeat IPC: 1.62425 cumulative IPC: 1.53355 (Simulation time: 0 hr 6 min 28 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 67332728 heartbeat IPC: 1.62776 cumulative IPC: 1.54248 (Simulation time: 0 hr 7 min 8 sec) 
Finished CPU 0 instructions: 100000003 cycles: 64830760 cumulative IPC: 1.54248 (Simulation time: 0 hr 7 min 8 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.54248 instructions: 100000003 cycles: 64830760
cpu0_DTLB TOTAL     ACCESS:   12818352  HIT:   12782084  MISS:      36268
cpu0_DTLB LOAD      ACCESS:    9451852  HIT:    9425419  MISS:      26433
cpu0_DTLB RFO       ACCESS:    3366500  HIT:    3356665  MISS:       9835
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.5163 cycles
cpu0_ITLB TOTAL     ACCESS:    4160604  HIT:    4160573  MISS:         31
cpu0_ITLB LOAD      ACCESS:    4160604  HIT:    4160573  MISS:         31
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217.419 cycles
cpu0_L1I TOTAL     ACCESS:    6343272  HIT:    6342156  MISS:       1116
cpu0_L1I LOAD      ACCESS:    6343272  HIT:    6342156  MISS:       1116
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 189.817 cycles
cpu0_STLB TOTAL     ACCESS:      36299  HIT:      35637  MISS:        662
cpu0_STLB LOAD      ACCESS:      26464  HIT:      26418  MISS:         46
cpu0_STLB RFO       ACCESS:       9835  HIT:       9219  MISS:        616
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 256.949 cycles
cpu0_L1D TOTAL     ACCESS:   13823180  HIT:   12608847  MISS:    1214333
cpu0_L1D LOAD      ACCESS:    7732632  HIT:    6935676  MISS:     796956
cpu0_L1D RFO       ACCESS:    6089889  HIT:    5672525  MISS:     417364
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        659  HIT:        646  MISS:         13
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 74.0873 cycles
cpu0_L2C TOTAL     ACCESS:    1652884  HIT:     826528  MISS:     826356
cpu0_L2C LOAD      ACCESS:     798072  HIT:     213755  MISS:     584317
cpu0_L2C RFO       ACCESS:     417364  HIT:     175367  MISS:     241997
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     437435  HIT:     437402  MISS:         33
cpu0_L2C TRANSLATION ACCESS:         13  HIT:          4  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 92.9047 cycles
LLC TOTAL     ACCESS:    1191346  HIT:     951058  MISS:     240288
LLC LOAD      ACCESS:     584264  HIT:     463933  MISS:     120331
LLC RFO       ACCESS:     241997  HIT:     180068  MISS:      61929
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     365076  HIT:     307048  MISS:      58028
LLC TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 247.225 cycles
Insertion Distribution: 
	LOAD 1094 0 0 0 0 0 0 0 0 0 0 0 0 0 39214 94323 
	RFO 6972 0 0 0 0 0 0 0 0 0 0 0 0 0 35649 22608 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 58028 
	 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      42096  ROW_BUFFER_MISS:     140012
 DBUS AVG_CONGESTED_CYCLE:    3.95481
 WQ ROW_BUFFER_HIT:      24695  ROW_BUFFER_MISS:      83287  FULL:      10884


CPU 0 Branch Prediction Accuracy: 95.8021% MPKI: 4.07385 Average ROB Occupancy at Mispredict: 71.5602
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00041
BRANCH_INDIRECT: 5e-05
BRANCH_CONDITIONAL: 4.07099
BRANCH_DIRECT_CALL: 0.00126
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00114

