# //  ModelSim SE-64 10.6a Mar 16 2017Linux 2.6.32-696.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:01:17 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 16:01:17 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:01:25 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 16:01:25 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:02:16 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 16:02:16 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:02:57 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(40): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(38): (vcom-1339) Selected signal assignment choices cover only 1 out of 9 cases.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 16:02:57 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:03:03 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:03:03 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 16:03:10 on Sep 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 16:05:16 on Sep 21,2017, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 16:05:19 on Sep 21,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
quit -sim
# End time: 16:05:41 on Sep 21,2017, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:05:44 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:05:44 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 16:05:47 on Sep 21,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 16:09:12 on Sep 21,2017, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:09:23 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:09:23 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:09:48 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:09:48 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:10:59 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:10:59 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:11:11 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:11:11 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:13:00 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:13:00 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:13:38 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:13:38 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:15:00 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Signal "state_a" cannot be target of variable assignment statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Illegal concurrent statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in variable assignment is different from expression type ieee.NUMERIC_STD.UNRESOLVED_UNSIGNED.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): ** Error: (vcom-1583) Illegal type converson from 'ieee.std_logic_1164.STD_LOGIC' to 'ieee.NUMERIC_STD.UNSIGNED' (non-numeric to array).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Signal "state_b" cannot be target of variable assignment statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Illegal concurrent statement.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Target type ieee.std_logic_1164.STD_LOGIC_VECTOR in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:15:00 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 11, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:17:35 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(37): (vcom-1323) Selected waveforms choice is not being checked for array length.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:17:36 on Sep 21,2017, Elapsed time: 0:00:01
# Errors: 5, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:18:54 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:18:54 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:22:05 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type std.STANDARD.BIT.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): (vcom-1013) Initial value of "state_a" depends on value of signal "ctrl_in".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:22:05 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 1
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:22:37 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): near "<=": (vcom-1576) expecting ';'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(26): near "<=": (vcom-1576) expecting ';'.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): (vcom-1136) Unknown identifier "state_a".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Enumeration literal '1' is not of type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(33): (vcom-1136) Unknown identifier "state_b".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(34): Enumeration literal '1' is not of type (error).
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 16:22:38 on Sep 21,2017, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:23:09 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(26): Type error resolving infix expression "xor" as type std.STANDARD.BIT.
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(25): (vcom-1013) Initial value of "state_a" depends on value of signal "ctrl_in".
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(26): (vcom-1013) Initial value of "state_b" depends on value of signal "ctrl_in".
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(47): VHDL Compiler exiting
# End time: 16:23:09 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 2
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:23:30 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:23:30 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:31:34 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:31:34 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:39:57 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(29): Type error resolving infix expression "and" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(30): Type error resolving infix expression "xor" as type std.STANDARD.BIT.
# ** Error: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd(50): VHDL Compiler exiting
# End time: 16:39:57 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /tools/mentor/modelsim/ms106a/modeltech/linux_x86_64/vcom failed.
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:40:53 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:40:53 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:41:11 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:41:11 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:43:29 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 16:43:29 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 16:43:31 on Sep 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *














run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
run -a
# ** Note: Test completed
#    Time: 40 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 16:44:50 on Sep 21,2017, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:44:53 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:44:53 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:44:59 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package ENV
# ** Warning: /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd(10): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package std_logic_textio
# -- Compiling entity tb_mac
# -- Compiling architecture tb_mac_arch of tb_mac
# End time: 16:45:00 on Sep 21,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 16:45:01 on Sep 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
quit -sim
# End time: 16:52:41 on Sep 21,2017, Elapsed time: 0:07:40
# Errors: 0, Warnings: 0
vcom -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd
# Model Technology ModelSim SE-64 vcom 10.6a Compiler 2017.03 Mar 16 2017
# Start time: 16:52:44 on Sep 21,2017
# vcom -reportprogress 300 -work work /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/src/mac_updated.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mac
# -- Compiling architecture mac_arch of mac
# End time: 16:52:44 on Sep 21,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_mac
# vsim -voptargs="+acc" work.tb_mac 
# Start time: 16:53:20 on Sep 21,2017
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading std.env(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_mac(tb_mac_arch)#1
# Loading work.mac(mac_arch)#1
log -r *
run -a
# ** Note: Test completed
#    Time: 20 us  Iteration: 1  Instance: /tb_mac
# Break in Process line__50 at /nethome/wsutton8/ECE6276/ECE6276/HW3/lab_3/tb/tb_mac.vhd line 88
