
*** Running vivado
    with args -log ldis_task1_bd_OutputWrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldis_task1_bd_OutputWrapper_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/David/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ldis_task1_bd_OutputWrapper_0_0.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:UsersDavidDocumentsivado-boards
ewoard_files}' does not exist, it will not be used to search board files.
Command: synth_design -top ldis_task1_bd_OutputWrapper_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.379 ; gain = 105.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_OutputWrapper_0_0' [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_OutputWrapper_0_0/synth/ldis_task1_bd_OutputWrapper_0_0.vhd:77]
	Parameter slaveCount bound to: 4 - type: integer 
	Parameter pindex bound to: 2 - type: integer 
	Parameter fw bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'OutputWrapper' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/OutputWrapper.vhd:37' bound to instance 'U0' of component 'OutputWrapper' [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_OutputWrapper_0_0/synth/ldis_task1_bd_OutputWrapper_0_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'OutputWrapper' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/OutputWrapper.vhd:68]
	Parameter slaveCount bound to: 4 - type: integer 
	Parameter pindex bound to: 2 - type: integer 
	Parameter fw bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'angle_encoder' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/angle_encoder.vhd:35' bound to instance 'OutputEncoder' of component 'angle_encoder' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/OutputWrapper.vhd:143]
INFO: [Synth 8-638] synthesizing module 'angle_encoder' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/angle_encoder.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element angle_signed_reg was removed.  [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/angle_encoder.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'angle_encoder' (1#1) [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/angle_encoder.vhd:41]
	Parameter pindex bound to: 2 - type: integer 
	Parameter regCount bound to: 1 - type: integer 
	Parameter slaveCount bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'APBSlaveIF' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/APBSlaveIF.vhd:33' bound to instance 'APB_INTERFACE' of component 'APBSlaveIF' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/OutputWrapper.vhd:150]
INFO: [Synth 8-638] synthesizing module 'APBSlaveIF' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/APBSlaveIF.vhd:61]
	Parameter pindex bound to: 2 - type: integer 
	Parameter regCount bound to: 1 - type: integer 
	Parameter slaveCount bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'PADDR' is read in the process but is not in the sensitivity list [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/APBSlaveIF.vhd:80]
WARNING: [Synth 8-614] signal 'REG_ADDR' is read in the process but is not in the sensitivity list [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/APBSlaveIF.vhd:80]
WARNING: [Synth 8-4767] Trying to implement RAM 'regArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regArray_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'APBSlaveIF' (2#1) [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/APBSlaveIF.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'OutputWrapper' (3#1) [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/new/OutputWrapper.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'ldis_task1_bd_OutputWrapper_0_0' (4#1) [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_OutputWrapper_0_0/synth/ldis_task1_bd_OutputWrapper_0_0.vhd:77]
WARNING: [Synth 8-3331] design APBSlaveIF has unconnected port PSEL[3]
WARNING: [Synth 8-3331] design APBSlaveIF has unconnected port PSEL[1]
WARNING: [Synth 8-3331] design APBSlaveIF has unconnected port PSEL[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.699 ; gain = 161.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 468.699 ; gain = 161.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 468.699 ; gain = 161.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.063 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.063 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 804.270 ; gain = 3.207
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 804.270 ; gain = 497.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 804.270 ; gain = 497.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 804.270 ; gain = 497.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'regInterfaceState_reg' in module 'APBSlaveIF'
INFO: [Synth 8-5545] ROM "REG_RDY" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "regInterfaceState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regInterfaceState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'StateWrapper_reg' in module 'OutputWrapper'
INFO: [Synth 8-5545] ROM "REG_IN0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "StateWrapper" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
  statereginterface_idle |                              000 | 00000000000000000000000000000000
statereginterface_waitforread |                              001 | 00000000000000000000000000000100
statereginterface_waitforwrite |                              010 | 00000000000000000000000000000101
 statereginterface_ready |                              011 | 00000000000000000000000000000010
statereginterface_buffer |                              100 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regInterfaceState_reg' using encoding 'sequential' in module 'APBSlaveIF'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       statewrapper_init |                              001 | 00000000000000000000000000000000
       statewrapper_read |                              010 | 00000000000000000000000000000011
 statewrapper_waitonread |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StateWrapper_reg' using encoding 'one-hot' in module 'OutputWrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 804.270 ; gain = 497.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module angle_encoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
Module APBSlaveIF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module OutputWrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design APBSlaveIF has unconnected port PSEL[3]
WARNING: [Synth 8-3331] design APBSlaveIF has unconnected port PSEL[1]
WARNING: [Synth 8-3331] design APBSlaveIF has unconnected port PSEL[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/REG_RW_reg )
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[0]' (FDRE) to 'U0/REG_IN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[1]' (FDRE) to 'U0/REG_IN_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[2]' (FDRE) to 'U0/REG_IN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[3]' (FDRE) to 'U0/REG_IN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[4]' (FDRE) to 'U0/REG_IN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[5]' (FDRE) to 'U0/REG_IN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[6]' (FDRE) to 'U0/REG_IN_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[7]' (FDRE) to 'U0/REG_IN_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[8]' (FDRE) to 'U0/REG_IN_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[9]' (FDRE) to 'U0/REG_IN_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[10]' (FDRE) to 'U0/REG_IN_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[11]' (FDRE) to 'U0/REG_IN_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[12]' (FDRE) to 'U0/REG_IN_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[13]' (FDRE) to 'U0/REG_IN_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[14]' (FDRE) to 'U0/REG_IN_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[15]' (FDRE) to 'U0/REG_IN_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[16]' (FDRE) to 'U0/REG_IN_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[17]' (FDRE) to 'U0/REG_IN_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[18]' (FDRE) to 'U0/REG_IN_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[19]' (FDRE) to 'U0/REG_IN_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[20]' (FDRE) to 'U0/REG_IN_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[21]' (FDRE) to 'U0/REG_IN_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[22]' (FDRE) to 'U0/REG_IN_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[23]' (FDRE) to 'U0/REG_IN_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[24]' (FDRE) to 'U0/REG_IN_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[25]' (FDRE) to 'U0/REG_IN_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[26]' (FDRE) to 'U0/REG_IN_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[27]' (FDRE) to 'U0/REG_IN_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[28]' (FDRE) to 'U0/REG_IN_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[29]' (FDRE) to 'U0/REG_IN_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/REG_IN_reg[30]' (FDRE) to 'U0/REG_IN_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/REG_IN_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 804.270 ; gain = 497.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 815.883 ; gain = 508.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 816.855 ; gain = 509.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    68|
|2     |LUT1   |    29|
|3     |LUT2   |   360|
|4     |LUT3   |    22|
|5     |LUT4   |    49|
|6     |LUT5   |    36|
|7     |LUT6   |   105|
|8     |FDRE   |   135|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   804|
|2     |  U0              |OutputWrapper |   804|
|3     |    APB_INTERFACE |APBSlaveIF    |   263|
|4     |    OutputEncoder |angle_encoder |   521|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 831.902 ; gain = 524.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 831.902 ; gain = 189.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 831.902 ; gain = 524.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 834.211 ; gain = 540.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/ldis_task1_bd_OutputWrapper_0_0_synth_1/ldis_task1_bd_OutputWrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 834.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/ldis_task1_bd_OutputWrapper_0_0_synth_1/ldis_task1_bd_OutputWrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ldis_task1_bd_OutputWrapper_0_0_utilization_synth.rpt -pb ldis_task1_bd_OutputWrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 20 17:47:24 2019...
