[
  {
    "EventCode": "0x00",
    "UMask": "0x01",
    "EventName": "INST_RETIRED.ANY",
    "BriefDescription": "Fixed Counter: Counts the number of instructions retired",
    "Counter": "32",
    "PEBScounters": "32",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.CORE",
    "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
    "Counter": "33",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x02",
    "EventName": "CPU_CLK_UNHALTED.THREAD",
    "BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles",
    "Counter": "33",
    "PEBScounters": "33",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x00",
    "UMask": "0x03",
    "EventName": "CPU_CLK_UNHALTED.REF_TSC",
    "BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles",
    "Counter": "34",
    "PEBScounters": "34",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x41",
    "EventName": "LONGEST_LAT_CACHE.MISS",
    "BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x2e",
    "UMask": "0x4f",
    "EventName": "LONGEST_LAT_CACHE.REFERENCE",
    "BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.CORE_P",
    "BriefDescription": "Counts the number of unhalted core clock cycles[This event is alias to CPU_CLK_UNHALTED.THREAD_P]",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x3c",
    "UMask": "0x00",
    "EventName": "CPU_CLK_UNHALTED.THREAD_P",
    "BriefDescription": "Counts the number of unhalted core clock cycles[This event is alias to CPU_CLK_UNHALTED.CORE_P]",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x71",
    "UMask": "0x00",
    "EventName": "TOPDOWN_FE_BOUND.ALL",
    "BriefDescription": "Counts the number of retirement slots not consumed due to front end stalls",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x72",
    "UMask": "0x00",
    "EventName": "TOPDOWN_RETIRING.ALL",
    "BriefDescription": "Counts the number of consumed retirement slots.  Similar to UOPS_RETIRED.ALL",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x73",
    "UMask": "0x00",
    "EventName": "TOPDOWN_BAD_SPECULATION.ALL",
    "BriefDescription": "Counts the number of issue slots that were not consumed by the backend because allocation is stalled due to a mispredicted jump or a machine clear.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x74",
    "UMask": "0x00",
    "EventName": "TOPDOWN_BE_BOUND.ALL",
    "BriefDescription": "Counts the number of retirement slots not consumed due to backend stalls",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x02",
    "EventName": "ICACHE.MISSES",
    "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump and the instruction cache registers bytes are not present. -",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x80",
    "UMask": "0x03",
    "EventName": "ICACHE.ACCESSES",
    "BriefDescription": "Counts every time the code stream enters into a new cache line by walking sequential from the previous line or being redirected by a jump.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0x85",
    "UMask": "0x0e",
    "EventName": "ITLB_MISSES.WALK_COMPLETED",
    "BriefDescription": "Counts the number of page walks completed due to instruction fetch misses to any page size.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.ANY_RESPONSE",
    "BriefDescription": "Counts cacheable demand data reads Catch all value for any response types - this includes response types not define in the OCR.  If this is set all other response types will be ignored",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.ANY_RESPONSE",
    "BriefDescription": "Counts demand reads for ownership, including SWPREFETCHW which is an RFO Catch all value for any response types - this includes response types not define in the OCR.  If this is set all other response types will be ignored",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x10002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_DATA_RD.L3_MISS",
    "BriefDescription": "Counts cacheable demand data reads were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3FBFC00001",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xB7",
    "UMask": "0x01,0x02",
    "EventName": "OCR.DEMAND_RFO.L3_MISS",
    "BriefDescription": "Counts demand reads for ownership, including SWPREFETCHW which is an RFO were not supplied by the L3 cache.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0",
    "SampleAfterValue": "100003",
    "MSRIndex": "0x1a6,0x1a7",
    "MSRValue": "0x3FBFC00002",
    "CollectPEBSRecord": "0",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "0",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xc0",
    "UMask": "0x00",
    "EventName": "INST_RETIRED.ANY_P",
    "BriefDescription": "Counts the number of instructions retired",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "2000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xc4",
    "UMask": "0x00",
    "EventName": "BR_INST_RETIRED.ALL_BRANCHES",
    "BriefDescription": "Counts the total number of branch instructions retired for all branch types.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xc5",
    "UMask": "0x00",
    "EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
    "BriefDescription": "Counts the total number of mispredicted branch instructions retired for all branch types.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "0",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x8",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x40",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x200",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x4",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x20",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x100",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x10",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x05",
    "EventName": "MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128",
    "BriefDescription": "Counts the number of tagged load uops retired that exceed the latency threshold defined in MEC_CR_PEBS_LD_LAT_THRESHOLD - Only counts with PEBS enabled.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x3F6",
    "MSRValue": "0x80",
    "CollectPEBSRecord": "3",
    "TakenAlone": "1",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x06",
    "EventName": "MEM_UOPS_RETIRED.STORE_LATENCY",
    "BriefDescription": "Counts the number of  stores uops retired same as MEM_UOPS_RETIRED.ALL_STORES",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "1000003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "3",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "2",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x81",
    "EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
    "BriefDescription": "Counts the number of load ops retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  },
  {
    "EventCode": "0xd0",
    "UMask": "0x82",
    "EventName": "MEM_UOPS_RETIRED.ALL_STORES",
    "BriefDescription": "Counts the number of store ops retired.",
    "Counter": "0,1,2,3,4,5,6,7",
    "PEBScounters": "0,1,2,3,4,5,6,7",
    "SampleAfterValue": "200003",
    "MSRIndex": "0x00",
    "MSRValue": "0x00",
    "CollectPEBSRecord": "2",
    "TakenAlone": "0",
    "CounterMask": "0",
    "Invert": "0",
    "EdgeDetect": "0",
    "PEBS": "1",
    "Data_LA": "1",
    "L1_Hit_Indication": "0",
    "Errata": "null",
    "Offcore": "0"
  }
]