///Register `D3PMR2` reader
pub struct R(crate::R<D3PMR2_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<D3PMR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<D3PMR2_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<D3PMR2_SPEC>) -> Self {
        R(reader)
    }
}
///Register `D3PMR2` writer
pub struct W(crate::W<D3PMR2_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<D3PMR2_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<D3PMR2_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<D3PMR2_SPEC>) -> Self {
        W(writer)
    }
}
///Field `MR34` reader - D3 Pending Mask on Event input x+32
pub type MR34_R = crate::BitReader<MR34_A>;
///D3 Pending Mask on Event input x+32
///
///Value on reset: 0
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum MR34_A {
    ///0: Interrupt request line is masked
    Masked = 0,
    ///1: Interrupt request line is unmasked
    Unmasked = 1,
}
impl From<MR34_A> for bool {
    #[inline(always)]
    fn from(variant: MR34_A) -> Self {
        variant as u8 != 0
    }
}
impl MR34_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub fn variant(&self) -> MR34_A {
        match self.bits {
            false => MR34_A::Masked,
            true => MR34_A::Unmasked,
        }
    }
    ///Checks if the value of the field is `Masked`
    #[inline(always)]
    pub fn is_masked(&self) -> bool {
        *self == MR34_A::Masked
    }
    ///Checks if the value of the field is `Unmasked`
    #[inline(always)]
    pub fn is_unmasked(&self) -> bool {
        *self == MR34_A::Unmasked
    }
}
///Field `MR34` writer - D3 Pending Mask on Event input x+32
pub type MR34_W<'a, const O: u8> = crate::BitWriter<'a, u32, D3PMR2_SPEC, MR34_A, O>;
impl<'a, const O: u8> MR34_W<'a, O> {
    ///Interrupt request line is masked
    #[inline(always)]
    pub fn masked(self) -> &'a mut W {
        self.variant(MR34_A::Masked)
    }
    ///Interrupt request line is unmasked
    #[inline(always)]
    pub fn unmasked(self) -> &'a mut W {
        self.variant(MR34_A::Unmasked)
    }
}
///Field `MR35` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR35_R;
///Field `MR41` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR41_R;
///Field `MR48` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR48_R;
///Field `MR49` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR49_R;
///Field `MR50` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR50_R;
///Field `MR51` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR51_R;
///Field `MR52` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR52_R;
///Field `MR53` reader - D3 Pending Mask on Event input x+32
pub use MR34_R as MR53_R;
///Field `MR35` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR35_W;
///Field `MR41` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR41_W;
///Field `MR48` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR48_W;
///Field `MR49` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR49_W;
///Field `MR50` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR50_W;
///Field `MR51` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR51_W;
///Field `MR52` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR52_W;
///Field `MR53` writer - D3 Pending Mask on Event input x+32
pub use MR34_W as MR53_W;
impl R {
    ///Bit 2 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr34(&self) -> MR34_R {
        MR34_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr35(&self) -> MR35_R {
        MR35_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 9 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr41(&self) -> MR41_R {
        MR41_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 16 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr48(&self) -> MR48_R {
        MR48_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr49(&self) -> MR49_R {
        MR49_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr50(&self) -> MR50_R {
        MR50_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr51(&self) -> MR51_R {
        MR51_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr52(&self) -> MR52_R {
        MR52_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    pub fn mr53(&self) -> MR53_R {
        MR53_R::new(((self.bits >> 21) & 1) != 0)
    }
}
impl W {
    ///Bit 2 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr34(&mut self) -> MR34_W<2> {
        MR34_W::new(self)
    }
    ///Bit 3 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr35(&mut self) -> MR35_W<3> {
        MR35_W::new(self)
    }
    ///Bit 9 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr41(&mut self) -> MR41_W<9> {
        MR41_W::new(self)
    }
    ///Bit 16 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr48(&mut self) -> MR48_W<16> {
        MR48_W::new(self)
    }
    ///Bit 17 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr49(&mut self) -> MR49_W<17> {
        MR49_W::new(self)
    }
    ///Bit 18 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr50(&mut self) -> MR50_W<18> {
        MR50_W::new(self)
    }
    ///Bit 19 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr51(&mut self) -> MR51_W<19> {
        MR51_W::new(self)
    }
    ///Bit 20 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr52(&mut self) -> MR52_W<20> {
        MR52_W::new(self)
    }
    ///Bit 21 - D3 Pending Mask on Event input x+32
    #[inline(always)]
    #[must_use]
    pub fn mr53(&mut self) -> MR53_W<21> {
        MR53_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///EXTI D3 pending mask register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [d3pmr2](index.html) module
pub struct D3PMR2_SPEC;
impl crate::RegisterSpec for D3PMR2_SPEC {
    type Ux = u32;
}
///`read()` method returns [d3pmr2::R](R) reader structure
impl crate::Readable for D3PMR2_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [d3pmr2::W](W) writer structure
impl crate::Writable for D3PMR2_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets D3PMR2 to value 0
impl crate::Resettable for D3PMR2_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
