// Seed: 2397508548
module module_0 ();
  id_2(
      .id_0(1'b0), .id_1(id_1), .id_2(1), .id_3(!id_3), .id_4(1), .id_5(1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(posedge 1) $display(1 + 1,, 1 == 1);
  logic [7:0] id_3;
  module_0 modCall_1 ();
  always @(id_3[1'd0]) id_1 = 1;
  logic [7:0] id_4;
  assign id_4[1'd0] = 1;
  wor  id_5 = 1;
  wire id_6 = id_2[1];
  assign id_1 = id_5;
  logic [7:0] id_7 = id_3;
  assign id_3[1] = id_1 + 1'b0 || id_1;
endmodule
