

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Fri Sep 22 02:21:56 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.971 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      664|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      236|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|      236|      664|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------+-----------------------------------+-----------+
    |                Instance                |               Module              | Expression|
    +----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_18s_17ns_26_1_1_U218  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U219  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U220  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U221  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U222  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    +----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_exp_table1     |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                              |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_fu_740_p2          |     +    |      0|  0|  18|          18|          18|
    |p_Val2_15_fu_784_p2          |     +    |      0|  0|  18|          18|          18|
    |p_Val2_19_fu_877_p2          |     +    |      0|  0|  18|          18|          18|
    |p_Val2_8_fu_710_p2           |     +    |      0|  0|  18|          18|          18|
    |ret_V_1_fu_863_p2            |     +    |      0|  0|  19|          19|          19|
    |ret_V_fu_770_p2              |     +    |      0|  0|  19|          19|          19|
    |sub_ln1193_1_fu_292_p2       |     -    |      0|  0|  17|          17|          17|
    |sub_ln1193_2_fu_348_p2       |     -    |      0|  0|  17|          17|          17|
    |sub_ln1193_3_fu_404_p2       |     -    |      0|  0|  17|          17|          17|
    |sub_ln1193_4_fu_460_p2       |     -    |      0|  0|  17|          17|          17|
    |sub_ln1193_fu_236_p2         |     -    |      0|  0|  17|          17|          17|
    |and_ln786_1_fu_320_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_376_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_432_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_488_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_264_p2          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_896_p2        |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_804_p2          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_186_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_200_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_214_p2      |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_172_p2        |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_338_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_394_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_450_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_506_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_822_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_914_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_282_p2           |    or    |      0|  0|   2|           1|           1|
    |p_Val2_12_fu_724_p3          |  select  |      0|  0|  18|           1|          17|
    |p_Val2_13_fu_754_p3          |  select  |      0|  0|  18|           1|          17|
    |p_Val2_16_fu_844_p3          |  select  |      0|  0|  18|           1|          18|
    |select_ln340_12_fu_828_p3    |  select  |      0|  0|  18|           1|          17|
    |select_ln340_14_fu_930_p3    |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_556_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_590_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_624_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_658_p3     |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_522_p3       |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_564_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_598_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_632_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_666_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_836_p3     |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_938_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_530_p3       |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_192_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_206_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_178_p3        |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_220_p3            |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_572_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_606_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_640_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_674_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_946_p3              |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_538_p3                |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_810_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_816_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_902_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_908_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_332_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_388_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_444_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_500_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_270_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_326_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_382_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_438_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_494_p2        |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_276_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_314_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_370_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_426_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_482_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_798_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_890_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_258_p2          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 664|         324|         644|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |exp_res_0_V_reg_1133                |  17|   0|   17|          0|
    |exp_res_0_V_reg_1133_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_1138                |  17|   0|   17|          0|
    |exp_res_1_V_reg_1138_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_1143                |  17|   0|   17|          0|
    |exp_res_2_V_reg_1143_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_1148                |  17|   0|   17|          0|
    |exp_res_3_V_reg_1148_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_4_V_reg_1164                |  17|   0|   17|          0|
    |p_Val2_16_reg_1158                  |  18|   0|   18|          0|
    |y_V_1_reg_1093                      |  10|   0|   10|          0|
    |y_V_2_reg_1098                      |  10|   0|   10|          0|
    |y_V_3_reg_1103                      |  10|   0|   10|          0|
    |y_V_4_reg_1108                      |  10|   0|   10|          0|
    |y_V_4_reg_1108_pp0_iter1_reg        |  10|   0|   10|          0|
    |y_V_reg_1088                        |  10|   0|   10|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 236|   0|  236|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_done        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|ap_return_4    | out |   16| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> | return value |
|data_0_V_read  |  in |   16|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                          data_4_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.24ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.67ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.24ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i16 %data_3_V_read_1, i16 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.24ns)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_2, i16 %select_ln65_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %select_ln65_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.24ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i16 %data_4_V_read_1, i16 %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_3, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_1, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp_1, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_1, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_3, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_7, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_5, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_5, %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_5, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_7, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.60ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_9, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_9, %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_9, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_10, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_11, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_12, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "%sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_13, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_14, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 65 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'select' 'select_ln388' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'select' 'y_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 69 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'select' 'y_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 73 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 74 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 77 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 80 'select' 'y_V_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 81 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'select' 'y_V_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 97 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 99 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_6 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'zext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_7 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'zext' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.59ns)   --->   "%p_Val2_8 = add i18 %p_Val2_6, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.29ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_8" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'zext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_10 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'zext' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.59ns)   --->   "%p_Val2_11 = add i18 %p_Val2_9, %p_Val2_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'add' 'p_Val2_11' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_11, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.29ns)   --->   "%p_Val2_13 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 113 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_12 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_13 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 115 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.58ns)   --->   "%ret_V = add nsw i19 %rhs_V, %lhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'add' 'ret_V' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.58ns)   --->   "%p_Val2_15 = add i18 %p_Val2_12, %p_Val2_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 118 'add' 'p_Val2_15' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 119 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 120 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow = and i1 %p_Result_15, %xor_ln786_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 121 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_10 = xor i1 %p_Result_15, %p_Result_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 122 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_11 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 123 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_5 = or i1 %p_Result_16, %xor_ln340_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 124 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%select_ln340_12 = select i1 %xor_ln340_10, i18 131071, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 125 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow, i18 -131072, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 126 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_16 = select i1 %or_ln340_5, i18 %select_ln340_12, i18 %select_ln388_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 127 'select' 'p_Val2_16' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.50>
ST_4 : Operation 128 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 128 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_Val2_17 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 129 'zext' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_16 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 130 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %exp_res_4_V to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 131 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.58ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 132 'add' 'ret_V_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 133 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.58ns)   --->   "%p_Val2_19 = add i18 %p_Val2_17, %p_Val2_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 134 'add' 'p_Val2_19' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 135 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 136 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%underflow_1 = and i1 %p_Result_17, %xor_ln786_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 137 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_12 = xor i1 %p_Result_17, %p_Result_18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 138 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_13 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 139 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_6 = or i1 %p_Result_18, %xor_ln340_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 140 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_19, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 141 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_14 = select i1 %xor_ln340_12, i10 511, i10 %tmp_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 142 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %underflow_1, i10 -512, i10 %tmp_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 143 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_6, i10 %select_ln340_14, i10 %select_ln388_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 144 'select' 'y_V_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 145 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 146 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 147 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 149 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 150 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 151 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1116, %zext_ln1118" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 152 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 153 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 154 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1116, %zext_ln1118_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 155 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 156 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 157 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1116, %zext_ln1118_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 158 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 159 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 160 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %sext_ln1116, %zext_ln1118_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 161 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 162 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 163 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1116, %zext_ln1118_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 164 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 165 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 166 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 167 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 168 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 169 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 170 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1      (read         ) [ 000000]
data_3_V_read_1      (read         ) [ 000000]
data_2_V_read_1      (read         ) [ 000000]
data_1_V_read_1      (read         ) [ 000000]
data_0_V_read_1      (read         ) [ 000000]
icmp_ln1496          (icmp         ) [ 000000]
select_ln65          (select       ) [ 000000]
icmp_ln1496_1        (icmp         ) [ 000000]
select_ln65_1        (select       ) [ 000000]
icmp_ln1496_2        (icmp         ) [ 000000]
select_ln65_2        (select       ) [ 000000]
icmp_ln1496_3        (icmp         ) [ 000000]
x_max_V              (select       ) [ 000000]
sext_ln703           (sext         ) [ 000000]
sext_ln703_1         (sext         ) [ 000000]
sub_ln1193           (sub          ) [ 000000]
tmp_1                (bitselect    ) [ 000000]
tmp_3                (bitselect    ) [ 000000]
xor_ln786            (xor          ) [ 000000]
and_ln786            (and          ) [ 000000]
xor_ln340_5          (xor          ) [ 000000]
xor_ln340            (xor          ) [ 000000]
or_ln340             (or           ) [ 000000]
sext_ln703_2         (sext         ) [ 000000]
sub_ln1193_1         (sub          ) [ 000000]
tmp_5                (bitselect    ) [ 000000]
tmp_7                (bitselect    ) [ 000000]
xor_ln786_1          (xor          ) [ 000000]
and_ln786_1          (and          ) [ 000000]
xor_ln340_6          (xor          ) [ 000000]
xor_ln340_1          (xor          ) [ 000000]
or_ln340_1           (or           ) [ 000000]
sext_ln703_3         (sext         ) [ 000000]
sub_ln1193_2         (sub          ) [ 000000]
tmp_9                (bitselect    ) [ 000000]
tmp_10               (bitselect    ) [ 000000]
xor_ln786_2          (xor          ) [ 000000]
and_ln786_2          (and          ) [ 000000]
xor_ln340_7          (xor          ) [ 000000]
xor_ln340_2          (xor          ) [ 000000]
or_ln340_2           (or           ) [ 000000]
sext_ln703_4         (sext         ) [ 000000]
sub_ln1193_3         (sub          ) [ 000000]
tmp_11               (bitselect    ) [ 000000]
tmp_12               (bitselect    ) [ 000000]
xor_ln786_3          (xor          ) [ 000000]
and_ln786_3          (and          ) [ 000000]
xor_ln340_8          (xor          ) [ 000000]
xor_ln340_3          (xor          ) [ 000000]
or_ln340_3           (or           ) [ 000000]
sext_ln703_5         (sext         ) [ 000000]
sub_ln1193_4         (sub          ) [ 000000]
tmp_13               (bitselect    ) [ 000000]
tmp_14               (bitselect    ) [ 000000]
xor_ln786_4          (xor          ) [ 000000]
and_ln786_4          (and          ) [ 000000]
xor_ln340_9          (xor          ) [ 000000]
xor_ln340_4          (xor          ) [ 000000]
or_ln340_4           (or           ) [ 000000]
tmp                  (partselect   ) [ 000000]
select_ln340         (select       ) [ 000000]
select_ln388         (select       ) [ 000000]
y_V                  (select       ) [ 011000]
tmp_2                (partselect   ) [ 000000]
select_ln340_2       (select       ) [ 000000]
select_ln388_1       (select       ) [ 000000]
y_V_1                (select       ) [ 011000]
tmp_4                (partselect   ) [ 000000]
select_ln340_4       (select       ) [ 000000]
select_ln388_2       (select       ) [ 000000]
y_V_2                (select       ) [ 011000]
tmp_6                (partselect   ) [ 000000]
select_ln340_6       (select       ) [ 000000]
select_ln388_3       (select       ) [ 000000]
y_V_3                (select       ) [ 011000]
tmp_8                (partselect   ) [ 000000]
select_ln340_8       (select       ) [ 000000]
select_ln388_4       (select       ) [ 000000]
y_V_4                (select       ) [ 011100]
zext_ln255           (zext         ) [ 000000]
exp_table1_addr      (getelementptr) [ 010100]
zext_ln255_1         (zext         ) [ 000000]
exp_table1_addr_1    (getelementptr) [ 010100]
zext_ln255_2         (zext         ) [ 000000]
exp_table1_addr_2    (getelementptr) [ 010100]
zext_ln255_3         (zext         ) [ 000000]
exp_table1_addr_3    (getelementptr) [ 010100]
exp_res_0_V          (load         ) [ 010011]
exp_res_1_V          (load         ) [ 010011]
exp_res_2_V          (load         ) [ 010011]
exp_res_3_V          (load         ) [ 010011]
zext_ln255_4         (zext         ) [ 000000]
exp_table1_addr_4    (getelementptr) [ 010010]
p_Val2_6             (zext         ) [ 000000]
p_Val2_7             (zext         ) [ 000000]
p_Val2_8             (add          ) [ 000000]
p_Result_s           (bitselect    ) [ 000000]
p_Val2_12            (select       ) [ 000000]
p_Val2_9             (zext         ) [ 000000]
p_Val2_10            (zext         ) [ 000000]
p_Val2_11            (add          ) [ 000000]
p_Result_14          (bitselect    ) [ 000000]
p_Val2_13            (select       ) [ 000000]
lhs_V                (sext         ) [ 000000]
rhs_V                (sext         ) [ 000000]
ret_V                (add          ) [ 000000]
p_Result_15          (bitselect    ) [ 000000]
p_Val2_15            (add          ) [ 000000]
p_Result_16          (bitselect    ) [ 000000]
xor_ln786_5          (xor          ) [ 000000]
underflow            (and          ) [ 000000]
xor_ln340_10         (xor          ) [ 000000]
xor_ln340_11         (xor          ) [ 000000]
or_ln340_5           (or           ) [ 000000]
select_ln340_12      (select       ) [ 000000]
select_ln388_5       (select       ) [ 000000]
p_Val2_16            (select       ) [ 010010]
exp_res_4_V          (load         ) [ 010001]
p_Val2_17            (zext         ) [ 000000]
lhs_V_1              (sext         ) [ 000000]
rhs_V_1              (zext         ) [ 000000]
ret_V_1              (add          ) [ 000000]
p_Result_17          (bitselect    ) [ 000000]
p_Val2_19            (add          ) [ 000000]
p_Result_18          (bitselect    ) [ 000000]
xor_ln786_6          (xor          ) [ 000000]
underflow_1          (and          ) [ 000000]
xor_ln340_12         (xor          ) [ 000000]
xor_ln340_13         (xor          ) [ 000000]
or_ln340_6           (or           ) [ 000000]
tmp_s                (partselect   ) [ 000000]
select_ln340_14      (select       ) [ 000000]
select_ln388_6       (select       ) [ 000000]
y_V_5                (select       ) [ 000000]
zext_ln265           (zext         ) [ 000000]
invert_table2_addr   (getelementptr) [ 010001]
specpipeline_ln217   (specpipeline ) [ 000000]
inv_exp_sum_V        (load         ) [ 000000]
sext_ln1116          (sext         ) [ 000000]
zext_ln1118          (zext         ) [ 000000]
mul_ln1118           (mul          ) [ 000000]
res_0_V_write_assign (partselect   ) [ 000000]
zext_ln1118_1        (zext         ) [ 000000]
mul_ln1118_1         (mul          ) [ 000000]
res_1_V_write_assign (partselect   ) [ 000000]
zext_ln1118_2        (zext         ) [ 000000]
mul_ln1118_2         (mul          ) [ 000000]
res_2_V_write_assign (partselect   ) [ 000000]
zext_ln1118_3        (zext         ) [ 000000]
mul_ln1118_3         (mul          ) [ 000000]
res_3_V_write_assign (partselect   ) [ 000000]
zext_ln1118_4        (zext         ) [ 000000]
mul_ln1118_4         (mul          ) [ 000000]
res_4_V_write_assign (partselect   ) [ 000000]
mrv                  (insertvalue  ) [ 000000]
mrv_1                (insertvalue  ) [ 000000]
mrv_2                (insertvalue  ) [ 000000]
mrv_3                (insertvalue  ) [ 000000]
mrv_4                (insertvalue  ) [ 000000]
ret_ln270            (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="data_4_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_3_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_2_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_1_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="data_0_V_read_1_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="exp_table1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="17" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="17" slack="0"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="8" bw="10" slack="0"/>
<pin id="131" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="132" dir="0" index="10" bw="0" slack="0"/>
<pin id="142" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="143" dir="0" index="13" bw="17" slack="2147483647"/>
<pin id="144" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="155" dir="0" index="17" bw="17" slack="2147483647"/>
<pin id="156" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="17" slack="0"/>
<pin id="121" dir="1" index="7" bw="17" slack="0"/>
<pin id="133" dir="1" index="11" bw="17" slack="0"/>
<pin id="145" dir="1" index="15" bw="17" slack="0"/>
<pin id="157" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 exp_res_2_V/2 exp_res_3_V/2 exp_res_4_V/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exp_table1_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="17" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="10" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exp_table1_addr_2_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="17" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exp_table1_addr_3_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="17" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="10" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exp_table1_addr_4_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="invert_table2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="18" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln1496_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln65_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="16" slack="0"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln1496_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="select_ln65_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="16" slack="0"/>
<pin id="196" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln1496_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln65_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="16" slack="0"/>
<pin id="210" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln1496_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_max_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="16" slack="0"/>
<pin id="224" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln703_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln703_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln1193_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="17" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="17" slack="0"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln786_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln786_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xor_ln340_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln340_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln340_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln703_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln1193_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="17" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="17" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln786_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="and_ln786_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln340_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln340_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln340_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln703_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln1193_2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="17" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="xor_ln786_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln786_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln340_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln340_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln340_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln703_4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sub_ln1193_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_11_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="17" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="17" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="xor_ln786_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln786_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln340_8_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln340_3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="or_ln340_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln703_5_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln1193_4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_13_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="17" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_14_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="17" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="xor_ln786_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="and_ln786_4_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="xor_ln340_9_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln340_4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln340_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="10" slack="0"/>
<pin id="514" dir="0" index="1" bw="17" slack="0"/>
<pin id="515" dir="0" index="2" bw="4" slack="0"/>
<pin id="516" dir="0" index="3" bw="5" slack="0"/>
<pin id="517" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln340_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="10" slack="0"/>
<pin id="525" dir="0" index="2" bw="10" slack="0"/>
<pin id="526" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln388_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="10" slack="0"/>
<pin id="533" dir="0" index="2" bw="10" slack="0"/>
<pin id="534" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="y_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="0"/>
<pin id="541" dir="0" index="2" bw="10" slack="0"/>
<pin id="542" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="0" index="1" bw="17" slack="0"/>
<pin id="549" dir="0" index="2" bw="4" slack="0"/>
<pin id="550" dir="0" index="3" bw="5" slack="0"/>
<pin id="551" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln340_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="10" slack="0"/>
<pin id="559" dir="0" index="2" bw="10" slack="0"/>
<pin id="560" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln388_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="10" slack="0"/>
<pin id="567" dir="0" index="2" bw="10" slack="0"/>
<pin id="568" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="y_V_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="10" slack="0"/>
<pin id="575" dir="0" index="2" bw="10" slack="0"/>
<pin id="576" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="10" slack="0"/>
<pin id="582" dir="0" index="1" bw="17" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="select_ln340_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="10" slack="0"/>
<pin id="593" dir="0" index="2" bw="10" slack="0"/>
<pin id="594" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln388_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="10" slack="0"/>
<pin id="601" dir="0" index="2" bw="10" slack="0"/>
<pin id="602" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="y_V_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="0" index="2" bw="10" slack="0"/>
<pin id="610" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_6_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="10" slack="0"/>
<pin id="616" dir="0" index="1" bw="17" slack="0"/>
<pin id="617" dir="0" index="2" bw="4" slack="0"/>
<pin id="618" dir="0" index="3" bw="5" slack="0"/>
<pin id="619" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln340_6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="10" slack="0"/>
<pin id="627" dir="0" index="2" bw="10" slack="0"/>
<pin id="628" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln388_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="0" index="2" bw="10" slack="0"/>
<pin id="636" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="y_V_3_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="0" index="2" bw="10" slack="0"/>
<pin id="644" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_8_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="17" slack="0"/>
<pin id="651" dir="0" index="2" bw="4" slack="0"/>
<pin id="652" dir="0" index="3" bw="5" slack="0"/>
<pin id="653" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln340_8_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="0" index="2" bw="10" slack="0"/>
<pin id="662" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="select_ln388_4_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="10" slack="0"/>
<pin id="669" dir="0" index="2" bw="10" slack="0"/>
<pin id="670" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="y_V_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="10" slack="0"/>
<pin id="677" dir="0" index="2" bw="10" slack="0"/>
<pin id="678" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln255_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln255_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="1"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln255_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="1"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln255_3_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln255_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="2"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_Val2_6_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="17" slack="0"/>
<pin id="704" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="p_Val2_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="17" slack="0"/>
<pin id="708" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="p_Val2_8_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="17" slack="0"/>
<pin id="712" dir="0" index="1" bw="17" slack="0"/>
<pin id="713" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_Result_s_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="18" slack="0"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_Val2_12_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="18" slack="0"/>
<pin id="727" dir="0" index="2" bw="18" slack="0"/>
<pin id="728" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_Val2_9_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="17" slack="0"/>
<pin id="734" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="p_Val2_10_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="17" slack="0"/>
<pin id="738" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_Val2_11_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="17" slack="0"/>
<pin id="742" dir="0" index="1" bw="17" slack="0"/>
<pin id="743" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_Result_14_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="18" slack="0"/>
<pin id="749" dir="0" index="2" bw="6" slack="0"/>
<pin id="750" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="p_Val2_13_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="18" slack="0"/>
<pin id="757" dir="0" index="2" bw="18" slack="0"/>
<pin id="758" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="lhs_V_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="0"/>
<pin id="764" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="rhs_V_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="18" slack="0"/>
<pin id="768" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="ret_V_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="18" slack="0"/>
<pin id="772" dir="0" index="1" bw="18" slack="0"/>
<pin id="773" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="p_Result_15_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="19" slack="0"/>
<pin id="779" dir="0" index="2" bw="6" slack="0"/>
<pin id="780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="p_Val2_15_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="18" slack="0"/>
<pin id="786" dir="0" index="1" bw="18" slack="0"/>
<pin id="787" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="p_Result_16_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="18" slack="0"/>
<pin id="793" dir="0" index="2" bw="6" slack="0"/>
<pin id="794" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="xor_ln786_5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="underflow_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="xor_ln340_10_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_10/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="xor_ln340_11_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_11/3 "/>
</bind>
</comp>

<comp id="822" class="1004" name="or_ln340_5_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/3 "/>
</bind>
</comp>

<comp id="828" class="1004" name="select_ln340_12_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="18" slack="0"/>
<pin id="831" dir="0" index="2" bw="18" slack="0"/>
<pin id="832" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="select_ln388_5_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="18" slack="0"/>
<pin id="839" dir="0" index="2" bw="18" slack="0"/>
<pin id="840" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="p_Val2_16_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="18" slack="0"/>
<pin id="847" dir="0" index="2" bw="18" slack="0"/>
<pin id="848" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Val2_17_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="17" slack="0"/>
<pin id="854" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_17/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="lhs_V_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="18" slack="1"/>
<pin id="858" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="rhs_V_1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="17" slack="0"/>
<pin id="861" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="ret_V_1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="18" slack="0"/>
<pin id="865" dir="0" index="1" bw="17" slack="0"/>
<pin id="866" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_Result_17_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="19" slack="0"/>
<pin id="872" dir="0" index="2" bw="6" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="p_Val2_19_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="17" slack="0"/>
<pin id="879" dir="0" index="1" bw="18" slack="1"/>
<pin id="880" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_Result_18_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="18" slack="0"/>
<pin id="885" dir="0" index="2" bw="6" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="xor_ln786_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/4 "/>
</bind>
</comp>

<comp id="896" class="1004" name="underflow_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/4 "/>
</bind>
</comp>

<comp id="902" class="1004" name="xor_ln340_12_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_12/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="xor_ln340_13_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_13/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="or_ln340_6_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_s_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="0"/>
<pin id="922" dir="0" index="1" bw="18" slack="0"/>
<pin id="923" dir="0" index="2" bw="5" slack="0"/>
<pin id="924" dir="0" index="3" bw="6" slack="0"/>
<pin id="925" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="930" class="1004" name="select_ln340_14_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="10" slack="0"/>
<pin id="933" dir="0" index="2" bw="10" slack="0"/>
<pin id="934" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_14/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln388_6_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="10" slack="0"/>
<pin id="941" dir="0" index="2" bw="10" slack="0"/>
<pin id="942" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/4 "/>
</bind>
</comp>

<comp id="946" class="1004" name="y_V_5_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="10" slack="0"/>
<pin id="949" dir="0" index="2" bw="10" slack="0"/>
<pin id="950" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_5/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln265_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="0"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/4 "/>
</bind>
</comp>

<comp id="959" class="1004" name="sext_ln1116_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="18" slack="0"/>
<pin id="961" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln1118_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="17" slack="2"/>
<pin id="965" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="res_0_V_write_assign_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="26" slack="0"/>
<pin id="969" dir="0" index="2" bw="5" slack="0"/>
<pin id="970" dir="0" index="3" bw="6" slack="0"/>
<pin id="971" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln1118_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="17" slack="2"/>
<pin id="977" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="res_1_V_write_assign_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="16" slack="0"/>
<pin id="980" dir="0" index="1" bw="26" slack="0"/>
<pin id="981" dir="0" index="2" bw="5" slack="0"/>
<pin id="982" dir="0" index="3" bw="6" slack="0"/>
<pin id="983" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/5 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln1118_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="17" slack="2"/>
<pin id="989" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="res_2_V_write_assign_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="0"/>
<pin id="992" dir="0" index="1" bw="26" slack="0"/>
<pin id="993" dir="0" index="2" bw="5" slack="0"/>
<pin id="994" dir="0" index="3" bw="6" slack="0"/>
<pin id="995" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln1118_3_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="17" slack="2"/>
<pin id="1001" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="res_3_V_write_assign_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="0"/>
<pin id="1004" dir="0" index="1" bw="26" slack="0"/>
<pin id="1005" dir="0" index="2" bw="5" slack="0"/>
<pin id="1006" dir="0" index="3" bw="6" slack="0"/>
<pin id="1007" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln1118_4_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="17" slack="1"/>
<pin id="1013" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="res_4_V_write_assign_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="0"/>
<pin id="1016" dir="0" index="1" bw="26" slack="0"/>
<pin id="1017" dir="0" index="2" bw="5" slack="0"/>
<pin id="1018" dir="0" index="3" bw="6" slack="0"/>
<pin id="1019" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="mrv_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="80" slack="0"/>
<pin id="1025" dir="0" index="1" bw="16" slack="0"/>
<pin id="1026" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="mrv_1_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="80" slack="0"/>
<pin id="1031" dir="0" index="1" bw="16" slack="0"/>
<pin id="1032" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="mrv_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="80" slack="0"/>
<pin id="1037" dir="0" index="1" bw="16" slack="0"/>
<pin id="1038" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="mrv_3_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="80" slack="0"/>
<pin id="1043" dir="0" index="1" bw="16" slack="0"/>
<pin id="1044" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="mrv_4_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="80" slack="0"/>
<pin id="1049" dir="0" index="1" bw="16" slack="0"/>
<pin id="1050" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="1053" class="1007" name="mul_ln1118_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="18" slack="0"/>
<pin id="1055" dir="0" index="1" bw="17" slack="0"/>
<pin id="1056" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="1060" class="1007" name="mul_ln1118_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="18" slack="0"/>
<pin id="1062" dir="0" index="1" bw="17" slack="0"/>
<pin id="1063" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1067" class="1007" name="mul_ln1118_2_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="18" slack="0"/>
<pin id="1069" dir="0" index="1" bw="17" slack="0"/>
<pin id="1070" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/5 "/>
</bind>
</comp>

<comp id="1074" class="1007" name="mul_ln1118_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="18" slack="0"/>
<pin id="1076" dir="0" index="1" bw="17" slack="0"/>
<pin id="1077" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1081" class="1007" name="mul_ln1118_4_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="18" slack="0"/>
<pin id="1083" dir="0" index="1" bw="17" slack="0"/>
<pin id="1084" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="y_V_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1093" class="1005" name="y_V_1_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="10" slack="1"/>
<pin id="1095" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="y_V_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="10" slack="1"/>
<pin id="1100" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="y_V_3_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="10" slack="1"/>
<pin id="1105" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="y_V_4_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="10" slack="2"/>
<pin id="1110" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="exp_table1_addr_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="1"/>
<pin id="1115" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="1118" class="1005" name="exp_table1_addr_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="10" slack="1"/>
<pin id="1120" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="exp_table1_addr_2_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="1"/>
<pin id="1125" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="exp_table1_addr_3_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="1"/>
<pin id="1130" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="exp_res_0_V_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="17" slack="2"/>
<pin id="1135" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="1138" class="1005" name="exp_res_1_V_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="17" slack="2"/>
<pin id="1140" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="1143" class="1005" name="exp_res_2_V_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="17" slack="2"/>
<pin id="1145" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="1148" class="1005" name="exp_res_3_V_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="17" slack="2"/>
<pin id="1150" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="1153" class="1005" name="exp_table1_addr_4_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="10" slack="1"/>
<pin id="1155" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="p_Val2_16_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="18" slack="1"/>
<pin id="1160" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="exp_res_4_V_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="17" slack="1"/>
<pin id="1166" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="1169" class="1005" name="invert_table2_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="1"/>
<pin id="1171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="105" pin=5"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="105" pin=8"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="105" pin=10"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="92" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="86" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="86" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="92" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="80" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="74" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="74" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="80" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="178" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="192" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="178" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="68" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="68" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="206" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="92" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="220" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="228" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="236" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="242" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="242" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="250" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="242" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="250" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="86" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="232" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="16" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="292" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="22" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="298" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="298" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="306" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="298" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="306" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="80" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="232" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="16" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="18" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="348" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="20" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="354" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="354" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="362" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="354" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="362" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="74" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="232" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="18" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="16" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="404" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="20" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="410" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="410" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="418" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="410" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="22" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="418" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="68" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="232" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="16" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="18" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="479"><net_src comp="16" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="460" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="20" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="22" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="466" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="466" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="474" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="466" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="22" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="474" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="24" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="236" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="26" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="20" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="527"><net_src comp="270" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="28" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="512" pin="4"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="264" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="30" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="512" pin="4"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="282" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="522" pin="3"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="530" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="292" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="26" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="561"><net_src comp="326" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="28" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="546" pin="4"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="320" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="30" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="546" pin="4"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="338" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="556" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="564" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="586"><net_src comp="24" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="348" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="26" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="20" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="595"><net_src comp="382" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="28" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="580" pin="4"/><net_sink comp="590" pin=2"/></net>

<net id="603"><net_src comp="376" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="30" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="580" pin="4"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="394" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="590" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="598" pin="3"/><net_sink comp="606" pin=2"/></net>

<net id="620"><net_src comp="24" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="404" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="26" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="20" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="629"><net_src comp="438" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="28" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="614" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="637"><net_src comp="432" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="30" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="614" pin="4"/><net_sink comp="632" pin=2"/></net>

<net id="645"><net_src comp="450" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="624" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="632" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="654"><net_src comp="24" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="460" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="26" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="20" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="663"><net_src comp="494" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="28" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="648" pin="4"/><net_sink comp="658" pin=2"/></net>

<net id="671"><net_src comp="488" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="30" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="648" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="679"><net_src comp="506" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="658" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="666" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="682" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="705"><net_src comp="105" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="105" pin="7"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="702" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="34" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="36" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="729"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="38" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="710" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="105" pin="11"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="105" pin="15"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="732" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="736" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="751"><net_src comp="34" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="36" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="746" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="38" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="740" pin="2"/><net_sink comp="754" pin=2"/></net>

<net id="765"><net_src comp="724" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="754" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="762" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="40" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="770" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="42" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="724" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="754" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="795"><net_src comp="34" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="797"><net_src comp="36" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="802"><net_src comp="790" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="22" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="776" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="776" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="790" pin="3"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="776" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="22" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="790" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="810" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="38" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="784" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="841"><net_src comp="804" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="44" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="784" pin="2"/><net_sink comp="836" pin=2"/></net>

<net id="849"><net_src comp="822" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="828" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="836" pin="3"/><net_sink comp="844" pin=2"/></net>

<net id="855"><net_src comp="105" pin="19"/><net_sink comp="852" pin=0"/></net>

<net id="862"><net_src comp="105" pin="19"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="856" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="874"><net_src comp="40" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="863" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="42" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="852" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="887"><net_src comp="34" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="877" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="36" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="22" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="869" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="890" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="869" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="882" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="869" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="22" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="882" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="926"><net_src comp="46" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="877" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="928"><net_src comp="48" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="929"><net_src comp="36" pin="0"/><net_sink comp="920" pin=3"/></net>

<net id="935"><net_src comp="902" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="28" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="920" pin="4"/><net_sink comp="930" pin=2"/></net>

<net id="943"><net_src comp="896" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="30" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="920" pin="4"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="914" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="930" pin="3"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="938" pin="3"/><net_sink comp="946" pin=2"/></net>

<net id="957"><net_src comp="946" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="962"><net_src comp="166" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="972"><net_src comp="60" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="62" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="974"><net_src comp="64" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="984"><net_src comp="60" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="62" pin="0"/><net_sink comp="978" pin=2"/></net>

<net id="986"><net_src comp="64" pin="0"/><net_sink comp="978" pin=3"/></net>

<net id="996"><net_src comp="60" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="62" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="998"><net_src comp="64" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1008"><net_src comp="60" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="62" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1010"><net_src comp="64" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1020"><net_src comp="60" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="62" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1022"><net_src comp="64" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1027"><net_src comp="66" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="966" pin="4"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="978" pin="4"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="990" pin="4"/><net_sink comp="1035" pin=1"/></net>

<net id="1045"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1002" pin="4"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1014" pin="4"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="959" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="963" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1059"><net_src comp="1053" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="1064"><net_src comp="959" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="975" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1066"><net_src comp="1060" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="1071"><net_src comp="959" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="987" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1073"><net_src comp="1067" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1078"><net_src comp="959" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="999" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1080"><net_src comp="1074" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1085"><net_src comp="959" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1011" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1091"><net_src comp="538" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1096"><net_src comp="572" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1101"><net_src comp="606" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1106"><net_src comp="640" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1111"><net_src comp="674" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1116"><net_src comp="98" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1121"><net_src comp="111" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="1126"><net_src comp="123" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="105" pin=5"/></net>

<net id="1131"><net_src comp="135" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="105" pin=8"/></net>

<net id="1136"><net_src comp="105" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1141"><net_src comp="105" pin="7"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1146"><net_src comp="105" pin="11"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1151"><net_src comp="105" pin="15"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1156"><net_src comp="147" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="105" pin=10"/></net>

<net id="1161"><net_src comp="844" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1167"><net_src comp="105" pin="19"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1172"><net_src comp="159" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_read | {}
	Port: data_1_V_read | {}
	Port: data_2_V_read | {}
	Port: data_3_V_read | {}
	Port: data_4_V_read | {}
	Port: exp_table1 | {}
	Port: invert_table2 | {}
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : exp_table1 | {2 3 4 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : invert_table2 | {4 5 }
  - Chain level:
	State 1
		select_ln65 : 1
		select_ln65_1 : 1
		icmp_ln1496_2 : 2
		select_ln65_2 : 3
		icmp_ln1496_3 : 4
		x_max_V : 5
		sext_ln703_1 : 6
		sub_ln1193 : 7
		tmp_1 : 8
		tmp_3 : 8
		xor_ln786 : 9
		and_ln786 : 9
		xor_ln340_5 : 9
		xor_ln340 : 9
		or_ln340 : 9
		sub_ln1193_1 : 7
		tmp_5 : 8
		tmp_7 : 8
		xor_ln786_1 : 9
		and_ln786_1 : 9
		xor_ln340_6 : 9
		xor_ln340_1 : 9
		or_ln340_1 : 9
		sub_ln1193_2 : 7
		tmp_9 : 8
		tmp_10 : 8
		xor_ln786_2 : 9
		and_ln786_2 : 9
		xor_ln340_7 : 9
		xor_ln340_2 : 9
		or_ln340_2 : 9
		sub_ln1193_3 : 7
		tmp_11 : 8
		tmp_12 : 8
		xor_ln786_3 : 9
		and_ln786_3 : 9
		xor_ln340_8 : 9
		xor_ln340_3 : 9
		or_ln340_3 : 9
		sub_ln1193_4 : 7
		tmp_13 : 8
		tmp_14 : 8
		xor_ln786_4 : 9
		and_ln786_4 : 9
		xor_ln340_9 : 9
		xor_ln340_4 : 9
		or_ln340_4 : 9
		tmp : 8
		select_ln340 : 9
		select_ln388 : 9
		y_V : 10
		tmp_2 : 8
		select_ln340_2 : 9
		select_ln388_1 : 9
		y_V_1 : 10
		tmp_4 : 8
		select_ln340_4 : 9
		select_ln388_2 : 9
		y_V_2 : 10
		tmp_6 : 8
		select_ln340_6 : 9
		select_ln388_3 : 9
		y_V_3 : 10
		tmp_8 : 8
		select_ln340_8 : 9
		select_ln388_4 : 9
		y_V_4 : 10
	State 2
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
	State 3
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
		p_Val2_6 : 1
		p_Val2_7 : 1
		p_Val2_8 : 2
		p_Result_s : 3
		p_Val2_12 : 4
		p_Val2_9 : 1
		p_Val2_10 : 1
		p_Val2_11 : 2
		p_Result_14 : 3
		p_Val2_13 : 4
		lhs_V : 5
		rhs_V : 5
		ret_V : 6
		p_Result_15 : 7
		p_Val2_15 : 5
		p_Result_16 : 6
		xor_ln786_5 : 7
		underflow : 7
		xor_ln340_10 : 8
		xor_ln340_11 : 8
		or_ln340_5 : 8
		select_ln340_12 : 8
		select_ln388_5 : 7
		p_Val2_16 : 8
	State 4
		p_Val2_17 : 1
		rhs_V_1 : 1
		ret_V_1 : 2
		p_Result_17 : 3
		p_Val2_19 : 2
		p_Result_18 : 3
		xor_ln786_6 : 4
		underflow_1 : 4
		xor_ln340_12 : 4
		xor_ln340_13 : 4
		or_ln340_6 : 4
		tmp_s : 3
		select_ln340_14 : 4
		select_ln388_6 : 4
		y_V_5 : 5
		zext_ln265 : 6
		invert_table2_addr : 7
		inv_exp_sum_V : 8
	State 5
		sext_ln1116 : 1
		mul_ln1118 : 2
		res_0_V_write_assign : 3
		mul_ln1118_1 : 2
		res_1_V_write_assign : 3
		mul_ln1118_2 : 2
		res_2_V_write_assign : 3
		mul_ln1118_3 : 2
		res_3_V_write_assign : 3
		mul_ln1118_4 : 2
		res_4_V_write_assign : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln270 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln65_fu_178      |    0    |    0    |    16   |
|          |     select_ln65_1_fu_192     |    0    |    0    |    16   |
|          |     select_ln65_2_fu_206     |    0    |    0    |    16   |
|          |        x_max_V_fu_220        |    0    |    0    |    16   |
|          |      select_ln340_fu_522     |    0    |    0    |    10   |
|          |      select_ln388_fu_530     |    0    |    0    |    10   |
|          |          y_V_fu_538          |    0    |    0    |    10   |
|          |     select_ln340_2_fu_556    |    0    |    0    |    10   |
|          |     select_ln388_1_fu_564    |    0    |    0    |    10   |
|          |         y_V_1_fu_572         |    0    |    0    |    10   |
|          |     select_ln340_4_fu_590    |    0    |    0    |    10   |
|          |     select_ln388_2_fu_598    |    0    |    0    |    10   |
|          |         y_V_2_fu_606         |    0    |    0    |    10   |
|  select  |     select_ln340_6_fu_624    |    0    |    0    |    10   |
|          |     select_ln388_3_fu_632    |    0    |    0    |    10   |
|          |         y_V_3_fu_640         |    0    |    0    |    10   |
|          |     select_ln340_8_fu_658    |    0    |    0    |    10   |
|          |     select_ln388_4_fu_666    |    0    |    0    |    10   |
|          |         y_V_4_fu_674         |    0    |    0    |    10   |
|          |       p_Val2_12_fu_724       |    0    |    0    |    18   |
|          |       p_Val2_13_fu_754       |    0    |    0    |    18   |
|          |    select_ln340_12_fu_828    |    0    |    0    |    18   |
|          |     select_ln388_5_fu_836    |    0    |    0    |    18   |
|          |       p_Val2_16_fu_844       |    0    |    0    |    18   |
|          |    select_ln340_14_fu_930    |    0    |    0    |    10   |
|          |     select_ln388_6_fu_938    |    0    |    0    |    10   |
|          |         y_V_5_fu_946         |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |        p_Val2_8_fu_710       |    0    |    0    |    17   |
|          |       p_Val2_11_fu_740       |    0    |    0    |    17   |
|    add   |         ret_V_fu_770         |    0    |    0    |    18   |
|          |       p_Val2_15_fu_784       |    0    |    0    |    18   |
|          |        ret_V_1_fu_863        |    0    |    0    |    18   |
|          |       p_Val2_19_fu_877       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |       sub_ln1193_fu_236      |    0    |    0    |    16   |
|          |      sub_ln1193_1_fu_292     |    0    |    0    |    16   |
|    sub   |      sub_ln1193_2_fu_348     |    0    |    0    |    16   |
|          |      sub_ln1193_3_fu_404     |    0    |    0    |    16   |
|          |      sub_ln1193_4_fu_460     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1496_fu_172      |    0    |    0    |    13   |
|   icmp   |     icmp_ln1496_1_fu_186     |    0    |    0    |    13   |
|          |     icmp_ln1496_2_fu_200     |    0    |    0    |    13   |
|          |     icmp_ln1496_3_fu_214     |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln786_fu_258       |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_270      |    0    |    0    |    2    |
|          |       xor_ln340_fu_276       |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_314      |    0    |    0    |    2    |
|          |      xor_ln340_6_fu_326      |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_332      |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_370      |    0    |    0    |    2    |
|          |      xor_ln340_7_fu_382      |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_388      |    0    |    0    |    2    |
|          |      xor_ln786_3_fu_426      |    0    |    0    |    2    |
|    xor   |      xor_ln340_8_fu_438      |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_444      |    0    |    0    |    2    |
|          |      xor_ln786_4_fu_482      |    0    |    0    |    2    |
|          |      xor_ln340_9_fu_494      |    0    |    0    |    2    |
|          |      xor_ln340_4_fu_500      |    0    |    0    |    2    |
|          |      xor_ln786_5_fu_798      |    0    |    0    |    2    |
|          |      xor_ln340_10_fu_810     |    0    |    0    |    2    |
|          |      xor_ln340_11_fu_816     |    0    |    0    |    2    |
|          |      xor_ln786_6_fu_890      |    0    |    0    |    2    |
|          |      xor_ln340_12_fu_902     |    0    |    0    |    2    |
|          |      xor_ln340_13_fu_908     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       and_ln786_fu_264       |    0    |    0    |    2    |
|          |      and_ln786_1_fu_320      |    0    |    0    |    2    |
|          |      and_ln786_2_fu_376      |    0    |    0    |    2    |
|    and   |      and_ln786_3_fu_432      |    0    |    0    |    2    |
|          |      and_ln786_4_fu_488      |    0    |    0    |    2    |
|          |       underflow_fu_804       |    0    |    0    |    2    |
|          |      underflow_1_fu_896      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln340_fu_282       |    0    |    0    |    2    |
|          |       or_ln340_1_fu_338      |    0    |    0    |    2    |
|          |       or_ln340_2_fu_394      |    0    |    0    |    2    |
|    or    |       or_ln340_3_fu_450      |    0    |    0    |    2    |
|          |       or_ln340_4_fu_506      |    0    |    0    |    2    |
|          |       or_ln340_5_fu_822      |    0    |    0    |    2    |
|          |       or_ln340_6_fu_914      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_1053      |    1    |    0    |    0    |
|          |     mul_ln1118_1_fu_1060     |    1    |    0    |    0    |
|    mul   |     mul_ln1118_2_fu_1067     |    1    |    0    |    0    |
|          |     mul_ln1118_3_fu_1074     |    1    |    0    |    0    |
|          |     mul_ln1118_4_fu_1081     |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_68  |    0    |    0    |    0    |
|          |  data_3_V_read_1_read_fu_74  |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_80  |    0    |    0    |    0    |
|          |  data_1_V_read_1_read_fu_86  |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_92  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln703_fu_228      |    0    |    0    |    0    |
|          |      sext_ln703_1_fu_232     |    0    |    0    |    0    |
|          |      sext_ln703_2_fu_288     |    0    |    0    |    0    |
|          |      sext_ln703_3_fu_344     |    0    |    0    |    0    |
|   sext   |      sext_ln703_4_fu_400     |    0    |    0    |    0    |
|          |      sext_ln703_5_fu_456     |    0    |    0    |    0    |
|          |         lhs_V_fu_762         |    0    |    0    |    0    |
|          |         rhs_V_fu_766         |    0    |    0    |    0    |
|          |        lhs_V_1_fu_856        |    0    |    0    |    0    |
|          |      sext_ln1116_fu_959      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_242         |    0    |    0    |    0    |
|          |         tmp_3_fu_250         |    0    |    0    |    0    |
|          |         tmp_5_fu_298         |    0    |    0    |    0    |
|          |         tmp_7_fu_306         |    0    |    0    |    0    |
|          |         tmp_9_fu_354         |    0    |    0    |    0    |
|          |         tmp_10_fu_362        |    0    |    0    |    0    |
|          |         tmp_11_fu_410        |    0    |    0    |    0    |
| bitselect|         tmp_12_fu_418        |    0    |    0    |    0    |
|          |         tmp_13_fu_466        |    0    |    0    |    0    |
|          |         tmp_14_fu_474        |    0    |    0    |    0    |
|          |       p_Result_s_fu_716      |    0    |    0    |    0    |
|          |      p_Result_14_fu_746      |    0    |    0    |    0    |
|          |      p_Result_15_fu_776      |    0    |    0    |    0    |
|          |      p_Result_16_fu_790      |    0    |    0    |    0    |
|          |      p_Result_17_fu_869      |    0    |    0    |    0    |
|          |      p_Result_18_fu_882      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_512          |    0    |    0    |    0    |
|          |         tmp_2_fu_546         |    0    |    0    |    0    |
|          |         tmp_4_fu_580         |    0    |    0    |    0    |
|          |         tmp_6_fu_614         |    0    |    0    |    0    |
|          |         tmp_8_fu_648         |    0    |    0    |    0    |
|partselect|         tmp_s_fu_920         |    0    |    0    |    0    |
|          |  res_0_V_write_assign_fu_966 |    0    |    0    |    0    |
|          |  res_1_V_write_assign_fu_978 |    0    |    0    |    0    |
|          |  res_2_V_write_assign_fu_990 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_1002 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_1014 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln255_fu_682      |    0    |    0    |    0    |
|          |      zext_ln255_1_fu_686     |    0    |    0    |    0    |
|          |      zext_ln255_2_fu_690     |    0    |    0    |    0    |
|          |      zext_ln255_3_fu_694     |    0    |    0    |    0    |
|          |      zext_ln255_4_fu_698     |    0    |    0    |    0    |
|          |        p_Val2_6_fu_702       |    0    |    0    |    0    |
|          |        p_Val2_7_fu_706       |    0    |    0    |    0    |
|          |        p_Val2_9_fu_732       |    0    |    0    |    0    |
|   zext   |       p_Val2_10_fu_736       |    0    |    0    |    0    |
|          |       p_Val2_17_fu_852       |    0    |    0    |    0    |
|          |        rhs_V_1_fu_859        |    0    |    0    |    0    |
|          |       zext_ln265_fu_954      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_963      |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_975     |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_987     |    0    |    0    |    0    |
|          |     zext_ln1118_3_fu_999     |    0    |    0    |    0    |
|          |     zext_ln1118_4_fu_1011    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1023         |    0    |    0    |    0    |
|          |         mrv_1_fu_1029        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_1035        |    0    |    0    |    0    |
|          |         mrv_3_fu_1041        |    0    |    0    |    0    |
|          |         mrv_4_fu_1047        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |    0    |   642   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    exp_res_0_V_reg_1133   |   17   |
|    exp_res_1_V_reg_1138   |   17   |
|    exp_res_2_V_reg_1143   |   17   |
|    exp_res_3_V_reg_1148   |   17   |
|    exp_res_4_V_reg_1164   |   17   |
| exp_table1_addr_1_reg_1118|   10   |
| exp_table1_addr_2_reg_1123|   10   |
| exp_table1_addr_3_reg_1128|   10   |
| exp_table1_addr_4_reg_1153|   10   |
|  exp_table1_addr_reg_1113 |   10   |
|invert_table2_addr_reg_1169|   10   |
|     p_Val2_16_reg_1158    |   18   |
|       y_V_1_reg_1093      |   10   |
|       y_V_2_reg_1098      |   10   |
|       y_V_3_reg_1103      |   10   |
|       y_V_4_reg_1108      |   10   |
|        y_V_reg_1088       |   10   |
+---------------------------+--------+
|           Total           |   213  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_105 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_105 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   642  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   213  |   696  |
+-----------+--------+--------+--------+--------+
