{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1455788579382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1455788579384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 15:12:59 2016 " "Processing started: Thu Feb 18 15:12:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1455788579384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1455788579384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1455788579384 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1455788580406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "XOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file XOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-Struct " "Found design unit 1: XOR1-Struct" {  } { { "XOR.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/XOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581177 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/XOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581179 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scan_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Scan_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581194 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "Scan_Reg.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Reg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scan_Chain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Scan_Chain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OneBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitAdder-Struct " "Found design unit 1: OneBitAdder-Struct" {  } { { "OneBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/OneBitAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581203 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "OneBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/OneBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX1-Struct " "Found design unit 1: MUX1-Struct" {  } { { "mux.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/mux.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581204 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "mux.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitSubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitSubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitSubtractor-Struct " "Found design unit 1: EightBitSubtractor-Struct" {  } { { "EightBitSubtractor.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitSubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581208 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitSubtractor " "Found entity 1: EightBitSubtractor" {  } { { "EightBitSubtractor.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitSubtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitRightShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitRightShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitRightShift-Struct " "Found design unit 1: EightBitRightShift-Struct" {  } { { "EightBitRightShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitRightShift.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581220 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitRightShift " "Found entity 1: EightBitRightShift" {  } { { "EightBitRightShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitRightShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitLeftShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitLeftShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitLeftShift-Struct " "Found design unit 1: EightBitLeftShift-Struct" {  } { { "EightBitLeftShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitLeftShift.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581228 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitLeftShift " "Found entity 1: EightBitLeftShift" {  } { { "EightBitLeftShift.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitLeftShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EightBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAdder-Struct " "Found design unit 1: EightBitAdder-Struct" {  } { { "EightBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581237 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAdder " "Found entity 1: EightBitAdder" {  } { { "EightBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_Components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ALU_Components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Components " "Found design unit 1: ALU_Components" {  } { { "ALU_Components.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU_Components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1455788581244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1455788581244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1455788581244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1455788581410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "TopLevel.vhd" "scan_instance" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581425 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state Scan_Chain.vhd(66) " "VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Scan_Chain.vhd(66) " "VHDL Process Statement warning at Scan_Chain.vhd(66): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_update Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_update\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_shift Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_shift\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_capture Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_capture\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_DR Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_DR\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_idle Scan_Chain.vhd(66) " "Inferred latch for \"next_state.s_idle\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[0\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[1\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[2\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[3\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[4\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[5\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[6\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581435 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] Scan_Chain.vhd(66) " "Inferred latch for \"state\[7\]\" at Scan_Chain.vhd(66)" {  } { { "Scan_Chain.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1455788581436 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "Scan_Chain.vhd" "In_Reg" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "Scan_Chain.vhd" "Out_Reg" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/Scan_Chain.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:dut_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:dut_instance\"" {  } { { "TopLevel.vhd" "dut_instance" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/TopLevel.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAdder ALU:dut_instance\|EightBitAdder:adder1 " "Elaborating entity \"EightBitAdder\" for hierarchy \"ALU:dut_instance\|EightBitAdder:adder1\"" {  } { { "ALU.vhd" "adder1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t8 EightBitAdder.vhd(10) " "Verilog HDL or VHDL warning at EightBitAdder.vhd(10): object \"t8\" assigned a value but never read" {  } { { "EightBitAdder.vhd" "" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1455788581473 "|TopLevel|ALU:dut_instance|EightBitAdder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitAdder ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1 " "Elaborating entity \"OneBitAdder\" for hierarchy \"ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1\"" {  } { { "EightBitAdder.vhd" "add1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitAdder.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR1 ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1\|XOR1:X1 " "Elaborating entity \"XOR1\" for hierarchy \"ALU:dut_instance\|EightBitAdder:adder1\|OneBitAdder:add1\|XOR1:X1\"" {  } { { "OneBitAdder.vhd" "X1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/OneBitAdder.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitSubtractor ALU:dut_instance\|EightBitSubtractor:subtract1 " "Elaborating entity \"EightBitSubtractor\" for hierarchy \"ALU:dut_instance\|EightBitSubtractor:subtract1\"" {  } { { "ALU.vhd" "subtract1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitLeftShift ALU:dut_instance\|EightBitLeftShift:left1 " "Elaborating entity \"EightBitLeftShift\" for hierarchy \"ALU:dut_instance\|EightBitLeftShift:left1\"" {  } { { "ALU.vhd" "left1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 ALU:dut_instance\|EightBitLeftShift:left1\|MUX1:m1 " "Elaborating entity \"MUX1\" for hierarchy \"ALU:dut_instance\|EightBitLeftShift:left1\|MUX1:m1\"" {  } { { "EightBitLeftShift.vhd" "m1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/EightBitLeftShift.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitRightShift ALU:dut_instance\|EightBitRightShift:right1 " "Elaborating entity \"EightBitRightShift\" for hierarchy \"ALU:dut_instance\|EightBitRightShift:right1\"" {  } { { "ALU.vhd" "right1" { Text "/home/kalpesh/Academics/EE 214/Lab_6_vector/Quartus Project/ALU.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1455788581509 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1455788582397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1455788583188 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1455788583188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1455788583188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1455788583188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1455788583496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 15:13:03 2016 " "Processing ended: Thu Feb 18 15:13:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1455788583496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1455788583496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1455788583496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1455788583496 ""}
