# Generated by Yosys 0.9 (git sha1 1979e0b)

.model microsd
.inputs CLK CMD DAT[0] DAT[1] DAT[2] DAT[3]
.outputs SD_CLK LED CMD DAT[0] DAT[1] DAT[2] DAT[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:356$43_Y[2] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$9094[1]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10919
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3395[0]_new_ I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$9094[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$new_n346_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10920 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10924 I3=$false O=$abc$11024$auto$wreduce.cc:455:run$3395[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=resp_delay[1] I1=resp_delay[3] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10932 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10936 O=$abc$11024$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10928 I1=CMD I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:356$43_Y[4] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$9094[1]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I2=$false I3=$false O=$abc$11024$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 O=$abc$11024$new_n362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 O=$abc$11024$new_n363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=sd_cmd_ptr[4] O=$abc$11024$new_n370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11024$new_n378_ I1=$abc$11024$new_n385_ I2=$abc$11024$techmap$shiftx$microsd.v:301$35.$7\buffer[47:0][3]_new_inv_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 O=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$11024$new_n380_ I1=$abc$11024$new_n379_ I2=sd_cmd_ptr[4] I3=$false O=$abc$11024$new_n378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 O=$abc$11024$new_n380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$11024$new_n383_ I1=$abc$11024$new_n384_ I2=sd_cmd_ptr[4] I3=$abc$11024$new_n382_ O=$abc$11024$techmap$shiftx$microsd.v:301$35.$7\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=sd_cmd_ptr[4] O=$abc$11024$new_n382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 O=$abc$11024$new_n383_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n384_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=sd_cmd_ptr[4] O=$abc$11024$new_n385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n387_ I1=$abc$11024$new_n394_ I2=$abc$11024$techmap$shiftx$microsd.v:301$35.$7\buffer[47:0][2]_new_inv_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 O=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=$abc$11024$new_n389_ I1=$abc$11024$new_n388_ I2=sd_cmd_ptr[4] I3=$false O=$abc$11024$new_n387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 O=$abc$11024$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$11024$new_n392_ I1=$abc$11024$new_n393_ I2=sd_cmd_ptr[4] I3=$abc$11024$new_n391_ O=$abc$11024$techmap$shiftx$microsd.v:301$35.$7\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=sd_cmd_ptr[4] O=$abc$11024$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 O=$abc$11024$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=sd_cmd_ptr[4] O=$abc$11024$new_n394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[0] I3=sd_mem_state[1] O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5120_new_ I2=CMD I3=$abc$11024$procmux$3318.B_AND_S[0]_new_ O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8784_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10928 I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I2=$abc$11024$procmux$3183.B_AND_S[4]_new_ I3=$false O=$abc$11024$procmux$3318.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$11024$new_n399_ I1=crc_state[2] I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=crc_state[3] I3=$false O=$abc$11024$new_n399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_mem_state[3] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[0] O=$abc$11024$procmux$3183.B_AND_S[4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5120_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:356$43_Y[0] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$9094[1]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:356$43_Y[5] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$9094[1]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10935
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=sd_clk I2=$false I3=$false O=$abc$11024$new_n409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3798_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3798_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$procmux$3183.B_AND_S[14]_new_ I3=$false O=$abc$11024$new_n414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 I1=sd_mem_state[0] I2=$false I3=$false O=$abc$11024$procmux$3183.B_AND_S[14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I2=$abc$11024$procmux$3183.B_AND_S[4]_new_ I3=$abc$11024$new_n417_ O=$abc$11024$new_n416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I2=$false I3=$false O=$abc$11024$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I1=crc_state[0] I2=crc_state[1] I3=$false O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_state[2] I1=crc_state[3] I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3398[0] I1=crc_state[2] I2=$abc$11024$procmux$3183.B_AND_S[4]_new_ I3=$abc$11024$new_n399_ O=$abc$11024$new_n420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10444[1]_new_inv_ I3=$abc$11024$procmux$3183.B_AND_S[4]_new_ O=$abc$11024$new_n421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I1=$abc$11024$new_n399_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10444[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I1=$abc$11024$new_n426_ I2=$abc$11024$new_n424_ I3=$abc$11024$new_n428_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10943
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$11024$new_n425_ I1=$abc$11024$new_n416_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 O=$abc$11024$new_n424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[14]_new_ I1=sd_clk I2=$false I3=$false O=$abc$11024$new_n425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8116[0]_new_ I2=$false I3=$false O=$abc$11024$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8116[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I3=$abc$11024$procmux$3183.B_AND_S[4]_new_ O=$abc$11024$new_n428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I2=sd_mem_state[0] I3=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 O=$abc$11024$new_n429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I1=$abc$11024$new_n434_ I2=$abc$11024$new_n431_ I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10947
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3397[2] I1=$abc$11024$new_n409_ I2=$abc$11024$new_n433_ I3=$abc$11024$new_n432_ O=$abc$11024$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[4]_new_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I2=$abc$11024$new_n416_ I3=$abc$11024$auto$wreduce.cc:455:run$3397[2] O=$abc$11024$new_n432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I2=$abc$11024$procmux$3183.B_AND_S[14]_new_ I3=$false O=$abc$11024$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I2=$abc$11024$new_n426_ I3=$false O=$abc$11024$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=crc_state[2] I1=$abc$11024$auto$wreduce.cc:455:run$3398[5] I2=$abc$11024$new_n399_ I3=$false O=$abc$11024$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$11024$new_n451_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$abc$11024$procmux$3234.B_AND_S[6]_new_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10959
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:309$37_Y[0] I1=$abc$11024$new_n448_ I2=$abc$11024$new_n450_ I3=$false O=$abc$11024$procmux$3234.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$new_n449_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10964 I3=sd_clk O=$abc$11024$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 I2=$abc$11024$new_n355_ I3=$false O=$abc$11024$new_n449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I3=$false O=$abc$11024$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I1=sd_clk I2=$abc$11024$auto$wreduce.cc:455:run$3395[0]_new_ I3=$false O=$abc$11024$new_n451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$new_n451_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10964 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$abc$11024$procmux$3234.B_AND_S[7]_new_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10963
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I1=sd_clk I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10964 I3=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ O=$abc$11024$procmux$3234.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$11024$new_n451_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$abc$11024$procmux$3234.B_AND_S[8]_new_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10967
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:309$37_Y[2] I1=$abc$11024$new_n448_ I2=$abc$11024$new_n456_ I3=$false O=$abc$11024$procmux$3234.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I3=$false O=$abc$11024$new_n456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$new_n451_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$abc$11024$procmux$3234.B_AND_S[9]_new_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:309$37_Y[3] I1=$abc$11024$new_n448_ I2=$abc$11024$new_n459_ I3=$false O=$abc$11024$procmux$3234.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I3=$false O=$abc$11024$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$new_n451_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$abc$11024$procmux$3234.B_AND_S[11]_new_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10975
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:309$37_Y[5] I1=$abc$11024$new_n448_ I2=$abc$11024$new_n462_ I3=$false O=$abc$11024$procmux$3234.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I3=$false O=$abc$11024$new_n462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:235$29_Y[0] I1=$abc$11024$new_n464_ I2=$abc$11024$new_n469_ I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I2=$false I3=$false O=$abc$11024$new_n464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n466_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3569[0]_new_inv_ I2=$abc$11024$new_n468_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 O=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=data_ptr[6] I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 I2=$false I3=$false O=$abc$11024$new_n466_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10984 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3569[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I2=$false I3=$false O=$abc$11024$new_n468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_state[2] I1=$abc$11024$sub$microsd.v:177$13_Y[0] I2=$abc$11024$new_n399_ I3=$false O=$abc$11024$new_n469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I1=$abc$11024$new_n471_ I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10983
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980 I2=$abc$11024$new_n464_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10984 O=$abc$11024$new_n471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=crc_state[2] I1=$abc$11024$new_n399_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:235$29_Y[2] I1=$abc$11024$new_n464_ I2=$abc$11024$new_n474_ I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=crc_state[2] I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 I2=$abc$11024$new_n399_ I3=$false O=$abc$11024$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:235$29_Y[3] I1=$abc$11024$new_n464_ I2=$abc$11024$new_n476_ I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10991
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I1=crc_state[2] I2=$abc$11024$new_n399_ I3=$false O=$abc$11024$new_n476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$11024$sub$microsd.v:235$29_Y[5] I1=$abc$11024$new_n464_ I2=$abc$11024$new_n478_ I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10995
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=crc_state[2] I1=$abc$11024$sub$microsd.v:177$13_Y[5] I2=$abc$11024$new_n399_ I3=$false O=$abc$11024$new_n478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3512[0]_new_inv_ I1=clkdiv[4] I2=clkdiv[5] I3=clkdiv[6] O=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clkdiv[3] I1=clkdiv[0] I2=clkdiv[1] I3=clkdiv[2] O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3512[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8384[1]_new_ I1=$0\sd_cmd[47:0][45] I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10004[0]_new_inv_ I3=$false O=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][44] I1=$0\sd_cmd[47:0][38] I2=$false I3=$false O=$0\sd_cmd[47:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5346[0]_new_inv_ I1=$abc$11024$new_n490_ I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5444[1]_new_inv_ I3=$abc$11024$new_n501_ O=$0\sd_cmd[47:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[38] I2=$abc$11024$new_n485_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5444[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$new_n486_ I1=$abc$11024$new_n488_ I2=$abc$11024$new_n489_ I3=$false O=$abc$11024$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[39] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5329[4]_new_inv_ I3=$false O=$abc$11024$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[25] I2=sd_cmd[26] I3=sd_cmd[27] O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5329[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[35] I2=sd_cmd[36] I3=sd_cmd[37] O=$abc$11024$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[31] I2=sd_cmd[32] I3=sd_cmd[33] O=$abc$11024$new_n489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11024$new_n485_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5189_new_inv_ I2=$abc$11024$new_n493_ I3=$false O=$abc$11024$new_n490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$new_n492_ I1=sd_cmd[40] I2=sd_cmd[45] I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5189_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[44] I2=sd_cmd[42] I3=sd_cmd[43] O=$abc$11024$new_n492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5308[19]_new_inv_ I1=sd_cmd[28] I2=sd_cmd[38] I3=$false O=$abc$11024$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[46] I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5308[19]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[16] I1=$abc$11024$new_n500_ I2=$abc$11024$new_n496_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5346[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n497_ I1=$abc$11024$new_n498_ I2=$abc$11024$new_n499_ I3=$false O=$abc$11024$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[21] I1=sd_cmd[22] I2=sd_cmd[23] I3=$false O=$abc$11024$new_n497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_cmd[17] I1=sd_cmd[18] I2=sd_cmd[19] I3=sd_cmd[20] O=$abc$11024$new_n498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[8] I1=sd_cmd[10] I2=sd_cmd[12] I3=sd_cmd[14] O=$abc$11024$new_n499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[9] I1=sd_cmd[11] I2=sd_cmd[13] I3=sd_cmd[15] O=$abc$11024$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11024$new_n496_ I1=$abc$11024$new_n502_ I2=$abc$11024$new_n504_ I3=sd_cmd[43] O=$abc$11024$new_n501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$11024$new_n503_ I2=$false I3=$false O=$abc$11024$new_n502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[44] I2=sd_cmd[42] I3=sd_cmd[45] O=$abc$11024$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11024$new_n505_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5308[19]_new_inv_ I2=sd_cmd[9] I3=sd_cmd[11] O=$abc$11024$new_n504_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[13] I1=sd_cmd[15] I2=sd_cmd[16] I3=$false O=$abc$11024$new_n505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5444[1]_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5346[0]_new_inv_ I2=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5209_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5308[19]_new_inv_ O=$0\sd_cmd[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11024$new_n508_ I1=sd_cmd[40] I2=sd_cmd[45] I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5209_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[44] I2=sd_cmd[41] I3=sd_cmd[42] O=$abc$11024$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5346[0]_new_inv_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5261_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5444[1]_new_inv_ O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8384[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$11024$new_n502_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:168:logic_reduce$5261_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[3] I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4891[0]_new_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10004[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[0] I3=$false O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4891[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10444[1]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[29]_new_ I2=$false I3=$false O=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[2] I1=$abc$11024$new_n515_ I2=$false I3=$false O=$abc$11024$procmux$3183.B_AND_S[29]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[3] I2=sd_mem_state[1] I3=$false O=$abc$11024$new_n515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$new_n517_ I1=$abc$11024$new_n519_ I2=$abc$11024$new_n520_ I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$11000 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$11004 I3=$false O=$abc$11024$new_n517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=init_delay[0] I1=init_delay[1] I2=init_delay[2] I3=init_delay[3] O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3527[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[10] I1=init_delay[11] I2=init_delay[12] I3=init_delay[13] O=$abc$11024$new_n519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[5] I1=init_delay[7] I2=init_delay[8] I3=init_delay[9] O=$abc$11024$new_n520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[0] I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 I2=$false I3=$false O=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10662
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5444[1]_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5346[0]_new_inv_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5261_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$5308[19]_new_inv_ O=$0\sd_cmd[47:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[29]_new_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$false I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[1] I3=sd_mem_state[3] O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9213
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101101101
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3986_new_inv_ I2=$abc$11024$new_n526_ I3=$false O=$0\sd_cmd_resp[47:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3986_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[41] O=$abc$11024$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$new_n417_ I1=$abc$11024$new_n425_ I2=$false I3=$false O=$abc$11024$new_n527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3992_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3986_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3992_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp_ptr[4] I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$new_n527_ I1=CMD I2=$false I3=$false O=$abc$11024$new_n532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3963_new_inv_ I2=$abc$11024$new_n534_ I3=$false O=$0\sd_cmd_resp[47:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3963_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[42] O=$abc$11024$new_n534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3969_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3963_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3969_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3940_new_inv_ I2=$abc$11024$new_n538_ I3=$false O=$0\sd_cmd_resp[47:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3940_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[43] O=$abc$11024$new_n538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3946_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3940_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3946_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3917_new_inv_ I2=$abc$11024$new_n542_ I3=$false O=$0\sd_cmd_resp[47:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3917_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[44] O=$abc$11024$new_n542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3923_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3917_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3923_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3894_new_inv_ I2=$abc$11024$new_n547_ I3=$false O=$0\sd_cmd_resp[47:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3894_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[45] O=$abc$11024$new_n547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3900_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3894_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3900_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3866_new_inv_ I2=$abc$11024$new_n551_ I3=$false O=$0\sd_cmd_resp[47:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3866_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[46] O=$abc$11024$new_n551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3872_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$3866_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3872_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n560_ I1=crc_buffer[1] I2=$abc$11024$new_n555_ I3=$false O=$0\crc_buffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$new_n559_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n556_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=sd_cmd[41] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_ I3=crc_buffer[0] O=$abc$11024$new_n556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_state[0] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I2=crc_state[1] I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[41] O=$abc$11024$new_n559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_state[0] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I2=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 I3=$abc$11024$new_n561_ O=$abc$11024$new_n560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I1=$abc$11024$procmux$3183.B_AND_S[29]_new_ I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I3=$false O=$abc$11024$new_n561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$new_n560_ I1=crc_buffer[2] I2=$abc$11024$new_n563_ I3=$false O=$0\crc_buffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$new_n565_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n564_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=sd_cmd[42] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_ I3=crc_buffer[1] O=$abc$11024$new_n564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[1] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[42] O=$abc$11024$new_n565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11024$procmux$90_Y[2]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[29]_new_ I2=$abc$11024$procmux$83.B_AND_S[2]_new_ I3=$false O=$0\crc_buffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$11024$new_n572_ I1=$abc$11024$new_n568_ I2=$abc$11024$procmux$3183.B_AND_S[4]_new_ I3=$false O=$abc$11024$procmux$83.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$11024$techmap$procmux$76.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3824_Y_new_inv_ I1=crc_buffer[7] I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4016_new_ I3=crc_buffer[3] O=$abc$11024$new_n568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010100111111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4008[0]_new_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4016_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4008[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I3=$false O=$abc$11024$techmap$procmux$76.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3824_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[43] O=$abc$11024$new_n572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I2=$abc$11024$new_n568_ I3=$abc$11024$procmux$90.B_AND_S[2]_new_inv_ O=$abc$11024$procmux$90_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=crc_buffer[2] I1=crc_buffer[3] I2=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ O=$abc$11024$procmux$90.B_AND_S[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$11024$new_n560_ I1=crc_buffer[4] I2=$abc$11024$new_n576_ I3=$false O=$0\crc_buffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$new_n578_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n577_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=sd_cmd[44] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_ I3=crc_buffer[3] O=$abc$11024$new_n577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[44] O=$abc$11024$new_n578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11024$new_n560_ I1=crc_buffer[5] I2=$abc$11024$new_n580_ I3=$false O=$0\crc_buffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$new_n582_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n581_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=sd_cmd[45] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_ I3=crc_buffer[4] O=$abc$11024$new_n581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[4] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[45] O=$abc$11024$new_n582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11024$new_n560_ I1=crc_buffer[6] I2=$abc$11024$new_n584_ I3=$false O=$0\crc_buffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$new_n586_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n585_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=sd_cmd[46] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_ I3=crc_buffer[5] O=$abc$11024$new_n585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[5] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[46] O=$abc$11024$new_n586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11024$new_n591_ I1=$abc$11024$new_n588_ I2=$false I3=$false O=$0\crc_buffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$11024$procmux$76.Y_B[6]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n589_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7949[1]_new_ I3=crc_buffer[6] O=$abc$11024$new_n589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[6] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=sd_cmd_resp[47] O=$abc$11024$procmux$76.Y_B[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11024$techmap$procmux$76.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3824_Y_new_inv_ I1=$abc$11024$new_n561_ I2=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 I3=crc_buffer[7] O=$abc$11024$new_n591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4047_new_inv_ I2=$abc$11024$new_n593_ I3=$false O=$0\sd_cmd_resp[47:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4047_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[40] O=$abc$11024$new_n593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4053_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4047_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4053_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4108_new_inv_ I2=$abc$11024$new_n597_ I3=$false O=$0\sd_cmd_resp[47:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4108_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[39] O=$abc$11024$new_n597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4114_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4108_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4114_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4131_new_inv_ I2=$abc$11024$new_n602_ I3=$false O=$0\sd_cmd_resp[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4131_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[38] O=$abc$11024$new_n602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4137_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4131_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4137_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4154_new_inv_ I2=$abc$11024$new_n606_ I3=$false O=$0\sd_cmd_resp[47:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4154_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[37] O=$abc$11024$new_n606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4160_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4154_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4160_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4177_new_inv_ I2=$abc$11024$new_n610_ I3=$false O=$0\sd_cmd_resp[47:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4177_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[36] O=$abc$11024$new_n610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4183_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4177_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4183_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4200_new_inv_ I2=$abc$11024$new_n614_ I3=$false O=$0\sd_cmd_resp[47:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4200_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[35] O=$abc$11024$new_n614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4206_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4200_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4206_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4223_new_inv_ I2=$abc$11024$new_n618_ I3=$false O=$0\sd_cmd_resp[47:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4223_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[34] O=$abc$11024$new_n618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4229_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4223_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4229_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4246_new_inv_ I2=$abc$11024$new_n622_ I3=$false O=$0\sd_cmd_resp[47:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4246_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[33] O=$abc$11024$new_n622_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3816_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4246_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3816_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[32] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$536_Y_new_inv_ O=$0\sd_cmd_resp[47:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[32] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3798_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ O=$abc$11024$procmux$536_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4292_new_inv_ I2=$abc$11024$new_n628_ I3=$false O=$0\sd_cmd_resp[47:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4292_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[31] O=$abc$11024$new_n628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4298_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4292_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4298_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp_ptr[4] I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4315_new_inv_ I2=$abc$11024$new_n633_ I3=$false O=$0\sd_cmd_resp[47:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4315_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[30] O=$abc$11024$new_n633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3872_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4315_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4338_new_inv_ I2=$abc$11024$new_n636_ I3=$false O=$0\sd_cmd_resp[47:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4338_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[29] O=$abc$11024$new_n636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3900_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4338_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4361_new_inv_ I2=$abc$11024$new_n639_ I3=$false O=$0\sd_cmd_resp[47:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4361_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[28] O=$abc$11024$new_n639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3923_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4361_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4384_new_inv_ I2=$abc$11024$new_n642_ I3=$false O=$0\sd_cmd_resp[47:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4384_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[27] O=$abc$11024$new_n642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3946_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4384_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4407_new_inv_ I2=$abc$11024$new_n645_ I3=$false O=$0\sd_cmd_resp[47:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4407_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[26] O=$abc$11024$new_n645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3969_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4407_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4430_new_inv_ I2=$abc$11024$new_n648_ I3=$false O=$0\sd_cmd_resp[47:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4430_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[25] O=$abc$11024$new_n648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3992_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4430_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4462_new_inv_ I2=$abc$11024$new_n651_ I3=$false O=$0\sd_cmd_resp[47:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4462_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[24] O=$abc$11024$new_n651_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4053_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4462_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4487_new_inv_ I2=$abc$11024$new_n654_ I3=$false O=$0\sd_cmd_resp[47:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4487_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[23] O=$abc$11024$new_n654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4114_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4487_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4510_new_inv_ I2=$abc$11024$new_n657_ I3=$false O=$0\sd_cmd_resp[47:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4510_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[22] O=$abc$11024$new_n657_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4137_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4510_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4533_new_inv_ I2=$abc$11024$new_n660_ I3=$false O=$0\sd_cmd_resp[47:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4533_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[21] O=$abc$11024$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4160_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4533_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4556_new_inv_ I2=$abc$11024$new_n663_ I3=$false O=$0\sd_cmd_resp[47:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4556_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[20] O=$abc$11024$new_n663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4183_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4556_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4579_new_inv_ I2=$abc$11024$new_n666_ I3=$false O=$0\sd_cmd_resp[47:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4579_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[19] O=$abc$11024$new_n666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4206_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4579_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4602_new_inv_ I2=$abc$11024$new_n669_ I3=$false O=$0\sd_cmd_resp[47:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4602_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[18] O=$abc$11024$new_n669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4229_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4602_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[17] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$1436_Y_new_inv_ O=$0\sd_cmd_resp[47:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[17] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3816_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ O=$abc$11024$procmux$1436_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4667_new_inv_ I2=$abc$11024$new_n674_ I3=$false O=$0\sd_cmd_resp[47:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4667_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[16] O=$abc$11024$new_n674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3798_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4294[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4667_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[15] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$1590_Y_new_inv_ O=$0\sd_cmd_resp[47:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[15] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4298_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$1590_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[14] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$1670_Y_new_inv_ O=$0\sd_cmd_resp[47:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[14] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3872_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$1670_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[13] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$1752_Y_new_inv_ O=$0\sd_cmd_resp[47:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[13] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3900_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$1752_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4778_new_inv_ I2=$abc$11024$new_n683_ I3=$false O=$0\sd_cmd_resp[47:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4778_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[12] O=$abc$11024$new_n683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3923_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4778_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[11] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$1922_Y_new_inv_ O=$0\sd_cmd_resp[47:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[11] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3946_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$1922_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4824_new_inv_ I2=$abc$11024$new_n688_ I3=$false O=$0\sd_cmd_resp[47:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4824_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[10] O=$abc$11024$new_n688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3969_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4824_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[9] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$2100_Y_new_inv_ O=$0\sd_cmd_resp[47:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[9] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3992_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$2100_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4946_new_inv_ I2=$abc$11024$new_n693_ I3=$false O=$0\sd_cmd_resp[47:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4946_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[8] O=$abc$11024$new_n693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4053_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4946_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4969_new_inv_ I2=$abc$11024$new_n696_ I3=$false O=$0\sd_cmd_resp[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4969_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[7] O=$abc$11024$new_n696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4114_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$4969_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[6] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$2382_Y_new_inv_ O=$0\sd_cmd_resp[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[6] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4137_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$2382_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[5] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$2480_Y_new_inv_ O=$0\sd_cmd_resp[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[5] I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4160_new_inv_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ O=$abc$11024$procmux$2480_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5063_new_inv_ I2=$abc$11024$new_n703_ I3=$false O=$0\sd_cmd_resp[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5063_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[4] O=$abc$11024$new_n703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4183_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5063_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5089_new_inv_ I2=$abc$11024$new_n706_ I3=$false O=$0\sd_cmd_resp[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5089_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[3] O=$abc$11024$new_n706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4206_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5089_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5150_new_inv_ I2=$abc$11024$new_n709_ I3=$false O=$0\sd_cmd_resp[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5150_new_inv_ I1=$abc$11024$new_n527_ I2=$abc$11024$new_n429_ I3=sd_cmd_resp[2] O=$abc$11024$new_n709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4229_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5150_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n429_ I1=sd_cmd_resp[1] I2=$abc$11024$new_n527_ I3=$abc$11024$procmux$2892_Y_new_inv_ O=$0\sd_cmd_resp[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=sd_cmd_resp[1] I1=CMD I2=$abc$11024$eq$microsd.v:452$67_Y_new_ I3=$false O=$abc$11024$procmux$2892_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3816_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I2=$false I3=$false O=$abc$11024$eq$microsd.v:452$67_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=sd_cmd_resp[0] I2=$abc$11024$new_n715_ I3=$false O=$0\sd_cmd_resp[47:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$abc$11024$procmux$3183.B_AND_S[12]_new_inv_ O=$abc$11024$new_n715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=sd_clk I2=$abc$11024$procmux$3183.B_AND_S[14]_new_ I3=$false O=$abc$11024$procmux$3183.B_AND_S[12]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$11024$new_n729_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I2=sd_cmd[7] I3=$abc$11024$new_n719_ O=$0\sd_cmd[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8384[1]_new_ I1=$0\sd_cmd[47:0][44] I2=$0\sd_cmd[47:0][38] I3=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10004[0]_new_inv_ O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11024$new_n726_ I1=$abc$11024$new_n720_ I2=$abc$11024$procmux$3183.B_AND_S[28]_new_ I3=$false O=$abc$11024$new_n719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$11024$new_n721_ I1=$abc$11024$new_n724_ I2=$false I3=$false O=$abc$11024$new_n720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5261_new_inv_ I1=$abc$11024$ne$microsd.v:256$31_Y_new_inv_ I2=$false I3=$false O=$abc$11024$new_n721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$11024$new_n723_ I2=crc_buffer[3] I3=crc_buffer[1] O=$abc$11024$ne$microsd.v:256$31_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=crc_buffer[2] I1=crc_buffer[4] I2=crc_buffer[5] I3=crc_buffer[6] O=$abc$11024$new_n723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11024$new_n502_ I1=$abc$11024$ne$microsd.v:267$32_Y_new_inv_ I2=sd_cmd[43] I3=$false O=$abc$11024$new_n724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_buffer[3] I1=crc_buffer[0] I2=$abc$11024$new_n723_ I3=crc_buffer[1] O=$abc$11024$ne$microsd.v:267$32_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$11024$new_n502_ I1=sd_cmd[7] I2=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I3=crc_buffer[6] O=$abc$11024$new_n726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5189_new_inv_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5209_new_inv_ I2=$false I3=$false O=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I1=$abc$11024$procmux$3183.B_AND_S[29]_new_ I2=$false I3=$false O=$abc$11024$procmux$3183.B_AND_S[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$new_n502_ I1=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$new_n729_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I2=sd_cmd[6] I3=$abc$11024$new_n731_ O=$0\sd_cmd[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$11024$procmux$3066.Y_B[5]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$11024$new_n731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n733_ I1=sd_cmd[6] I2=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I3=crc_buffer[5] O=$abc$11024$procmux$3066.Y_B[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$ne$microsd.v:256$31_Y_new_inv_ I1=$abc$11024$ne$microsd.v:267$32_Y_new_inv_ I2=sd_cmd[43] I3=$abc$11024$new_n502_ O=$abc$11024$new_n733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$11024$new_n729_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I2=sd_cmd[5] I3=$abc$11024$new_n735_ O=$0\sd_cmd[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$11024$procmux$3066.Y_B[4]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$11024$new_n735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n733_ I1=sd_cmd[5] I2=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I3=crc_buffer[4] O=$abc$11024$procmux$3066.Y_B[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$new_n729_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I2=sd_cmd[4] I3=$abc$11024$new_n738_ O=$0\sd_cmd[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$11024$procmux$3066.Y_B[3]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$11024$new_n738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I2=$abc$11024$new_n740_ I3=$abc$11024$new_n721_ O=$abc$11024$procmux$3066.Y_B[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$11024$ne$microsd.v:267$32_Y_new_inv_ I2=$abc$11024$new_n502_ I3=sd_cmd[4] O=$abc$11024$new_n740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$11024$new_n729_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I2=sd_cmd[3] I3=$abc$11024$new_n742_ O=$0\sd_cmd[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$11024$procmux$3066.Y_B[2]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$11024$new_n742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$new_n733_ I1=sd_cmd[3] I2=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I3=crc_buffer[2] O=$abc$11024$procmux$3066.Y_B[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I1=$abc$11024$new_n746_ I2=sd_cmd[2] I3=$abc$11024$new_n745_ O=$0\sd_cmd[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I1=crc_buffer[1] I2=$abc$11024$new_n720_ I3=$abc$11024$procmux$3183.B_AND_S[28]_new_ O=$abc$11024$new_n745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[29]_new_ I1=$abc$11024$new_n502_ I2=$abc$11024$new_n729_ I3=$false O=$abc$11024$new_n746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11024$new_n729_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9555_new_inv_ I2=sd_cmd[1] I3=$abc$11024$new_n748_ O=$0\sd_cmd[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$11024$procmux$3066.Y_B[0]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[28]_new_ I2=$false I3=$false O=$abc$11024$new_n748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$11024$auto$opt_reduce.cc:132:opt_mux$3370_new_inv_ I2=$abc$11024$new_n750_ I3=$abc$11024$new_n724_ O=$abc$11024$procmux$3066.Y_B[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$11024$ne$microsd.v:256$31_Y_new_inv_ I2=$abc$11024$new_n502_ I3=sd_cmd[1] O=$abc$11024$new_n750_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10004[0]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[29]_new_ I2=$false I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11024$new_n532_ I1=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5694_new_inv_ I2=$abc$11024$new_n753_ I3=$false O=$0\sd_cmd_resp[47:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5694_new_inv_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 I2=$abc$11024$new_n429_ I3=sd_cmd_resp[47] O=$abc$11024$new_n753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4298_new_inv_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[2]_new_inv_ I2=$false I3=$false O=$abc$11024$auto$simplemap.cc:256:simplemap_eqne$5694_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 I1=crc_state[3] I2=$false I3=$false O=$0\crc_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11024$procmux$3142_Y[2]_new_inv_ I1=$abc$11024$procmux$3183.B_AND_S[29]_new_ I2=$abc$11024$procmux$3120_Y[2]_new_inv_ I3=$abc$11024$procmux$3183.B_AND_S[4]_new_ O=$0\crc_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4016_new_ I1=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I2=$abc$11024$new_n758_ I3=$false O=$abc$11024$procmux$3120_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11024$new_n399_ I1=crc_state[2] I2=$false I3=$false O=$abc$11024$new_n758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4016_new_ I2=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I3=$abc$11024$new_n758_ O=$abc$11024$procmux$3142_Y[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$11024$new_n765_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n761_ I3=$false O=$0\crc_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[4]_new_ I1=$abc$11024$auto$wreduce.cc:455:run$3385[1]_new_ I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I3=$abc$11024$procmux$3140.B_AND_S[5]_new_ O=$abc$11024$new_n761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$11024$new_n464_ I2=$abc$11024$new_n763_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$procmux$3140.B_AND_S[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I2=crc_state[0] I3=crc_state[1] O=$abc$11024$new_n763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100010111111
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=$abc$11024$eq$microsd.v:452$67_Y_new_ I2=crc_buffer[7] I3=$false O=$abc$11024$auto$wreduce.cc:455:run$3385[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I2=crc_state[0] I3=crc_state[1] O=$abc$11024$new_n765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100000010111111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7857_new_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$new_n768_ I3=$false O=$0\crc_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=crc_state[0] I1=$abc$11024$auto$wreduce.cc:455:run$3385[1]_new_ I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I3=crc_state[1] O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7857_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[4]_new_ I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7952_new_inv_ I2=$abc$11024$new_n770_ I3=$abc$11024$procmux$3183.B_AND_S[29]_new_ O=$abc$11024$new_n768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111100001010
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I2=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7952_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011000000110111
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I3=$false O=$abc$11024$new_n770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=$abc$11024$sub$microsd.v:177$13_Y[6] I2=$abc$11024$new_n464_ I3=$abc$11024$sub$microsd.v:235$29_Y[6] O=$0\data_ptr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$11024$new_n464_ I1=$abc$11024$sub$microsd.v:235$29_Y[4] I2=$abc$11024$procmux$3174.B_AND_S[18]_new_ I3=$false O=$0\data_ptr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I1=data_ptr[4] I2=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I3=$false O=$abc$11024$procmux$3174.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$11024$procmux$3183.B_AND_S[24]_new_inv_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I2=$abc$11024$new_n776_ I3=$false O=$0\sd_mem_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_mem_state[3] I1=sd_cmd_resp[38] I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4891[0]_new_ I3=$false O=$abc$11024$new_n776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I1=$abc$11024$new_n451_ I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8116[0]_new_ I3=$abc$11024$new_n778_ O=$0\sd_mem_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$11024$new_n778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111010011111
.gate SB_LUT4 I0=$abc$11024$new_n425_ I1=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I2=$abc$11024$procmux$3183.B_AND_S[24]_new_inv_ I3=$abc$11024$new_n781_ O=$0\sd_mem_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$11024$new_n448_ I1=sd_clk I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I3=$false O=$abc$11024$procmux$3183.B_AND_S[24]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd_resp[38] I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10004[0]_new_inv_ I2=$abc$11024$new_n515_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8116[0]_new_ O=$abc$11024$new_n781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I2=$abc$11024$auto$wreduce.cc:455:run$3395[0]_new_ I3=$abc$11024$procmux$3183.B_AND_S[12]_new_inv_ O=$abc$11024$new_n784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[1] I2=sd_mem_state[3] I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10412
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$11024$new_n790_ I1=sd_cmd_ptr[4] I2=$abc$11024$new_n791_ I3=$false O=$0\sd_cmd_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I2=$abc$11024$new_n451_ I3=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ O=$abc$11024$new_n790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$11024$new_n448_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I2=$abc$11024$sub$microsd.v:309$37_Y[4] I3=$false O=$abc$11024$new_n791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I2=$false I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11024$shiftx$microsd.v:448$63.buffer[0]_new_inv_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I2=$abc$11024$new_n836_ I3=$abc$11024$procmux$3183.B_AND_S[4]_new_ O=$abc$11024$procmux$3252.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$new_n796_ I1=$abc$11024$new_n806_ I2=$abc$11024$new_n816_ I3=$abc$11024$new_n826_ O=$abc$11024$shiftx$microsd.v:448$63.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11024$new_n804_ I1=$abc$11024$new_n797_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 O=$abc$11024$new_n796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$11024$new_n798_ I1=$abc$11024$new_n800_ I2=$abc$11024$new_n802_ I3=$false O=$abc$11024$new_n797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[12] I2=$abc$11024$new_n799_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ O=$abc$11024$new_n798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[44] I2=sd_cmd_resp[28] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[4] I2=$abc$11024$new_n801_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ O=$abc$11024$new_n800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[36] I2=sd_cmd_resp[20] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[0] I2=$abc$11024$new_n803_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ O=$abc$11024$new_n802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[32] I2=sd_cmd_resp[16] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[8] I2=$abc$11024$new_n805_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ O=$abc$11024$new_n804_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[40] I2=sd_cmd_resp[24] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$new_n814_ I1=$abc$11024$new_n807_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 O=$abc$11024$new_n806_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$11024$new_n808_ I1=$abc$11024$new_n810_ I2=$abc$11024$new_n812_ I3=$false O=$abc$11024$new_n807_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[14] I2=$abc$11024$new_n809_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ O=$abc$11024$new_n808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[46] I2=sd_cmd_resp[30] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[6] I2=$abc$11024$new_n811_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ O=$abc$11024$new_n810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[38] I2=sd_cmd_resp[22] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[2] I2=$abc$11024$new_n813_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ O=$abc$11024$new_n812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[34] I2=sd_cmd_resp[18] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[10] I2=$abc$11024$new_n815_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ O=$abc$11024$new_n814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[42] I2=sd_cmd_resp[26] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$new_n824_ I1=$abc$11024$new_n817_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 O=$abc$11024$new_n816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$11024$new_n818_ I1=$abc$11024$new_n820_ I2=$abc$11024$new_n822_ I3=$false O=$abc$11024$new_n817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[15] I2=$abc$11024$new_n819_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ O=$abc$11024$new_n818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[47] I2=sd_cmd_resp[31] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[7] I2=$abc$11024$new_n821_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ O=$abc$11024$new_n820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[39] I2=sd_cmd_resp[23] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[3] I2=$abc$11024$new_n823_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ O=$abc$11024$new_n822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[35] I2=sd_cmd_resp[19] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[11] I2=$abc$11024$new_n825_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ O=$abc$11024$new_n824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[43] I2=sd_cmd_resp[27] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$new_n834_ I1=$abc$11024$new_n827_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 O=$abc$11024$new_n826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$11024$new_n828_ I1=$abc$11024$new_n830_ I2=$abc$11024$new_n832_ I3=$false O=$abc$11024$new_n827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[13] I2=$abc$11024$new_n829_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3868[1]_new_inv_ O=$abc$11024$new_n828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[45] I2=sd_cmd_resp[29] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[5] I2=$abc$11024$new_n831_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$4110[1]_new_inv_ O=$abc$11024$new_n830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[37] I2=sd_cmd_resp[21] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n831_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[1] I2=$abc$11024$new_n833_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[1]_new_inv_ O=$abc$11024$new_n832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[33] I2=sd_cmd_resp[17] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3794[2]_new_inv_ I1=sd_cmd_resp[9] I2=$abc$11024$new_n835_ I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3942[1]_new_inv_ O=$abc$11024$new_n834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=sd_cmd_resp[41] I2=sd_cmd_resp[25] I3=sd_cmd_resp_ptr[4] O=$abc$11024$new_n835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=sd_cmd_resp[40] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I2=$abc$11024$new_n837_ I3=$false O=$abc$11024$new_n836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5730[1]_new_inv_ I1=crc_buffer[7] I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4008[0]_new_ I3=crc_buffer[0] O=$abc$11024$new_n837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111010110000000
.gate SB_LUT4 I0=$abc$11024$new_n850_ I1=$abc$11024$new_n854_ I2=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$3569[0]_new_inv_ I3=$abc$11024$new_n840_ O=$abc$11024$new_n839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$11024$new_n841_ I1=$abc$11024$new_n846_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10984 O=$abc$11024$new_n840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11024$new_n842_ I1=$abc$11024$new_n844_ I2=$abc$11024$new_n845_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I1=data_ptr[4] I2=$false I3=$false O=$abc$11024$new_n843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n847_ I1=$abc$11024$new_n848_ I2=$abc$11024$new_n849_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n851_ I1=$abc$11024$new_n852_ I2=$abc$11024$new_n853_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n855_ I1=$abc$11024$new_n856_ I2=$abc$11024$new_n857_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n861_ I1=$abc$11024$new_n862_ I2=$abc$11024$new_n863_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n865_ I1=$abc$11024$new_n866_ I2=$abc$11024$new_n867_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n870_ I1=$abc$11024$new_n871_ I2=$abc$11024$new_n872_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11024$new_n874_ I1=$abc$11024$new_n875_ I2=$abc$11024$new_n876_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 O=$abc$11024$new_n873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n843_ O=$abc$11024$new_n874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I3=$abc$11024$new_n468_ O=$abc$11024$new_n875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I3=data_ptr[4] O=$abc$11024$new_n876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I2=$abc$11024$new_n837_ I3=$false O=$abc$11024$new_n879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4855_new_ I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 I2=cmd_read I3=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5120_new_ O=$0\cmd_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5120_new_ I2=$false I3=$false O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$11024$new_n429_ I2=$abc$11024$new_n883_ I3=$abc$11024$new_n884_ O=$0\sd_cmd_resp_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3386[2]_new_ I1=$abc$11024$new_n425_ I2=$abc$11024$new_n416_ I3=$abc$11024$auto$wreduce.cc:455:run$3397[4] O=$abc$11024$new_n883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:168:logic_reduce$5733_new_inv_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=sd_cmd_resp_ptr[4] I3=$abc$11024$new_n426_ O=$abc$11024$new_n884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[0] I2=sd_mem_state[3] I3=sd_mem_state[2] O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][45] I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8384[1]_new_ I2=$false I3=$false O=$0\sd_cmd[47:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$0\sd_cmd[47:0][38] I1=$0\sd_cmd[47:0][16] I2=$false I3=$false O=$0\sd_cmd[47:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[1] I2=sd_mem_state[0] I3=sd_mem_state[3] O=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000111000010
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10932 I1=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$9094[1]_new_inv_ I2=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080 I3=$false O=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9119
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760 I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$9064[2]_new_inv_ I3=$false O=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3395[0]_new_ I1=resp_delay[1] I2=$false I3=$false O=$abc$11024$procmux$3339_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11024$auto$wreduce.cc:455:run$3395[0]_new_ I1=$abc$11024$sub$microsd.v:356$43_Y[3] I2=$false I3=$false O=$abc$11024$procmux$3339_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\init_delay[13:0][4] I1=$false I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10999
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\init_delay[13:0][6] I1=$false I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$11003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10920 I1=$false I2=$false I3=$false O=resp_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10924 I1=$false I2=$false I3=$false O=resp_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10928 I1=$false I2=$false I3=$false O=cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10932 I1=$false I2=$false I3=$false O=resp_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10936 I1=$false I2=$false I3=$false O=resp_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I1=$false I2=$false I3=$false O=sd_cmd_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10964 I1=$false I2=$false I3=$false O=sd_cmd_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 I1=$false I2=$false I3=$false O=sd_cmd_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I1=$false I2=$false I3=$false O=sd_cmd_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 I1=$false I2=$false I3=$false O=sd_cmd_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980 I1=$false I2=$false I3=$false O=data_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10984 I1=$false I2=$false I3=$false O=data_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988 I1=$false I2=$false I3=$false O=data_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992 I1=$false I2=$false I3=$false O=data_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996 I1=$false I2=$false I3=$false O=data_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$11000 I1=$false I2=$false I3=$false O=init_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$11004 I1=$false I2=$false I3=$false O=init_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clkdiv[1] I1=$false I2=$false I3=$false O=$abc$11024$add$microsd.v:108$3_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init_delay[1] I1=$false I2=$false I3=$false O=$0\init_delay[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_read I1=$false I2=$false I3=$false O=$abc$11024$auto$rtlil.cc:1832:Not$3368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd_clk I1=$false I2=$false I3=$false O=$0\sd_clk[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8384[1]_new_ I1=$0\sd_cmd[47:0][45] I2=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$10004[0]_new_inv_ I3=$false O=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9570
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n928_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$new_n928_ O=$abc$11024$new_n929_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$new_n932_ O=$abc$11024$new_n933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$11024$new_n416_ I1=$abc$11024$new_n409_ I2=$abc$11024$auto$wreduce.cc:455:run$3397[0] I3=$abc$11024$new_n414_ O=$abc$11024$new_n936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010111100001100
.gate SB_LUT4 I0=$abc$11024$new_n421_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940 I2=$abc$11024$new_n420_ I3=$abc$11024$new_n936_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10939
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=$abc$11024$procmux$3183.B_AND_S[14]_new_ I3=$false O=$abc$11024$new_n938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$new_n409_ I1=$abc$11024$new_n416_ I2=$abc$11024$new_n938_ I3=$abc$11024$auto$wreduce.cc:455:run$3397[3] O=$abc$11024$new_n939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=crc_state[2] I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=$abc$11024$new_n399_ I3=$abc$11024$procmux$3183.B_AND_S[4]_new_ O=$abc$11024$new_n940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=$abc$11024$new_n421_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952 I2=$abc$11024$new_n940_ I3=$abc$11024$new_n939_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I2=$abc$11024$procmux$3183.B_AND_S[14]_new_ I3=$false O=$abc$11024$new_n942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$11024$new_n409_ I1=$abc$11024$new_n416_ I2=$abc$11024$new_n942_ I3=$abc$11024$auto$wreduce.cc:455:run$3397[5] O=$abc$11024$new_n943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$abc$11024$new_n445_ I1=$abc$11024$procmux$3183.B_AND_S[4]_new_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956 I3=$abc$11024$new_n421_ O=$abc$11024$new_n944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=$abc$11024$new_n943_ I1=$abc$11024$new_n944_ I2=$false I3=$false O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10955
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 I2=sd_mem_state[2] I3=sd_mem_state[1] O=$abc$11024$new_n946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000000001
.gate SB_LUT4 I0=$abc$11024$new_n417_ I1=$abc$11024$procmux$3183.B_AND_S[28]_new_ I2=$abc$11024$new_n776_ I3=$abc$11024$procmux$3183.B_AND_S[24]_new_inv_ O=$abc$11024$new_n947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_mem_state[3] I1=$abc$11024$new_n946_ I2=$abc$11024$new_n947_ I3=$abc$11024$new_n784_ O=$0\sd_mem_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$7854[1]_new_ I1=$abc$11024$auto$simplemap.cc:309:simplemap_lut$4936_new_ I2=crc_buffer[0] I3=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ O=$abc$11024$new_n949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011001100
.gate SB_LUT4 I0=$abc$11024$new_n869_ I1=$abc$11024$new_n873_ I2=$abc$11024$new_n864_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980 O=$abc$11024$new_n952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100001111
.gate SB_LUT4 I0=$abc$11024$new_n860_ I1=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980 I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10984 I3=$abc$11024$new_n952_ O=$abc$11024$new_n953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$11024$new_n953_ I1=$abc$11024$new_n839_ I2=$abc$11024$auto$wreduce.cc:455:run$3390[2]_new_ I3=$abc$11024$new_n949_ O=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8246[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111111111
.gate SB_LUT4 I0=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8246[0]_new_inv_ I1=$abc$11024$new_n879_ I2=$abc$11024$procmux$3183.B_AND_S[29]_new_ I3=$abc$11024$procmux$3252.B_AND_S[0]_new_ O=$0\crc_buffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$new_n956_ O=$abc$11024$new_n957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$11024$new_n957_ I1=$abc$11024$new_n929_ I2=sd_cmd_ptr[4] I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 O=$abc$11024$new_n960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=$abc$11024$auto$ice40_ffinit.cc:141:execute$10928 I1=sd_clk I2=$abc$11024$auto$simplemap.cc:309:simplemap_lut$5139_new_ I3=$false O=$abc$11024$new_n966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][2]_new_inv_ I1=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][0]_new_inv_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10964 O=$abc$11024$new_n967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=$abc$11024$new_n362_ I1=$abc$11024$new_n363_ I2=sd_cmd_ptr[4] I3=$abc$11024$new_n960_ O=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][3]_new_inv_ I1=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][1]_new_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960 I3=$abc$11024$new_n967_ O=$abc$11024$shiftx$microsd.v:301$35.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100001010
.gate SB_LUT4 I0=$abc$11024$shiftx$microsd.v:301$35.buffer[0]_new_inv_ I1=$abc$11024$new_n966_ I2=sd_clk I3=$abc$11024$auto$simplemap.cc:127:simplemap_reduce$8784_new_inv_ O=$abc$11024$auto$ice40_ffinit.cc:140:execute$10927
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110000000000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$false O=$abc$11024$new_n971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976 O=$abc$11024$new_n972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972 I3=$abc$11024$new_n972_ O=$abc$11024$new_n973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$11024$new_n933_ I1=sd_cmd_ptr[4] I2=$abc$11024$new_n370_ I3=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 O=$abc$11024$new_n974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110111001100
.gate SB_LUT4 I0=$abc$11024$new_n973_ I1=$abc$11024$new_n971_ I2=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968 I3=$abc$11024$new_n974_ O=$abc$11024$techmap$shiftx$microsd.v:301$35.$10\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$false I1=$true I2=clkdiv[0] I3=$false O=$add$microsd.v:108$3_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clkdiv[0] CO=$auto$alumacc.cc:474:replace_alu$3421.C[2] I0=$false I1=clkdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[2] I3=$auto$alumacc.cc:474:replace_alu$3421.C[2] O=$add$microsd.v:108$3_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3421.C[2] CO=$auto$alumacc.cc:474:replace_alu$3421.C[3] I0=$false I1=clkdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[3] I3=$auto$alumacc.cc:474:replace_alu$3421.C[3] O=$add$microsd.v:108$3_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3421.C[3] CO=$auto$alumacc.cc:474:replace_alu$3421.C[4] I0=$false I1=clkdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[4] I3=$auto$alumacc.cc:474:replace_alu$3421.C[4] O=$add$microsd.v:108$3_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3421.C[4] CO=$auto$alumacc.cc:474:replace_alu$3421.C[5] I0=$false I1=clkdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[5] I3=$auto$alumacc.cc:474:replace_alu$3421.C[5] O=$add$microsd.v:108$3_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3421.C[5] CO=$auto$alumacc.cc:474:replace_alu$3421.C[6] I0=$false I1=clkdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[6] I3=$auto$alumacc.cc:474:replace_alu$3421.C[6] O=$add$microsd.v:108$3_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:108|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[0] I2=$false I3=$true O=$0\init_delay[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[10] O=$0\init_delay[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[10] CO=$auto$alumacc.cc:474:replace_alu$3424.C[11] I0=init_delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[11] O=$0\init_delay[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[11] CO=$auto$alumacc.cc:474:replace_alu$3424.C[12] I0=init_delay[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[12] O=$0\init_delay[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[12] CO=$auto$alumacc.cc:474:replace_alu$3424.C[13] I0=init_delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[13] O=$0\init_delay[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=init_delay[0] CO=$auto$alumacc.cc:474:replace_alu$3424.C[2] I0=init_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[2] O=$0\init_delay[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[2] CO=$auto$alumacc.cc:474:replace_alu$3424.C[3] I0=init_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[3] O=$0\init_delay[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[3] CO=$auto$alumacc.cc:474:replace_alu$3424.C[4] I0=init_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[4] O=$0\init_delay[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[4] CO=$auto$alumacc.cc:474:replace_alu$3424.C[5] I0=init_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[5] O=$0\init_delay[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[5] CO=$auto$alumacc.cc:474:replace_alu$3424.C[6] I0=init_delay[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[6] O=$0\init_delay[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[6] CO=$auto$alumacc.cc:474:replace_alu$3424.C[7] I0=init_delay[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[7] O=$0\init_delay[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[7] CO=$auto$alumacc.cc:474:replace_alu$3424.C[8] I0=init_delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[8] O=$0\init_delay[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[8] CO=$auto$alumacc.cc:474:replace_alu$3424.C[9] I0=init_delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3424.C[9] O=$0\init_delay[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3424.C[9] CO=$auto$alumacc.cc:474:replace_alu$3424.C[10] I0=init_delay[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:120|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$true I3=$true O=$abc$11024$sub$microsd.v:177$13_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$3427.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3427.C[5] O=$abc$11024$sub$microsd.v:177$13_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3427.C[5] CO=$auto$alumacc.cc:474:replace_alu$3427.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3427.C[6] O=$abc$11024$sub$microsd.v:177$13_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:177|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$false I3=$true O=$abc$11024$sub$microsd.v:235$29_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$3430.C[2] I0=data_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3430.C[2] O=$abc$11024$sub$microsd.v:235$29_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3430.C[2] CO=$auto$alumacc.cc:474:replace_alu$3430.C[3] I0=data_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3430.C[3] O=$abc$11024$sub$microsd.v:235$29_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3430.C[3] CO=$auto$alumacc.cc:474:replace_alu$3430.C[4] I0=data_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3430.C[4] O=$abc$11024$sub$microsd.v:235$29_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3430.C[4] CO=$auto$alumacc.cc:474:replace_alu$3430.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3430.C[5] O=$abc$11024$sub$microsd.v:235$29_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3430.C[5] CO=$auto$alumacc.cc:474:replace_alu$3430.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3430.C[6] O=$abc$11024$sub$microsd.v:235$29_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:235|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[0] I2=$false I3=$true O=$abc$11024$sub$microsd.v:309$37_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$3433.C[2] I0=sd_cmd_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3433.C[2] O=$abc$11024$sub$microsd.v:309$37_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3433.C[2] CO=$auto$alumacc.cc:474:replace_alu$3433.C[3] I0=sd_cmd_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3433.C[3] O=$abc$11024$sub$microsd.v:309$37_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3433.C[3] CO=$auto$alumacc.cc:474:replace_alu$3433.C[4] I0=sd_cmd_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3433.C[4] O=$abc$11024$sub$microsd.v:309$37_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3433.C[4] CO=$auto$alumacc.cc:474:replace_alu$3433.C[5] I0=sd_cmd_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3433.C[5] O=$abc$11024$sub$microsd.v:309$37_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:309|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=resp_delay[0] I2=$false I3=$true O=$abc$11024$sub$microsd.v:356$43_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resp_delay[0] CO=$auto$alumacc.cc:474:replace_alu$3436.C[2] I0=resp_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3436.C[2] O=$abc$11024$sub$microsd.v:356$43_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3436.C[2] CO=$auto$alumacc.cc:474:replace_alu$3436.C[3] I0=resp_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3436.C[3] O=$abc$11024$sub$microsd.v:356$43_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3436.C[3] CO=$auto$alumacc.cc:474:replace_alu$3436.C[4] I0=resp_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3436.C[4] O=$abc$11024$sub$microsd.v:356$43_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3436.C[4] CO=$auto$alumacc.cc:474:replace_alu$3436.C[5] I0=resp_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3436.C[5] O=$abc$11024$sub$microsd.v:356$43_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:356|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$false I3=$true O=$abc$11024$auto$wreduce.cc:455:run$3397[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$3439.C[2] I0=sd_cmd_resp_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3439.C[2] O=$abc$11024$auto$wreduce.cc:455:run$3397[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3439.C[2] CO=$auto$alumacc.cc:474:replace_alu$3439.C[3] I0=sd_cmd_resp_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3439.C[3] O=$abc$11024$auto$wreduce.cc:455:run$3397[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3439.C[3] CO=$auto$alumacc.cc:474:replace_alu$3439.C[4] I0=sd_cmd_resp_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3439.C[4] O=$abc$11024$auto$wreduce.cc:455:run$3397[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3439.C[4] CO=$auto$alumacc.cc:474:replace_alu$3439.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3439.C[5] O=$abc$11024$auto$wreduce.cc:455:run$3397[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:365|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$true I3=$true O=$abc$11024$auto$wreduce.cc:455:run$3398[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:404|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$3442.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:404|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3442.C[5] O=$abc$11024$auto$wreduce.cc:455:run$3398[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:404|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=cmd E=$abc$11024$auto$rtlil.cc:1832:Not$3368 Y=CMD
.attr src "microsd.v:500"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10931 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10932
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$11024$procmux$3339_Y[1] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9119 Q=resp_delay[1] R=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10919 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10920
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$11024$procmux$3339_Y[3] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080 Q=resp_delay[3] R=$abc$11024$auto$simplemap.cc:250:simplemap_eqne$3760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10923 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10924
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10935 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9080 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10936
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_clk[0:0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9213 Q=sd_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10927 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9219 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10928
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][1] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][2] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][3] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][4] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][5] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][6] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][7] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][8] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][9] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][10] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][11] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][12] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][13] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][14] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][15] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][16] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][17] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][18] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][19] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][20] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][21] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][22] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][23] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][24] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][25] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][26] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][27] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][28] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][29] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][30] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][31] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][32] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][33] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][34] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][35] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][36] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][37] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][38] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][39] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][40] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][41] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][42] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][43] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][44] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][45] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][46] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][47] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9225 Q=sd_cmd_resp[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10939 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10940
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10943 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10944
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10947 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10948
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10951 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10952
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr[5:0][4] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513 Q=sd_cmd_resp_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10955 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9513 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10956
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_read[0:0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9549 Q=cmd_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$9570 Q=sd_cmd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][1] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][2] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][3] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][4] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][5] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][6] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][7] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$9574 Q=sd_cmd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][38] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][38] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][46] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10011 Q=sd_cmd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10959 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10960
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10963 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10964
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10967 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10968
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10971 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10972
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_ptr[5:0][4] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376 Q=sd_cmd_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10975 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10376 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10976
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10412 Q=sd_mem_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][1] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10412 Q=sd_mem_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][2] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10412 Q=sd_mem_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][3] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10412 Q=sd_mem_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10979 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10980
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10983 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10984
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10987 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10988
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10991 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10992
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][4] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=data_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10995 E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$10996
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][6] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10451 Q=data_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][1] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][2] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][3] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][1] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][2] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][3] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][4] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][5] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][6] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][7] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10569 Q=crc_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:127|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][0] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][1] E=$abc$11024$auto$dff2dffe.cc:175:make_patterns_logic$10662 Q=init_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][2] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][3] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$11024$auto$ice40_ffinit.cc:140:execute$10999 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$11000
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][5] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$11024$auto$ice40_ffinit.cc:140:execute$11003 E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=$abc$11024$auto$ice40_ffinit.cc:141:execute$11004
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][7] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][8] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][9] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][10] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][11] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][12] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][13] E=$abc$11024$auto$dff2dffe.cc:158:make_patterns_logic$10641 Q=init_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:115|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[0] Q=clkdiv[0] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$11024$add$microsd.v:108$3_Y[1] E=clkdiv[0] Q=clkdiv[1] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[2] Q=clkdiv[2] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[3] Q=clkdiv[3] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[4] Q=clkdiv[4] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[5] Q=clkdiv[5] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:108$3_Y[6] Q=clkdiv[6] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\one_hundredkhz[0:0] Q=one_hundredkhz
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:99|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $true $0\sd_cmd[47:0][0]
1 1
.names $false $0\sd_cmd[47:0][8]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][9]
1 1
.names $false $0\sd_cmd[47:0][10]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][11]
1 1
.names $false $0\sd_cmd[47:0][12]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][13]
1 1
.names $false $0\sd_cmd[47:0][14]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][15]
1 1
.names $false $0\sd_cmd[47:0][17]
1 1
.names $false $0\sd_cmd[47:0][18]
1 1
.names $false $0\sd_cmd[47:0][19]
1 1
.names $false $0\sd_cmd[47:0][20]
1 1
.names $false $0\sd_cmd[47:0][21]
1 1
.names $false $0\sd_cmd[47:0][22]
1 1
.names $false $0\sd_cmd[47:0][23]
1 1
.names $false $0\sd_cmd[47:0][24]
1 1
.names $false $0\sd_cmd[47:0][25]
1 1
.names $false $0\sd_cmd[47:0][26]
1 1
.names $false $0\sd_cmd[47:0][27]
1 1
.names $0\sd_cmd[47:0][38] $0\sd_cmd[47:0][28]
1 1
.names $false $0\sd_cmd[47:0][29]
1 1
.names $false $0\sd_cmd[47:0][30]
1 1
.names $false $0\sd_cmd[47:0][31]
1 1
.names $false $0\sd_cmd[47:0][32]
1 1
.names $false $0\sd_cmd[47:0][33]
1 1
.names $false $0\sd_cmd[47:0][34]
1 1
.names $false $0\sd_cmd[47:0][35]
1 1
.names $false $0\sd_cmd[47:0][36]
1 1
.names $false $0\sd_cmd[47:0][37]
1 1
.names $false $0\sd_cmd[47:0][39]
1 1
.names $0\sd_cmd[47:0][45] $0\sd_cmd[47:0][40]
1 1
.names $0\sd_cmd[47:0][44] $0\sd_cmd[47:0][41]
1 1
.names $0\sd_cmd[47:0][44] $0\sd_cmd[47:0][42]
1 1
.names $false $0\sd_cmd[47:0][47]
1 1
.names $abc$11024$add$microsd.v:108$3_Y[1] $add$microsd.v:108$3_Y[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$3421.C[0]
1 1
.names clkdiv[0] $auto$alumacc.cc:474:replace_alu$3421.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3424.C[0]
1 1
.names init_delay[0] $auto$alumacc.cc:474:replace_alu$3424.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3427.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3427.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3427.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3427.C[3]
1 1
.names data_ptr[3] $auto$alumacc.cc:474:replace_alu$3427.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3430.C[0]
1 1
.names data_ptr[0] $auto$alumacc.cc:474:replace_alu$3430.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3433.C[0]
1 1
.names sd_cmd_ptr[0] $auto$alumacc.cc:474:replace_alu$3433.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3436.C[0]
1 1
.names resp_delay[0] $auto$alumacc.cc:474:replace_alu$3436.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3439.C[0]
1 1
.names sd_cmd_resp_ptr[0] $auto$alumacc.cc:474:replace_alu$3439.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3442.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3442.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3442.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$3442.C[3]
1 1
.names sd_cmd_resp_ptr[3] $auto$alumacc.cc:474:replace_alu$3442.C[4]
1 1
.names $true DAT[0]
1 1
.names $true DAT[1]
1 1
.names $true DAT[2]
1 1
.names $true DAT[3]
1 1
.names $false LED
1 1
.names sd_clk SD_CLK
1 1
.names $false crc_counter[0]
1 1
.names $false crc_counter[1]
1 1
.names $false crc_counter[2]
1 1
.names $false crc_counter[3]
1 1
.names $false crc_counter[4]
1 1
.names $false crc_counter[5]
1 1
.names $false crc_counter[6]
1 1
.names $false crc_counter[7]
1 1
.names $true dat[0]
1 1
.names $true dat[1]
1 1
.names $true dat[2]
1 1
.names $true dat[3]
1 1
.names $false dat_read
1 1
.names $false led
1 1
.end
