clk 1 std_logic bool
reset_bar 1 std_logic sc_logic
axi_read_ar_val 1 std_logic sc_logic
axi_read_ar_rdy 1 std_logic sc_logic
axi_read_ar_msg 44 std_logic_vector sc_lv
axi_read_r_val 1 std_logic sc_logic
axi_read_r_rdy 1 std_logic sc_logic
axi_read_r_msg 71 std_logic_vector sc_lv
axi_write_aw_val 1 std_logic sc_logic
axi_write_aw_rdy 1 std_logic sc_logic
axi_write_aw_msg 44 std_logic_vector sc_lv
axi_write_w_val 1 std_logic sc_logic
axi_write_w_rdy 1 std_logic sc_logic
axi_write_w_msg 73 std_logic_vector sc_lv
axi_write_b_val 1 std_logic sc_logic
axi_write_b_rdy 1 std_logic sc_logic
axi_write_b_msg 6 std_logic_vector sc_lv
