

================================================================
== Vitis HLS Report for 'node10'
================================================================
* Date:           Wed Sep 25 12:54:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.876 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4101|     4101|  13.656 us|  13.656 us|  4101|  4101|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop23_loop24  |     4099|     4099|         5|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      118|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      118|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U18  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln265_fu_74_p2         |         +|   0|  0|  20|          13|           1|
    |ap_condition_116           |       and|   0|  0|   2|           1|           1|
    |icmp_ln265_fu_68_p2        |      icmp|   0|  0|  21|          13|          14|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln272_fu_89_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  81|          31|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |indvar_flatten_fu_38                  |   9|          2|   13|         26|
    |v161_blk_n                            |   9|          2|    1|          2|
    |v163_blk_n                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   30|         60|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_38              |  13|   0|   13|          0|
    |select_ln272_reg_118              |  32|   0|   32|          0|
    |v163_read_reg_107                 |  32|   0|   32|          0|
    |v163_read_reg_107_pp0_iter2_reg   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node10|  return value|
|v163_dout            |   in|   32|     ap_fifo|          v163|       pointer|
|v163_num_data_valid  |   in|   13|     ap_fifo|          v163|       pointer|
|v163_fifo_cap        |   in|   13|     ap_fifo|          v163|       pointer|
|v163_empty_n         |   in|    1|     ap_fifo|          v163|       pointer|
|v163_read            |  out|    1|     ap_fifo|          v163|       pointer|
|v161_din             |  out|   32|     ap_fifo|          v161|       pointer|
|v161_num_data_valid  |   in|   13|     ap_fifo|          v161|       pointer|
|v161_fifo_cap        |   in|   13|     ap_fifo|          v161|       pointer|
|v161_full_n          |   in|    1|     ap_fifo|          v161|       pointer|
|v161_write           |  out|    1|     ap_fifo|          v161|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

