{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707533796064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707533796069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 18:56:35 2024 " "Processing started: Fri Feb 09 18:56:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707533796069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533796069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533796069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707533796474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707533796474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1/synthesis/lab1.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_irq_mapper " "Found entity 1: lab1_irq_mapper" {  } { { "lab1/synthesis/submodules/lab1_irq_mapper.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0 " "Found entity 1: lab1_mm_interconnect_0" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab1_mm_interconnect_0_avalon_st_adapter" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab1_mm_interconnect_0_rsp_mux_001" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802546 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_rsp_mux " "Found entity 1: lab1_mm_interconnect_0_rsp_mux" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_rsp_demux " "Found entity 1: lab1_mm_interconnect_0_rsp_demux" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab1_mm_interconnect_0_cmd_mux_002" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_cmd_mux " "Found entity 1: lab1_mm_interconnect_0_cmd_mux" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab1_mm_interconnect_0_cmd_demux_001" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_cmd_demux " "Found entity 1: lab1_mm_interconnect_0_cmd_demux" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab1_mm_interconnect_0_router_004_default_decode" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802562 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_mm_interconnect_0_router_004 " "Found entity 2: lab1_mm_interconnect_0_router_004" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab1_mm_interconnect_0_router_002_default_decode" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802564 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_mm_interconnect_0_router_002 " "Found entity 2: lab1_mm_interconnect_0_router_002" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab1_mm_interconnect_0_router_001_default_decode" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802567 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_mm_interconnect_0_router_001 " "Found entity 2: lab1_mm_interconnect_0_router_001" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707533802568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_mm_interconnect_0_router_default_decode " "Found entity 1: lab1_mm_interconnect_0_router_default_decode" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802569 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_mm_interconnect_0_router " "Found entity 2: lab1_mm_interconnect_0_router" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_sysid_qsys_0 " "Found entity 1: lab1_sysid_qsys_0" {  } { { "lab1/synthesis/submodules/lab1_sysid_qsys_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_onchip_memory2_0 " "Found entity 1: lab1_onchip_memory2_0" {  } { { "lab1/synthesis/submodules/lab1_onchip_memory2_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_nios2_gen2_0 " "Found entity 1: lab1_nios2_gen2_0" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab1_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab1_nios2_gen2_0_cpu " "Found entity 21: lab1_nios2_gen2_0_cpu" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab1_nios2_gen2_0_cpu_test_bench" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1/synthesis/submodules/lab1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab1/synthesis/submodules/lab1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab1_jtag_uart_0_sim_scfifo_w" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802623 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_jtag_uart_0_scfifo_w " "Found entity 2: lab1_jtag_uart_0_scfifo_w" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802623 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab1_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab1_jtag_uart_0_sim_scfifo_r" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802623 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab1_jtag_uart_0_scfifo_r " "Found entity 4: lab1_jtag_uart_0_scfifo_r" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802623 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab1_jtag_uart_0 " "Found entity 5: lab1_jtag_uart_0" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707533802673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_jtag_uart_0 lab1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab1_jtag_uart_0\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\"" {  } { { "lab1/synthesis/lab1.v" "jtag_uart_0" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_jtag_uart_0_scfifo_w lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w " "Elaborating entity \"lab1_jtag_uart_0_scfifo_w\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\"" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "the_lab1_jtag_uart_0_scfifo_w" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "wfifo" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533802818 ""}  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533802818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Collin/Desktop/332/lab1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Collin/Desktop/332/lab1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533802970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533802970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Collin/Desktop/332/lab1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_jtag_uart_0_scfifo_r lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r " "Elaborating entity \"lab1_jtag_uart_0_scfifo_r\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r\"" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "the_lab1_jtag_uart_0_scfifo_r" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533802984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "lab1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803178 ""}  } { { "lab1/synthesis/submodules/lab1_jtag_uart_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533803178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0 lab1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab1_nios2_gen2_0\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab1/synthesis/lab1.v" "nios2_gen2_0" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab1_nios2_gen2_0_cpu\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0.v" "cpu" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_test_bench lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_test_bench:the_lab1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_test_bench:the_lab1_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_register_bank_a_module lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "lab1_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803743 ""}  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533803743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533803778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533803778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_register_bank_b_module lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "lab1_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_debug lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_debug:the_lab1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533803857 ""}  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533803857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_break lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_break:the_lab1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_xbrk lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_dbrk lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_itrace lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_dtrace lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_td_mode lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab1_nios2_gen2_0_cpu_nios2_oci_td_mode:lab1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab1_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab1_nios2_gen2_0_cpu_nios2_oci_td_mode:lab1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "lab1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_fifo lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\|lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\|lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo\|lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_pib lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_pib:the_lab1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_pib:the_lab1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533803995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_oci_im lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_im:the_lab1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_oci_im:the_lab1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_avalon_reg lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_nios2_ocimem lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_ociram_sp_ram_module lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "lab1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804066 ""}  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533804066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533804097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533804097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem\|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_debug_slave_wrapper lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" "the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_debug_slave_tck lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|lab1_nios2_gen2_0_cpu_debug_slave_tck:the_lab1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab1_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_nios2_gen2_0_cpu_debug_slave_sysclk lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|lab1_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab1_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804212 ""}  } { { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533804212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab1_nios2_gen2_0:nios2_gen2_0\|lab1_nios2_gen2_0_cpu:cpu\|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci\|lab1_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_onchip_memory2_0 lab1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab1_onchip_memory2_0\" for hierarchy \"lab1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab1/synthesis/lab1.v" "onchip_memory2_0" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab1/synthesis/submodules/lab1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab1/synthesis/submodules/lab1_onchip_memory2_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1707533804262 ""}  } { { "lab1/synthesis/submodules/lab1_onchip_memory2_0.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1707533804262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mum1 " "Found entity 1: altsyncram_mum1" {  } { { "db/altsyncram_mum1.tdf" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/altsyncram_mum1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533804297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533804297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mum1 lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mum1:auto_generated " "Elaborating entity \"altsyncram_mum1\" for hierarchy \"lab1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_sysid_qsys_0 lab1_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab1_sysid_qsys_0\" for hierarchy \"lab1_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab1/synthesis/lab1.v" "sysid_qsys_0" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0 lab1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab1_mm_interconnect_0\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab1/synthesis/lab1.v" "mm_interconnect_0" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router:router " "Elaborating entity \"lab1_mm_interconnect_0_router\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router:router\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "router" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_default_decode lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router:router\|lab1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab1_mm_interconnect_0_router_default_decode\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router:router\|lab1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_001 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab1_mm_interconnect_0_router_001\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_001:router_001\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "router_001" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_001_default_decode lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_001:router_001\|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_001:router_001\|lab1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_002 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab1_mm_interconnect_0_router_002\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_002:router_002\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "router_002" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_002_default_decode lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_002:router_002\|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_002:router_002\|lab1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_004 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab1_mm_interconnect_0_router_004\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_004:router_004\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "router_004" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_router_004_default_decode lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_004:router_004\|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab1_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_router_004:router_004\|lab1_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_cmd_demux lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab1_mm_interconnect_0_cmd_demux\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_cmd_demux_001 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_cmd_mux lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab1_mm_interconnect_0_cmd_mux\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_cmd_mux_002 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_rsp_demux lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab1_mm_interconnect_0_rsp_demux\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_rsp_mux lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab1_mm_interconnect_0_rsp_mux\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_rsp_mux_001 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_avalon_st_adapter lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab1_mm_interconnect_0:mm_interconnect_0\|lab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/lab1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_irq_mapper lab1_irq_mapper:irq_mapper " "Elaborating entity \"lab1_irq_mapper\" for hierarchy \"lab1_irq_mapper:irq_mapper\"" {  } { { "lab1/synthesis/lab1.v" "irq_mapper" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "lab1/synthesis/lab1.v" "rst_controller" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "lab1/synthesis/lab1.v" "rst_controller_001" { Text "C:/Users/Collin/Desktop/332/lab1/lab1/synthesis/lab1.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533804813 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707533805244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.09.18:56:47 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2024.02.09.18:56:47 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533807617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533809534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533809646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533812216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533812277 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533812343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533812420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533812425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533812425 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707533813127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533813268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533813327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533813332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533813376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813435 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533813435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Collin/Desktop/332/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707533813482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533813482 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707533814832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533815325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707533815761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Collin/Desktop/332/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file C:/Users/Collin/Desktop/332/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533816020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707533817530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707533817530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1586 " "Implemented 1586 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707533817646 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707533817646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1435 " "Implemented 1435 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707533817646 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707533817646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707533817646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707533817674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 09 18:56:57 2024 " "Processing ended: Fri Feb 09 18:56:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707533817674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707533817674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707533817674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707533817674 ""}
