{"position": "Emulation Engineer", "company": "Intel Corporation", "profiles": ["Languages English Professional working proficiency German Native or bilingual proficiency French Elementary proficiency English Professional working proficiency German Native or bilingual proficiency French Elementary proficiency English Professional working proficiency German Native or bilingual proficiency French Elementary proficiency Professional working proficiency Native or bilingual proficiency Elementary proficiency Skills Semiconductors SoC ASIC Hardware Architecture Embedded Systems C System Verilog Processors Emulation System Design Optical Communications IC Verilog RTL design Testing Skills  Semiconductors SoC ASIC Hardware Architecture Embedded Systems C System Verilog Processors Emulation System Design Optical Communications IC Verilog RTL design Testing Semiconductors SoC ASIC Hardware Architecture Embedded Systems C System Verilog Processors Emulation System Design Optical Communications IC Verilog RTL design Testing Semiconductors SoC ASIC Hardware Architecture Embedded Systems C System Verilog Processors Emulation System Design Optical Communications IC Verilog RTL design Testing ", "Summary I am currently seeking opportunities in academia or industry to conduct world class peer reviewed research as a tenure-track professor, staff scientist, or postdoctoral researcher. \n \nSpecialties: Computer architecture, functional hardware verification, high performance computing, digital design, hardware emulation and prototyping, FPGA / ASIC design, natural language processing, engineering and computer science education, and diversity issues in science, technology, engineering, and mathematics (STEM) fields. Summary I am currently seeking opportunities in academia or industry to conduct world class peer reviewed research as a tenure-track professor, staff scientist, or postdoctoral researcher. \n \nSpecialties: Computer architecture, functional hardware verification, high performance computing, digital design, hardware emulation and prototyping, FPGA / ASIC design, natural language processing, engineering and computer science education, and diversity issues in science, technology, engineering, and mathematics (STEM) fields. I am currently seeking opportunities in academia or industry to conduct world class peer reviewed research as a tenure-track professor, staff scientist, or postdoctoral researcher. \n \nSpecialties: Computer architecture, functional hardware verification, high performance computing, digital design, hardware emulation and prototyping, FPGA / ASIC design, natural language processing, engineering and computer science education, and diversity issues in science, technology, engineering, and mathematics (STEM) fields. I am currently seeking opportunities in academia or industry to conduct world class peer reviewed research as a tenure-track professor, staff scientist, or postdoctoral researcher. \n \nSpecialties: Computer architecture, functional hardware verification, high performance computing, digital design, hardware emulation and prototyping, FPGA / ASIC design, natural language processing, engineering and computer science education, and diversity issues in science, technology, engineering, and mathematics (STEM) fields. Skills Software Development Functional Verification Computer Architecture Digital Circuit Design Mathematics Natural Language... Machine Learning Nanoelectronics Higher Education Diversity & Inclusion Mentoring Embedded Systems Skills  Software Development Functional Verification Computer Architecture Digital Circuit Design Mathematics Natural Language... Machine Learning Nanoelectronics Higher Education Diversity & Inclusion Mentoring Embedded Systems Software Development Functional Verification Computer Architecture Digital Circuit Design Mathematics Natural Language... Machine Learning Nanoelectronics Higher Education Diversity & Inclusion Mentoring Embedded Systems Software Development Functional Verification Computer Architecture Digital Circuit Design Mathematics Natural Language... Machine Learning Nanoelectronics Higher Education Diversity & Inclusion Mentoring Embedded Systems Education University of California, Irvine Doctor of Philosophy (Ph.D.) 2005  \u2013 2014 University of Notre Dame MS 1998  \u2013 2001 University of Alabama in Huntsville BSE 1996  \u2013 1998 Oakwood College BS 1993  \u2013 1998 University of California, Irvine Doctor of Philosophy (Ph.D.) 2005  \u2013 2014 University of California, Irvine Doctor of Philosophy (Ph.D.) 2005  \u2013 2014 University of California, Irvine Doctor of Philosophy (Ph.D.) 2005  \u2013 2014 University of Notre Dame MS 1998  \u2013 2001 University of Notre Dame MS 1998  \u2013 2001 University of Notre Dame MS 1998  \u2013 2001 University of Alabama in Huntsville BSE 1996  \u2013 1998 University of Alabama in Huntsville BSE 1996  \u2013 1998 University of Alabama in Huntsville BSE 1996  \u2013 1998 Oakwood College BS 1993  \u2013 1998 Oakwood College BS 1993  \u2013 1998 Oakwood College BS 1993  \u2013 1998 Honors & Awards ", "Summary Proven track record with over 20 years experience in ASIC, FPGA and board level hardware development for networking, storage and airborne computer systems. The designs have ranged from high volume ASICs for OEM markets to custom FPGAs and include many different aspects of hardware development from conception through manufacturing. The designs used industry standards such as PCI(x/Ex), SAS/SATA, RAID and ATM. Expertise includes: Project leadership, ASIC and FPGA logic design and synthesis, static timing analysis and board design. Instrumental in developing prototype systems using Cadence\u2019s Palladium and multiple FPGA boards. \nRecognized for exceptional people skills that facilitate working with diverse cultures, functional areas and across business levels. Strong team player with a very high desire to succeed and win. Specialties:\u25a0 Developed ASIC prototyping strategies using FPGAs and Cadence's Palladium platform. \n\u25a0 Key contributor for SCSI (Serial and Parallel), PCI(X/Ex) and Fibre Channel ASICs. \n\u25a0 Successful project leadership and design for complex high volume ASICs (standard products) \n\u25a0 Synopsys synthesis, static timing, equivalency checking Summary Proven track record with over 20 years experience in ASIC, FPGA and board level hardware development for networking, storage and airborne computer systems. The designs have ranged from high volume ASICs for OEM markets to custom FPGAs and include many different aspects of hardware development from conception through manufacturing. The designs used industry standards such as PCI(x/Ex), SAS/SATA, RAID and ATM. Expertise includes: Project leadership, ASIC and FPGA logic design and synthesis, static timing analysis and board design. Instrumental in developing prototype systems using Cadence\u2019s Palladium and multiple FPGA boards. \nRecognized for exceptional people skills that facilitate working with diverse cultures, functional areas and across business levels. Strong team player with a very high desire to succeed and win. Specialties:\u25a0 Developed ASIC prototyping strategies using FPGAs and Cadence's Palladium platform. \n\u25a0 Key contributor for SCSI (Serial and Parallel), PCI(X/Ex) and Fibre Channel ASICs. \n\u25a0 Successful project leadership and design for complex high volume ASICs (standard products) \n\u25a0 Synopsys synthesis, static timing, equivalency checking Proven track record with over 20 years experience in ASIC, FPGA and board level hardware development for networking, storage and airborne computer systems. The designs have ranged from high volume ASICs for OEM markets to custom FPGAs and include many different aspects of hardware development from conception through manufacturing. The designs used industry standards such as PCI(x/Ex), SAS/SATA, RAID and ATM. Expertise includes: Project leadership, ASIC and FPGA logic design and synthesis, static timing analysis and board design. Instrumental in developing prototype systems using Cadence\u2019s Palladium and multiple FPGA boards. \nRecognized for exceptional people skills that facilitate working with diverse cultures, functional areas and across business levels. Strong team player with a very high desire to succeed and win. Specialties:\u25a0 Developed ASIC prototyping strategies using FPGAs and Cadence's Palladium platform. \n\u25a0 Key contributor for SCSI (Serial and Parallel), PCI(X/Ex) and Fibre Channel ASICs. \n\u25a0 Successful project leadership and design for complex high volume ASICs (standard products) \n\u25a0 Synopsys synthesis, static timing, equivalency checking Proven track record with over 20 years experience in ASIC, FPGA and board level hardware development for networking, storage and airborne computer systems. The designs have ranged from high volume ASICs for OEM markets to custom FPGAs and include many different aspects of hardware development from conception through manufacturing. The designs used industry standards such as PCI(x/Ex), SAS/SATA, RAID and ATM. Expertise includes: Project leadership, ASIC and FPGA logic design and synthesis, static timing analysis and board design. Instrumental in developing prototype systems using Cadence\u2019s Palladium and multiple FPGA boards. \nRecognized for exceptional people skills that facilitate working with diverse cultures, functional areas and across business levels. Strong team player with a very high desire to succeed and win. Specialties:\u25a0 Developed ASIC prototyping strategies using FPGAs and Cadence's Palladium platform. \n\u25a0 Key contributor for SCSI (Serial and Parallel), PCI(X/Ex) and Fibre Channel ASICs. \n\u25a0 Successful project leadership and design for complex high volume ASICs (standard products) \n\u25a0 Synopsys synthesis, static timing, equivalency checking Experience Emulation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Fort Collins, Colorado Area Principal Engineer LSI, an Avago Technologies Company September 2011  \u2013  August 2013  (2 years) Fort Collins, Colorado Area Serial Protocol Engineer Staff HW Engineer Avago Technologies 2010  \u2013  September 2011  (1 year) \u25a0 Logic design, verification and FPGA prototyping for a capacitive touch screen controller used in smart phone applications.  \n\u25a0 Designed reusable modules that included a cartesian to polar converter using a CORDIC function, median filter using a linked list and haptics module. Staff HW Engineer LSI 1997  \u2013  2010  (13 years) Fort Collins, Colorado \u25a0 Designs included bus topologies using PCIe, PCI(x), ARM AXI/AHB, SAS and Fibre Channel. \n\u25a0 Designed internal and external memory interfaces to internal DRAM, DDR, SRAM and flash. DRAM designs included ECC data protection/correction. Designs and testbenches were parameterized for flexibility and reuse. \n\u25a0 Develop and supported FPGA prototyping systems for large ASICs requiring multiple FPGAs. External interfaces included PCIe, PCI(x), SAS/SATA/FC, DDR, SRAM and miscellaneous logic. \n\u25a0 Developed and supported Cadence\u2019s Palladium prototyping platform to model internal logic and connections to external interfaces using Palladium\u2019s Speedbridge. The models included ARM processors and executed real time operating systems along with internally developed FW. \n\u25a0 Designed block level memory protection for SCSI DIF (data integrity field) and ECC control logic. Additional designs included frame scheduler and arbiter. \n\u25a0 Synthesized and verified designs using Synopsys\u2019 Design Compiler, Primetime, Formality and Cadence\u2019s Conformal. Additional tools included 0-In clock crossing, Spyglass lint and Cadence\u2019s HAL. \n\u25a0 RTL verification using Cadence and Mentor tools including System Verilog OVM support. \n\u25a0 Used and familiar with ICE (in-circuit emulators) for ARM based systems. \n\u25a0 Initiated a product yield enhancement with an estimated savings of $500K Senior HW Engineer Switched Network Tech 1995  \u2013  1997  (2 years) Greater Minneapolis-St. Paul Area \u25a0 Project Lead -Definition and design of high performance network interface card for Asynchronous Transfer Mode, switch port module and hub module. \n\u25a0 Logic design included embedded PCI target, EDO Dram and SRAM controllers, i960 to i960 bridge and optical interface. The logic was implemented in VHDL with a FPGA target. \n\u25a0 Hardware development environment setup, including CAD, tool and lab equipment selection. Senior HW Engineer Network Systems Corp 1992  \u2013  1995  (3 years) Greater Minneapolis-St. Paul Area \u25a0 Project Lead - Definition and design of an ATM data filter at line rate (155 Mbps) with encryption.  \n\u25a0 Core team leader for the definition and design of an ATM interface card for a large network router. My tasks involved a DMA controller and proprietary bus interface (TDM). Hardware Engineer Unisys/Sperry 1985  \u2013  1992  (7 years) Greater Minneapolis-St. Paul Area \u25a0 VME, VSB and proprietary bus designs for airborne computer systems with functions including network interface, bus bridges, memory, cache memory and display monitor cards. \n\u25a0 Developed software and hardware for a PC based VME and VSB hardware emulator that resulted in a significant reduction in design checkout. Emulation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Fort Collins, Colorado Area Emulation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Fort Collins, Colorado Area Principal Engineer LSI, an Avago Technologies Company September 2011  \u2013  August 2013  (2 years) Fort Collins, Colorado Area Serial Protocol Engineer Principal Engineer LSI, an Avago Technologies Company September 2011  \u2013  August 2013  (2 years) Fort Collins, Colorado Area Serial Protocol Engineer Staff HW Engineer Avago Technologies 2010  \u2013  September 2011  (1 year) \u25a0 Logic design, verification and FPGA prototyping for a capacitive touch screen controller used in smart phone applications.  \n\u25a0 Designed reusable modules that included a cartesian to polar converter using a CORDIC function, median filter using a linked list and haptics module. Staff HW Engineer Avago Technologies 2010  \u2013  September 2011  (1 year) \u25a0 Logic design, verification and FPGA prototyping for a capacitive touch screen controller used in smart phone applications.  \n\u25a0 Designed reusable modules that included a cartesian to polar converter using a CORDIC function, median filter using a linked list and haptics module. Staff HW Engineer LSI 1997  \u2013  2010  (13 years) Fort Collins, Colorado \u25a0 Designs included bus topologies using PCIe, PCI(x), ARM AXI/AHB, SAS and Fibre Channel. \n\u25a0 Designed internal and external memory interfaces to internal DRAM, DDR, SRAM and flash. DRAM designs included ECC data protection/correction. Designs and testbenches were parameterized for flexibility and reuse. \n\u25a0 Develop and supported FPGA prototyping systems for large ASICs requiring multiple FPGAs. External interfaces included PCIe, PCI(x), SAS/SATA/FC, DDR, SRAM and miscellaneous logic. \n\u25a0 Developed and supported Cadence\u2019s Palladium prototyping platform to model internal logic and connections to external interfaces using Palladium\u2019s Speedbridge. The models included ARM processors and executed real time operating systems along with internally developed FW. \n\u25a0 Designed block level memory protection for SCSI DIF (data integrity field) and ECC control logic. Additional designs included frame scheduler and arbiter. \n\u25a0 Synthesized and verified designs using Synopsys\u2019 Design Compiler, Primetime, Formality and Cadence\u2019s Conformal. Additional tools included 0-In clock crossing, Spyglass lint and Cadence\u2019s HAL. \n\u25a0 RTL verification using Cadence and Mentor tools including System Verilog OVM support. \n\u25a0 Used and familiar with ICE (in-circuit emulators) for ARM based systems. \n\u25a0 Initiated a product yield enhancement with an estimated savings of $500K Staff HW Engineer LSI 1997  \u2013  2010  (13 years) Fort Collins, Colorado \u25a0 Designs included bus topologies using PCIe, PCI(x), ARM AXI/AHB, SAS and Fibre Channel. \n\u25a0 Designed internal and external memory interfaces to internal DRAM, DDR, SRAM and flash. DRAM designs included ECC data protection/correction. Designs and testbenches were parameterized for flexibility and reuse. \n\u25a0 Develop and supported FPGA prototyping systems for large ASICs requiring multiple FPGAs. External interfaces included PCIe, PCI(x), SAS/SATA/FC, DDR, SRAM and miscellaneous logic. \n\u25a0 Developed and supported Cadence\u2019s Palladium prototyping platform to model internal logic and connections to external interfaces using Palladium\u2019s Speedbridge. The models included ARM processors and executed real time operating systems along with internally developed FW. \n\u25a0 Designed block level memory protection for SCSI DIF (data integrity field) and ECC control logic. Additional designs included frame scheduler and arbiter. \n\u25a0 Synthesized and verified designs using Synopsys\u2019 Design Compiler, Primetime, Formality and Cadence\u2019s Conformal. Additional tools included 0-In clock crossing, Spyglass lint and Cadence\u2019s HAL. \n\u25a0 RTL verification using Cadence and Mentor tools including System Verilog OVM support. \n\u25a0 Used and familiar with ICE (in-circuit emulators) for ARM based systems. \n\u25a0 Initiated a product yield enhancement with an estimated savings of $500K Senior HW Engineer Switched Network Tech 1995  \u2013  1997  (2 years) Greater Minneapolis-St. Paul Area \u25a0 Project Lead -Definition and design of high performance network interface card for Asynchronous Transfer Mode, switch port module and hub module. \n\u25a0 Logic design included embedded PCI target, EDO Dram and SRAM controllers, i960 to i960 bridge and optical interface. The logic was implemented in VHDL with a FPGA target. \n\u25a0 Hardware development environment setup, including CAD, tool and lab equipment selection. Senior HW Engineer Switched Network Tech 1995  \u2013  1997  (2 years) Greater Minneapolis-St. Paul Area \u25a0 Project Lead -Definition and design of high performance network interface card for Asynchronous Transfer Mode, switch port module and hub module. \n\u25a0 Logic design included embedded PCI target, EDO Dram and SRAM controllers, i960 to i960 bridge and optical interface. The logic was implemented in VHDL with a FPGA target. \n\u25a0 Hardware development environment setup, including CAD, tool and lab equipment selection. Senior HW Engineer Network Systems Corp 1992  \u2013  1995  (3 years) Greater Minneapolis-St. Paul Area \u25a0 Project Lead - Definition and design of an ATM data filter at line rate (155 Mbps) with encryption.  \n\u25a0 Core team leader for the definition and design of an ATM interface card for a large network router. My tasks involved a DMA controller and proprietary bus interface (TDM). Senior HW Engineer Network Systems Corp 1992  \u2013  1995  (3 years) Greater Minneapolis-St. Paul Area \u25a0 Project Lead - Definition and design of an ATM data filter at line rate (155 Mbps) with encryption.  \n\u25a0 Core team leader for the definition and design of an ATM interface card for a large network router. My tasks involved a DMA controller and proprietary bus interface (TDM). Hardware Engineer Unisys/Sperry 1985  \u2013  1992  (7 years) Greater Minneapolis-St. Paul Area \u25a0 VME, VSB and proprietary bus designs for airborne computer systems with functions including network interface, bus bridges, memory, cache memory and display monitor cards. \n\u25a0 Developed software and hardware for a PC based VME and VSB hardware emulator that resulted in a significant reduction in design checkout. Hardware Engineer Unisys/Sperry 1985  \u2013  1992  (7 years) Greater Minneapolis-St. Paul Area \u25a0 VME, VSB and proprietary bus designs for airborne computer systems with functions including network interface, bus bridges, memory, cache memory and display monitor cards. \n\u25a0 Developed software and hardware for a PC based VME and VSB hardware emulator that resulted in a significant reduction in design checkout. Education University of Minnesota - Carlson School of Management MBA 1989  \u2013 1991 The University of North Dakota BSEE 1981  \u2013 1985 The University of North Dakota BSCS 1981  \u2013 1985 University of Minnesota - Carlson School of Management MBA 1989  \u2013 1991 University of Minnesota - Carlson School of Management MBA 1989  \u2013 1991 University of Minnesota - Carlson School of Management MBA 1989  \u2013 1991 The University of North Dakota BSEE 1981  \u2013 1985 The University of North Dakota BSEE 1981  \u2013 1985 The University of North Dakota BSEE 1981  \u2013 1985 The University of North Dakota BSCS 1981  \u2013 1985 The University of North Dakota BSCS 1981  \u2013 1985 The University of North Dakota BSCS 1981  \u2013 1985 ", "Languages English French English French English French Skills RTOS RTL design Embedded Systems Device Drivers Firmware FPGA Embedded Software VHDL Assembly Verilog I2C SPI Perl Wireless C Systems Engineering VxWorks Hardware Development Tools C++ Process Development Engineering CVS UML Product Development Python Mercurial Systems Analysis Xilinx ASIC Debugging Hardware Architecture SystemC TLM SoC Digital Signal... Systems Design Software Engineering See 23+ \u00a0 \u00a0 See less Skills  RTOS RTL design Embedded Systems Device Drivers Firmware FPGA Embedded Software VHDL Assembly Verilog I2C SPI Perl Wireless C Systems Engineering VxWorks Hardware Development Tools C++ Process Development Engineering CVS UML Product Development Python Mercurial Systems Analysis Xilinx ASIC Debugging Hardware Architecture SystemC TLM SoC Digital Signal... Systems Design Software Engineering See 23+ \u00a0 \u00a0 See less RTOS RTL design Embedded Systems Device Drivers Firmware FPGA Embedded Software VHDL Assembly Verilog I2C SPI Perl Wireless C Systems Engineering VxWorks Hardware Development Tools C++ Process Development Engineering CVS UML Product Development Python Mercurial Systems Analysis Xilinx ASIC Debugging Hardware Architecture SystemC TLM SoC Digital Signal... Systems Design Software Engineering See 23+ \u00a0 \u00a0 See less RTOS RTL design Embedded Systems Device Drivers Firmware FPGA Embedded Software VHDL Assembly Verilog I2C SPI Perl Wireless C Systems Engineering VxWorks Hardware Development Tools C++ Process Development Engineering CVS UML Product Development Python Mercurial Systems Analysis Xilinx ASIC Debugging Hardware Architecture SystemC TLM SoC Digital Signal... Systems Design Software Engineering See 23+ \u00a0 \u00a0 See less ", "Experience FPGA/Emulation Engineer Intel Corporation December 2014  \u2013 Present (9 months) FPGA/Emulation Engineer Intel Corporation December 2014  \u2013 Present (9 months) FPGA/Emulation Engineer Intel Corporation December 2014  \u2013 Present (9 months) Languages English Hindi Telugu English Hindi Telugu English Hindi Telugu Skills C C++ Pspice VHDL Verilog SystemVerilog Microcontrollers Embedded Systems Matlab Labview SoC FPGA Spectrum Analyzer Logic Analyzer Oscilloscope ModelSim Microsoft Office See 2+ \u00a0 \u00a0 See less Skills  C C++ Pspice VHDL Verilog SystemVerilog Microcontrollers Embedded Systems Matlab Labview SoC FPGA Spectrum Analyzer Logic Analyzer Oscilloscope ModelSim Microsoft Office See 2+ \u00a0 \u00a0 See less C C++ Pspice VHDL Verilog SystemVerilog Microcontrollers Embedded Systems Matlab Labview SoC FPGA Spectrum Analyzer Logic Analyzer Oscilloscope ModelSim Microsoft Office See 2+ \u00a0 \u00a0 See less C C++ Pspice VHDL Verilog SystemVerilog Microcontrollers Embedded Systems Matlab Labview SoC FPGA Spectrum Analyzer Logic Analyzer Oscilloscope ModelSim Microsoft Office See 2+ \u00a0 \u00a0 See less Education California State University-Northridge Master of Science (M.S.),  Digital And Computer Design 2012  \u2013 2014 Velagapudi Ramakrishna Siddhartha Engineering college Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2008  \u2013 2012 California State University-Northridge Master of Science (M.S.),  Digital And Computer Design 2012  \u2013 2014 California State University-Northridge Master of Science (M.S.),  Digital And Computer Design 2012  \u2013 2014 California State University-Northridge Master of Science (M.S.),  Digital And Computer Design 2012  \u2013 2014 Velagapudi Ramakrishna Siddhartha Engineering college Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2008  \u2013 2012 Velagapudi Ramakrishna Siddhartha Engineering college Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2008  \u2013 2012 Velagapudi Ramakrishna Siddhartha Engineering college Bachelor of Technology (B.Tech.),  Electronics and Communications Engineering 2008  \u2013 2012 ", "Experience Emulation Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Systems Engineer Intel Corporation July 2011  \u2013  December 2013  (2 years 6 months) Component Design Engineer Intel Corporation January 2006  \u2013  July 2011  (5 years 7 months) Firmware Engineer Hewlett-Packard May 1996  \u2013  May 2005  (9 years 1 month) Systems Software Engineer Synergex April 1994  \u2013  May 1996  (2 years 2 months) Emulation Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Emulation Engineer Intel Corporation December 2013  \u2013 Present (1 year 9 months) Systems Engineer Intel Corporation July 2011  \u2013  December 2013  (2 years 6 months) Systems Engineer Intel Corporation July 2011  \u2013  December 2013  (2 years 6 months) Component Design Engineer Intel Corporation January 2006  \u2013  July 2011  (5 years 7 months) Component Design Engineer Intel Corporation January 2006  \u2013  July 2011  (5 years 7 months) Firmware Engineer Hewlett-Packard May 1996  \u2013  May 2005  (9 years 1 month) Firmware Engineer Hewlett-Packard May 1996  \u2013  May 2005  (9 years 1 month) Systems Software Engineer Synergex April 1994  \u2013  May 1996  (2 years 2 months) Systems Software Engineer Synergex April 1994  \u2013  May 1996  (2 years 2 months) Skills Embedded Systems Debugging ASIC SoC Semiconductors Firmware RTL design Verilog Processors Directing Functional Verification Guitar PCIe VLSI C Embedded Software Perl C++ See 3+ \u00a0 \u00a0 See less Skills  Embedded Systems Debugging ASIC SoC Semiconductors Firmware RTL design Verilog Processors Directing Functional Verification Guitar PCIe VLSI C Embedded Software Perl C++ See 3+ \u00a0 \u00a0 See less Embedded Systems Debugging ASIC SoC Semiconductors Firmware RTL design Verilog Processors Directing Functional Verification Guitar PCIe VLSI C Embedded Software Perl C++ See 3+ \u00a0 \u00a0 See less Embedded Systems Debugging ASIC SoC Semiconductors Firmware RTL design Verilog Processors Directing Functional Verification Guitar PCIe VLSI C Embedded Software Perl C++ See 3+ \u00a0 \u00a0 See less ", "Skills Physical Design Place & Route Primetime Syntheyes FPGA Silicon Validation RTL design Verilog ASIC VLSI Static Timing Analysis Emulation Embedded Systems Debugging PCIe DRC LVS See 2+ \u00a0 \u00a0 See less Skills  Physical Design Place & Route Primetime Syntheyes FPGA Silicon Validation RTL design Verilog ASIC VLSI Static Timing Analysis Emulation Embedded Systems Debugging PCIe DRC LVS See 2+ \u00a0 \u00a0 See less Physical Design Place & Route Primetime Syntheyes FPGA Silicon Validation RTL design Verilog ASIC VLSI Static Timing Analysis Emulation Embedded Systems Debugging PCIe DRC LVS See 2+ \u00a0 \u00a0 See less Physical Design Place & Route Primetime Syntheyes FPGA Silicon Validation RTL design Verilog ASIC VLSI Static Timing Analysis Emulation Embedded Systems Debugging PCIe DRC LVS See 2+ \u00a0 \u00a0 See less ", "Summary \u2022 A professional Computer Engineer working as an Emulation Engineer with Intel Corp to help power the Intel next generation designs.  \n \n\u2022 Possess rich technical experience in VLSI chip designing, Embedded System Design and Computer system architecture with nearly three years of work experience in software development \n \nSpecialties: FPGA emulation, Electronic CAD design in C and C++, ASIC designing using Synopsys and Mentor Graphics tools, Device driver development using C and Verilog, Designing and analyzing algorithms using Matlab and GUI and web development Summary \u2022 A professional Computer Engineer working as an Emulation Engineer with Intel Corp to help power the Intel next generation designs.  \n \n\u2022 Possess rich technical experience in VLSI chip designing, Embedded System Design and Computer system architecture with nearly three years of work experience in software development \n \nSpecialties: FPGA emulation, Electronic CAD design in C and C++, ASIC designing using Synopsys and Mentor Graphics tools, Device driver development using C and Verilog, Designing and analyzing algorithms using Matlab and GUI and web development \u2022 A professional Computer Engineer working as an Emulation Engineer with Intel Corp to help power the Intel next generation designs.  \n \n\u2022 Possess rich technical experience in VLSI chip designing, Embedded System Design and Computer system architecture with nearly three years of work experience in software development \n \nSpecialties: FPGA emulation, Electronic CAD design in C and C++, ASIC designing using Synopsys and Mentor Graphics tools, Device driver development using C and Verilog, Designing and analyzing algorithms using Matlab and GUI and web development \u2022 A professional Computer Engineer working as an Emulation Engineer with Intel Corp to help power the Intel next generation designs.  \n \n\u2022 Possess rich technical experience in VLSI chip designing, Embedded System Design and Computer system architecture with nearly three years of work experience in software development \n \nSpecialties: FPGA emulation, Electronic CAD design in C and C++, ASIC designing using Synopsys and Mentor Graphics tools, Device driver development using C and Verilog, Designing and analyzing algorithms using Matlab and GUI and web development Experience Emulation Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Santa Clara, California Research, develop and deploy emulation tools/capabilities to help power the validation and debug of Intel's next-generation designs. Emulation Engineer Intel Corporation January 2011  \u2013  July 2012  (1 year 7 months) Folsom, California Research, develop and deploy emulation tools/capabilities to help power the validation and debug of Intel's next-generation designs. Software Engineer (Co-op) Philips Healthcare August 2009  \u2013  May 2010  (10 months) \u2022 Participate in designing a strategy to interface Matlab algorithms with C#.NET using Visual Studio & Matlab builder \n\u2022 Implemented C#.NET interfacing modules that references Matlab algorithms. Analyzed and adapted the Matlab algorithms accordingly to suit the interfacing requirements \n\u2022 Developed GUI tools in C#.NET that automates the file operations in build process when required to implement on scanner's host machine Software Engineer Satyam July 2006  \u2013  July 2008  (2 years 1 month) \u2022 Developed Websites in ASP.NET, C#.NET, VB.NET, ASP \n\u2022 Involved in resolving the client requests and maintaining effective client relationships \n\u2022 Performed application testing, unit testing, regression testing. \n\u2022 Created SQL stored procedures, and SQL queries for data extraction and data management \n\u2022 Developed Crystal reports during website development Emulation Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Santa Clara, California Research, develop and deploy emulation tools/capabilities to help power the validation and debug of Intel's next-generation designs. Emulation Engineer Intel Corporation August 2012  \u2013 Present (3 years 1 month) Santa Clara, California Research, develop and deploy emulation tools/capabilities to help power the validation and debug of Intel's next-generation designs. Emulation Engineer Intel Corporation January 2011  \u2013  July 2012  (1 year 7 months) Folsom, California Research, develop and deploy emulation tools/capabilities to help power the validation and debug of Intel's next-generation designs. Emulation Engineer Intel Corporation January 2011  \u2013  July 2012  (1 year 7 months) Folsom, California Research, develop and deploy emulation tools/capabilities to help power the validation and debug of Intel's next-generation designs. Software Engineer (Co-op) Philips Healthcare August 2009  \u2013  May 2010  (10 months) \u2022 Participate in designing a strategy to interface Matlab algorithms with C#.NET using Visual Studio & Matlab builder \n\u2022 Implemented C#.NET interfacing modules that references Matlab algorithms. Analyzed and adapted the Matlab algorithms accordingly to suit the interfacing requirements \n\u2022 Developed GUI tools in C#.NET that automates the file operations in build process when required to implement on scanner's host machine Software Engineer (Co-op) Philips Healthcare August 2009  \u2013  May 2010  (10 months) \u2022 Participate in designing a strategy to interface Matlab algorithms with C#.NET using Visual Studio & Matlab builder \n\u2022 Implemented C#.NET interfacing modules that references Matlab algorithms. Analyzed and adapted the Matlab algorithms accordingly to suit the interfacing requirements \n\u2022 Developed GUI tools in C#.NET that automates the file operations in build process when required to implement on scanner's host machine Software Engineer Satyam July 2006  \u2013  July 2008  (2 years 1 month) \u2022 Developed Websites in ASP.NET, C#.NET, VB.NET, ASP \n\u2022 Involved in resolving the client requests and maintaining effective client relationships \n\u2022 Performed application testing, unit testing, regression testing. \n\u2022 Created SQL stored procedures, and SQL queries for data extraction and data management \n\u2022 Developed Crystal reports during website development Software Engineer Satyam July 2006  \u2013  July 2008  (2 years 1 month) \u2022 Developed Websites in ASP.NET, C#.NET, VB.NET, ASP \n\u2022 Involved in resolving the client requests and maintaining effective client relationships \n\u2022 Performed application testing, unit testing, regression testing. \n\u2022 Created SQL stored procedures, and SQL queries for data extraction and data management \n\u2022 Developed Crystal reports during website development Languages English Full professional proficiency Telugu Native or bilingual proficiency Hindi Limited working proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Limited working proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Limited working proficiency Full professional proficiency Native or bilingual proficiency Limited working proficiency Skills Verilog VHDL Python C C++ Computer Architecture FPGA VLSI Algorithms Matlab Microcontrollers Device Drivers FPGA design using NEMS Asic Design Perl Skills  Verilog VHDL Python C C++ Computer Architecture FPGA VLSI Algorithms Matlab Microcontrollers Device Drivers FPGA design using NEMS Asic Design Perl Verilog VHDL Python C C++ Computer Architecture FPGA VLSI Algorithms Matlab Microcontrollers Device Drivers FPGA design using NEMS Asic Design Perl Verilog VHDL Python C C++ Computer Architecture FPGA VLSI Algorithms Matlab Microcontrollers Device Drivers FPGA design using NEMS Asic Design Perl Education Case Western Reserve University Masters,  Computer Engineering 2008  \u2013 2010 \u2022 Master\u2019s thesis is on \u201cDesign of ultra low power and ultra fast FPGA using Complimentary Nano Electromechanical Switch (CNEMS)\u201d.  \n\u2022 Implemented projects using industrial design tools \u2013 Xilinx ISE, ModelSim, Mentor Graphics ADK DAIC and ADK IC, Synopsys DCSH. Followed VLSI design steps \u2013 RTL description, functional verification, gate level synthesis, equivalence checking, layout generation, DRC and LVS checks, Spice level extraction. \n \n\u2022 Developed device drivers for PS2 Keyboard, SRAM, UART ports of Xilinx virtex II pro boards. Implemented FPGA design flow steps which include logic synthesis, technology mapping, and extraction of LUT based netlist and placement and routing. \n \nAreas of Interest: VLSI Systems, Embedded System Design, Computer System Architecture, Software Development, VLSI DSP, Design, timing and analysis of CNEMS Microprocessors and Microcontrollers; Osmania University Bachelors,  Electronics and Communication Engineering 2002  \u2013 2006 Developed TRANSULTIPLEXER that converts Time Division Multiplexed signals to Frequency Division Multiplexed Signals using MATLAB \n \nAreas of Interest: Digital Design, Embedded System Design, VLSI, Analog and Digital Communications, Software programming Case Western Reserve University Masters,  Computer Engineering 2008  \u2013 2010 \u2022 Master\u2019s thesis is on \u201cDesign of ultra low power and ultra fast FPGA using Complimentary Nano Electromechanical Switch (CNEMS)\u201d.  \n\u2022 Implemented projects using industrial design tools \u2013 Xilinx ISE, ModelSim, Mentor Graphics ADK DAIC and ADK IC, Synopsys DCSH. Followed VLSI design steps \u2013 RTL description, functional verification, gate level synthesis, equivalence checking, layout generation, DRC and LVS checks, Spice level extraction. \n \n\u2022 Developed device drivers for PS2 Keyboard, SRAM, UART ports of Xilinx virtex II pro boards. Implemented FPGA design flow steps which include logic synthesis, technology mapping, and extraction of LUT based netlist and placement and routing. \n \nAreas of Interest: VLSI Systems, Embedded System Design, Computer System Architecture, Software Development, VLSI DSP, Design, timing and analysis of CNEMS Microprocessors and Microcontrollers; Case Western Reserve University Masters,  Computer Engineering 2008  \u2013 2010 \u2022 Master\u2019s thesis is on \u201cDesign of ultra low power and ultra fast FPGA using Complimentary Nano Electromechanical Switch (CNEMS)\u201d.  \n\u2022 Implemented projects using industrial design tools \u2013 Xilinx ISE, ModelSim, Mentor Graphics ADK DAIC and ADK IC, Synopsys DCSH. Followed VLSI design steps \u2013 RTL description, functional verification, gate level synthesis, equivalence checking, layout generation, DRC and LVS checks, Spice level extraction. \n \n\u2022 Developed device drivers for PS2 Keyboard, SRAM, UART ports of Xilinx virtex II pro boards. Implemented FPGA design flow steps which include logic synthesis, technology mapping, and extraction of LUT based netlist and placement and routing. \n \nAreas of Interest: VLSI Systems, Embedded System Design, Computer System Architecture, Software Development, VLSI DSP, Design, timing and analysis of CNEMS Microprocessors and Microcontrollers; Case Western Reserve University Masters,  Computer Engineering 2008  \u2013 2010 \u2022 Master\u2019s thesis is on \u201cDesign of ultra low power and ultra fast FPGA using Complimentary Nano Electromechanical Switch (CNEMS)\u201d.  \n\u2022 Implemented projects using industrial design tools \u2013 Xilinx ISE, ModelSim, Mentor Graphics ADK DAIC and ADK IC, Synopsys DCSH. Followed VLSI design steps \u2013 RTL description, functional verification, gate level synthesis, equivalence checking, layout generation, DRC and LVS checks, Spice level extraction. \n \n\u2022 Developed device drivers for PS2 Keyboard, SRAM, UART ports of Xilinx virtex II pro boards. Implemented FPGA design flow steps which include logic synthesis, technology mapping, and extraction of LUT based netlist and placement and routing. \n \nAreas of Interest: VLSI Systems, Embedded System Design, Computer System Architecture, Software Development, VLSI DSP, Design, timing and analysis of CNEMS Microprocessors and Microcontrollers; Osmania University Bachelors,  Electronics and Communication Engineering 2002  \u2013 2006 Developed TRANSULTIPLEXER that converts Time Division Multiplexed signals to Frequency Division Multiplexed Signals using MATLAB \n \nAreas of Interest: Digital Design, Embedded System Design, VLSI, Analog and Digital Communications, Software programming Osmania University Bachelors,  Electronics and Communication Engineering 2002  \u2013 2006 Developed TRANSULTIPLEXER that converts Time Division Multiplexed signals to Frequency Division Multiplexed Signals using MATLAB \n \nAreas of Interest: Digital Design, Embedded System Design, VLSI, Analog and Digital Communications, Software programming Osmania University Bachelors,  Electronics and Communication Engineering 2002  \u2013 2006 Developed TRANSULTIPLEXER that converts Time Division Multiplexed signals to Frequency Division Multiplexed Signals using MATLAB \n \nAreas of Interest: Digital Design, Embedded System Design, VLSI, Analog and Digital Communications, Software programming ", "Experience Senior Software Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Folsom, CA Senior Emulation Engineer Intel Corporation June 2012  \u2013  2014  (2 years) Folsom, CA Design Engineer Intel Corporation May 2007  \u2013  2009  (2 years) Folsom, CA Emulation Engineer Intel Corporation June 2004  \u2013  2006  (2 years) Folsom, CA Intern Intel Corporation June 2002  \u2013  December 2002  (7 months) Intern Intel Corporation January 2001  \u2013  August 2001  (8 months) Folsom, CA Senior Software Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Folsom, CA Senior Software Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Folsom, CA Senior Emulation Engineer Intel Corporation June 2012  \u2013  2014  (2 years) Folsom, CA Senior Emulation Engineer Intel Corporation June 2012  \u2013  2014  (2 years) Folsom, CA Design Engineer Intel Corporation May 2007  \u2013  2009  (2 years) Folsom, CA Design Engineer Intel Corporation May 2007  \u2013  2009  (2 years) Folsom, CA Emulation Engineer Intel Corporation June 2004  \u2013  2006  (2 years) Folsom, CA Emulation Engineer Intel Corporation June 2004  \u2013  2006  (2 years) Folsom, CA Intern Intel Corporation June 2002  \u2013  December 2002  (7 months) Intern Intel Corporation June 2002  \u2013  December 2002  (7 months) Intern Intel Corporation January 2001  \u2013  August 2001  (8 months) Folsom, CA Intern Intel Corporation January 2001  \u2013  August 2001  (8 months) Folsom, CA Languages Portuguese Native or bilingual proficiency English Native or bilingual proficiency Spanish Elementary proficiency French Elementary proficiency Italian Elementary proficiency Portuguese Native or bilingual proficiency English Native or bilingual proficiency Spanish Elementary proficiency French Elementary proficiency Italian Elementary proficiency Portuguese Native or bilingual proficiency English Native or bilingual proficiency Spanish Elementary proficiency French Elementary proficiency Italian Elementary proficiency Native or bilingual proficiency Native or bilingual proficiency Elementary proficiency Elementary proficiency Elementary proficiency Skills Verilog ASIC SoC Semiconductors Debugging VLSI IC FPGA VHDL Embedded Systems RTL Design Python Perl C++ GPGPU Emulation Unix See 2+ \u00a0 \u00a0 See less Skills  Verilog ASIC SoC Semiconductors Debugging VLSI IC FPGA VHDL Embedded Systems RTL Design Python Perl C++ GPGPU Emulation Unix See 2+ \u00a0 \u00a0 See less Verilog ASIC SoC Semiconductors Debugging VLSI IC FPGA VHDL Embedded Systems RTL Design Python Perl C++ GPGPU Emulation Unix See 2+ \u00a0 \u00a0 See less Verilog ASIC SoC Semiconductors Debugging VLSI IC FPGA VHDL Embedded Systems RTL Design Python Perl C++ GPGPU Emulation Unix See 2+ \u00a0 \u00a0 See less Education University of Florida Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1998  \u2013 2004 University of Florida Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1998  \u2013 2004 University of Florida Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1998  \u2013 2004 University of Florida Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1998  \u2013 2004 ", "Experience Emulation Engineer Intel Corporation August 2007  \u2013 Present (8 years 1 month) Portland, Oregon Area Emulation Engineer Intel Corporation August 2007  \u2013 Present (8 years 1 month) Portland, Oregon Area Emulation Engineer Intel Corporation August 2007  \u2013 Present (8 years 1 month) Portland, Oregon Area Languages   Skills Emulation Verilog Computer Hardware FPGA Perl VHDL SQL Circuit Design Embedded Systems Matlab Skills  Emulation Verilog Computer Hardware FPGA Perl VHDL SQL Circuit Design Embedded Systems Matlab Emulation Verilog Computer Hardware FPGA Perl VHDL SQL Circuit Design Embedded Systems Matlab Emulation Verilog Computer Hardware FPGA Perl VHDL SQL Circuit Design Embedded Systems Matlab ", "Summary An individual technical contributor, with 5 years of professional engineering experience in High Speed I/O Platform Electrical Validation and Simulation. Possesses excellent analytical, technical, and planning skills. \n \nJoining the Signal Integrity (SI) Emulation team in September 2014, was tasked to develop electrical solution for MIPI MPHY and SoundWire interfaces on Client Core platforms, while owning the platform design guide (PDG). Key deliverables include designing and simulating (SPICE) platform routing solutions for PDG recommendations, reviewing package and board layouts, working with the electrical validation teams to ensure the recommended solutions are robust, and developing simulation methodology for these interfaces. \n \nPrevious Electrical Validation (EV) portfolio outlines responsibility to develop and document electrical validation requirements; validate and verify silicon I/O designs. Key deliverables include investigating and resolving complex issues concerning high-speed I/O circuit designs with regards to silicon/controller/hardware/BIOS/firmware implementations. Job functions include post-silicon EV test plan definition, test methodologies development, silicon bug identification and debug leading to Product Release Qualification. Validation expertise was focused on PCI-Express, with support given to other I/O\u2019s (DMI, SATA, USB3) when required. \n \nPlatform Electrical Validation coverage include but not limited to Tx and Rx buffer optimization (Tx Eye Diagram, equalizer optimization, jitter tolerance, Rx Eye margining) in various PVTZ criteria on platform level, first level debug on physical layer to ensure IP is functioning as per pre-silicon design and simulation. Coverage of effort include voltage and current biasing, clock distribution to Tx and Rx lanes, port impedance, Rx Clock Data Recovery, and low power management. \n Summary An individual technical contributor, with 5 years of professional engineering experience in High Speed I/O Platform Electrical Validation and Simulation. Possesses excellent analytical, technical, and planning skills. \n \nJoining the Signal Integrity (SI) Emulation team in September 2014, was tasked to develop electrical solution for MIPI MPHY and SoundWire interfaces on Client Core platforms, while owning the platform design guide (PDG). Key deliverables include designing and simulating (SPICE) platform routing solutions for PDG recommendations, reviewing package and board layouts, working with the electrical validation teams to ensure the recommended solutions are robust, and developing simulation methodology for these interfaces. \n \nPrevious Electrical Validation (EV) portfolio outlines responsibility to develop and document electrical validation requirements; validate and verify silicon I/O designs. Key deliverables include investigating and resolving complex issues concerning high-speed I/O circuit designs with regards to silicon/controller/hardware/BIOS/firmware implementations. Job functions include post-silicon EV test plan definition, test methodologies development, silicon bug identification and debug leading to Product Release Qualification. Validation expertise was focused on PCI-Express, with support given to other I/O\u2019s (DMI, SATA, USB3) when required. \n \nPlatform Electrical Validation coverage include but not limited to Tx and Rx buffer optimization (Tx Eye Diagram, equalizer optimization, jitter tolerance, Rx Eye margining) in various PVTZ criteria on platform level, first level debug on physical layer to ensure IP is functioning as per pre-silicon design and simulation. Coverage of effort include voltage and current biasing, clock distribution to Tx and Rx lanes, port impedance, Rx Clock Data Recovery, and low power management. \n An individual technical contributor, with 5 years of professional engineering experience in High Speed I/O Platform Electrical Validation and Simulation. Possesses excellent analytical, technical, and planning skills. \n \nJoining the Signal Integrity (SI) Emulation team in September 2014, was tasked to develop electrical solution for MIPI MPHY and SoundWire interfaces on Client Core platforms, while owning the platform design guide (PDG). Key deliverables include designing and simulating (SPICE) platform routing solutions for PDG recommendations, reviewing package and board layouts, working with the electrical validation teams to ensure the recommended solutions are robust, and developing simulation methodology for these interfaces. \n \nPrevious Electrical Validation (EV) portfolio outlines responsibility to develop and document electrical validation requirements; validate and verify silicon I/O designs. Key deliverables include investigating and resolving complex issues concerning high-speed I/O circuit designs with regards to silicon/controller/hardware/BIOS/firmware implementations. Job functions include post-silicon EV test plan definition, test methodologies development, silicon bug identification and debug leading to Product Release Qualification. Validation expertise was focused on PCI-Express, with support given to other I/O\u2019s (DMI, SATA, USB3) when required. \n \nPlatform Electrical Validation coverage include but not limited to Tx and Rx buffer optimization (Tx Eye Diagram, equalizer optimization, jitter tolerance, Rx Eye margining) in various PVTZ criteria on platform level, first level debug on physical layer to ensure IP is functioning as per pre-silicon design and simulation. Coverage of effort include voltage and current biasing, clock distribution to Tx and Rx lanes, port impedance, Rx Clock Data Recovery, and low power management. \n An individual technical contributor, with 5 years of professional engineering experience in High Speed I/O Platform Electrical Validation and Simulation. Possesses excellent analytical, technical, and planning skills. \n \nJoining the Signal Integrity (SI) Emulation team in September 2014, was tasked to develop electrical solution for MIPI MPHY and SoundWire interfaces on Client Core platforms, while owning the platform design guide (PDG). Key deliverables include designing and simulating (SPICE) platform routing solutions for PDG recommendations, reviewing package and board layouts, working with the electrical validation teams to ensure the recommended solutions are robust, and developing simulation methodology for these interfaces. \n \nPrevious Electrical Validation (EV) portfolio outlines responsibility to develop and document electrical validation requirements; validate and verify silicon I/O designs. Key deliverables include investigating and resolving complex issues concerning high-speed I/O circuit designs with regards to silicon/controller/hardware/BIOS/firmware implementations. Job functions include post-silicon EV test plan definition, test methodologies development, silicon bug identification and debug leading to Product Release Qualification. Validation expertise was focused on PCI-Express, with support given to other I/O\u2019s (DMI, SATA, USB3) when required. \n \nPlatform Electrical Validation coverage include but not limited to Tx and Rx buffer optimization (Tx Eye Diagram, equalizer optimization, jitter tolerance, Rx Eye margining) in various PVTZ criteria on platform level, first level debug on physical layer to ensure IP is functioning as per pre-silicon design and simulation. Coverage of effort include voltage and current biasing, clock distribution to Tx and Rx lanes, port impedance, Rx Clock Data Recovery, and low power management. \n Experience Signal Integrity Emulation Engineer Intel Corporation September 2014  \u2013 Present (1 year) Penang, Malaysia \u2022\tInvolved in low-speed and high-speed I/O platform simulation \n\u2022\tPath-finding for solutions to implement new I/O technology on package and platform PCB \n Electrical Validation Engineer Intel Malaysia August 2010  \u2013  September 2014  (4 years 2 months) Intel \u2022\tInvolved in high-speed I/O physical layer circuit and platform validation \n\u2022\tDeveloping and running validation software applications and test scripts for various processor and chipsets interfaces. \n\u2022\tIdentification of circuit and system issues, root causing and bug fixes leading to silicon fixes. \n\u2022\tI/O expertise in PCIe Gen3 and exposure to DMI, SATA, USB3, HDMI, DP, MIPI \n\u2022\tOwnership of test plan definition, test methodologies and development, equipment and resource planning, as well as delivering documentation in the effort to drive electrical validation which aligns to industrial electrical specifications for high-speed peripheral component interfaces. Signal Integrity Emulation Engineer Intel Corporation September 2014  \u2013 Present (1 year) Penang, Malaysia \u2022\tInvolved in low-speed and high-speed I/O platform simulation \n\u2022\tPath-finding for solutions to implement new I/O technology on package and platform PCB \n Signal Integrity Emulation Engineer Intel Corporation September 2014  \u2013 Present (1 year) Penang, Malaysia \u2022\tInvolved in low-speed and high-speed I/O platform simulation \n\u2022\tPath-finding for solutions to implement new I/O technology on package and platform PCB \n Electrical Validation Engineer Intel Malaysia August 2010  \u2013  September 2014  (4 years 2 months) Intel \u2022\tInvolved in high-speed I/O physical layer circuit and platform validation \n\u2022\tDeveloping and running validation software applications and test scripts for various processor and chipsets interfaces. \n\u2022\tIdentification of circuit and system issues, root causing and bug fixes leading to silicon fixes. \n\u2022\tI/O expertise in PCIe Gen3 and exposure to DMI, SATA, USB3, HDMI, DP, MIPI \n\u2022\tOwnership of test plan definition, test methodologies and development, equipment and resource planning, as well as delivering documentation in the effort to drive electrical validation which aligns to industrial electrical specifications for high-speed peripheral component interfaces. Electrical Validation Engineer Intel Malaysia August 2010  \u2013  September 2014  (4 years 2 months) Intel \u2022\tInvolved in high-speed I/O physical layer circuit and platform validation \n\u2022\tDeveloping and running validation software applications and test scripts for various processor and chipsets interfaces. \n\u2022\tIdentification of circuit and system issues, root causing and bug fixes leading to silicon fixes. \n\u2022\tI/O expertise in PCIe Gen3 and exposure to DMI, SATA, USB3, HDMI, DP, MIPI \n\u2022\tOwnership of test plan definition, test methodologies and development, equipment and resource planning, as well as delivering documentation in the effort to drive electrical validation which aligns to industrial electrical specifications for high-speed peripheral component interfaces. Languages English Native or bilingual proficiency English Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Skills Signal Integrity High Speed Interfaces High Speed Design SPICE PCB Design Analog Circuit Design Electronics Python Matlab C# C++ C Project Management Skills  Signal Integrity High Speed Interfaces High Speed Design SPICE PCB Design Analog Circuit Design Electronics Python Matlab C# C++ C Project Management Signal Integrity High Speed Interfaces High Speed Design SPICE PCB Design Analog Circuit Design Electronics Python Matlab C# C++ C Project Management Signal Integrity High Speed Interfaces High Speed Design SPICE PCB Design Analog Circuit Design Electronics Python Matlab C# C++ C Project Management Education Multimedia University Engineering,  Electronics (Microwave and Communications) , 3.88 2006  \u2013 2010 Graduated with First Class Honours in Electronics Engineering. Area of interests include RF, high-speed communication, analog and digital design. Activities and Societies:\u00a0 Secretary of IEM MMU Student Chapter (June 2006 \u2013 June 2007) ,  Sponsorship Director for CITISIA (2008) Multimedia University Engineering,  Electronics (Microwave and Communications) , 3.88 2006  \u2013 2010 Graduated with First Class Honours in Electronics Engineering. Area of interests include RF, high-speed communication, analog and digital design. Activities and Societies:\u00a0 Secretary of IEM MMU Student Chapter (June 2006 \u2013 June 2007) ,  Sponsorship Director for CITISIA (2008) Multimedia University Engineering,  Electronics (Microwave and Communications) , 3.88 2006  \u2013 2010 Graduated with First Class Honours in Electronics Engineering. Area of interests include RF, high-speed communication, analog and digital design. Activities and Societies:\u00a0 Secretary of IEM MMU Student Chapter (June 2006 \u2013 June 2007) ,  Sponsorship Director for CITISIA (2008) Multimedia University Engineering,  Electronics (Microwave and Communications) , 3.88 2006  \u2013 2010 Graduated with First Class Honours in Electronics Engineering. Area of interests include RF, high-speed communication, analog and digital design. Activities and Societies:\u00a0 Secretary of IEM MMU Student Chapter (June 2006 \u2013 June 2007) ,  Sponsorship Director for CITISIA (2008) ", "Summary Experienced Engineer with deep specialization in the area of Pre-Silicon verification technology seeking leadership role in the area of expertise. \n \nOver 12 years of experience across various disciplines of semiconductor product development including Design, Verification, ATE and High Speed PCB development. \n \nSeeking challenging and innovative opportunities to Architect, Lead or Manage teams in the area of pre-silicon verification. Specialties:ASIC/FPGA RTL Logic Design \nDebug and Validation \nBoard Design \nASIC Verification \nHardware Emulation \nPre-Silicon Verification Summary Experienced Engineer with deep specialization in the area of Pre-Silicon verification technology seeking leadership role in the area of expertise. \n \nOver 12 years of experience across various disciplines of semiconductor product development including Design, Verification, ATE and High Speed PCB development. \n \nSeeking challenging and innovative opportunities to Architect, Lead or Manage teams in the area of pre-silicon verification. Specialties:ASIC/FPGA RTL Logic Design \nDebug and Validation \nBoard Design \nASIC Verification \nHardware Emulation \nPre-Silicon Verification Experienced Engineer with deep specialization in the area of Pre-Silicon verification technology seeking leadership role in the area of expertise. \n \nOver 12 years of experience across various disciplines of semiconductor product development including Design, Verification, ATE and High Speed PCB development. \n \nSeeking challenging and innovative opportunities to Architect, Lead or Manage teams in the area of pre-silicon verification. Specialties:ASIC/FPGA RTL Logic Design \nDebug and Validation \nBoard Design \nASIC Verification \nHardware Emulation \nPre-Silicon Verification Experienced Engineer with deep specialization in the area of Pre-Silicon verification technology seeking leadership role in the area of expertise. \n \nOver 12 years of experience across various disciplines of semiconductor product development including Design, Verification, ATE and High Speed PCB development. \n \nSeeking challenging and innovative opportunities to Architect, Lead or Manage teams in the area of pre-silicon verification. Specialties:ASIC/FPGA RTL Logic Design \nDebug and Validation \nBoard Design \nASIC Verification \nHardware Emulation \nPre-Silicon Verification Experience Emulation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Austin, Texas Area Sr. ASIC/Layout Design Engineer AMD June 2007  \u2013  July 2013  (6 years 2 months) Austin, Texas Area Emulation Lead:  \nEmulation lead for XBOX-One APU and next generation Radeon GPUs. Responsible for RTL design and development of Emulation models. Remodeled and synthesized various analog and non-synthesizable IPs. Fixed DRC errors reported by Palladium compiler.. Experience in integrating SATA and PCIE Speed bridges. Debugged several issues using Debussy waveform tool during bring up. Familiar with Cadence technologies such as Vector Player, Static Test Bench, LA, C Test bench emulation. Hands on experience in running various diags on Cadence Palladium III and Palladium XP emulators. Invented HDDC cable de-mux hardware to connect four targets using one cable to drive cable cost down. \n \nTSSI Virtual Test (TVT) Lead:  \nBuilt and managed pre-silicon ATE pre-silicon pattern verification infrastructure from the ground up for several APU, CPU and GPU products. Hands on experience in Verigy 93K and Credence LTX pattern verification. Grew the user base from four to fifty in eighteen months. Consistently demonstrated more than 60 engineering days worth of post silicon debug time savings per product. Directly responsible for managing more than $1M worth of investment in this technology (which includes licenses, server farms and people). \n \nATPG SCAN and LBIST Lead:  \nLed 6 people team responsible for first silicon bring up to production of Scan and LBIST patterns on a 32nm Bulldozer Core based SoC. Verified patterns pre-silicon using TVT and uncovered 45 engineering debug days worth of pattern issues. Brought up Stuck-At, Transition and Bridge Aware patterns on silicon. Drove Characterization, Circuit sensitivity, PFA and Yield analysis and Test time optimization. Enabled fab for layout aware volume diagnosis. Senior Hardware Engineer Newisys - A Sanmina-SCI Company June 2004  \u2013  May 2007  (3 years) ASIC Design:  \nDebug Tracing: Architecture, micro-architecture design and implementation of tracing module for >10M gate node controller ASIC for Intel Xeon processor.  \nToken Ring and SMBus based Mailbox: Implemented a 32 bit Token Ring bus and SMBus 2.0 compliant slave for the node controller. Synthesized and tested the hardware on Altera MAXII FPGA before tape out. \n \nDFT: Designed scan access mechanism for all the 72 chains of the node controller. Implemented JTAG interface and logic for enabling serial scan, parallel scan and boundary scan. Developed self testing test bench and whackers to verify the logic. \n \nFPGA Design:  \nDeveloped System Management to Platform communication interface logic. Implemented LPC bus and proprietary MPC855 bus logic on XILINX Virtex E. Used ChipScope to debug and bring up the logic completely. \n \nBringup & Validation Lead:  \nResponsible for the bring up Horus ASIC which has >10M gates, three 3.125Gbps XAUI links and four 800 MHz HyperTransport links. Debugged AMD cHT protocols to bring up the interface. Determined workarounds for hardware bugs. Used TDSJIT3 package for Jitter analysis of XAUI links and internal PLL reference clocks. Extensively used state of the art Tektronics TDS7704 series High bandwidth oscilloscopes to instrument signal integrity problems and TLA721 mainframe logic analyzers for hardware debug. Developed diagnostic PERL/BASH scripts to test and validate the ASIC. Design Engineer (Contract) AMD May 2001  \u2013  June 2004  (3 years 2 months) Austin, Texas Area FPGA Design :  \nDeveloped three FPGAs (listed below). Developed Verilog RTL from the micro architecture. Synthesized logic using Synplify Pro. Implemented the design using XILINX ISE tools. Debugged critical paths. Drove timing closure. Hands on experience on Floor planning. Manually Placed and Routed logic elements to meet the timing. Used ChipScope, Tektronix oscilloscopes and Logic Analyzers to debug and bring up the design at system level. \n \n1.\tDeveloped PCIX 2.0 Mode 1 ECC error injection logic on Virtex 2 for AMD internal PCIX Card.  \n2.\tDeveloped PCIX 1.0a fully compliant hardware bus whacker tool on Virtex 2 FPGA. Provided sustaining support to the design after release. \n3.\tDeveloped of PCI to PCI link that will provide a fast connection between two PCs on Virtex FPGA for an internal debug application. \n \nASIC Verification:  \nSolely responsible for verification of the AMD 8161 AGP 3.0 Stimulator ASIC. Got Self trained in SURECOV and VERILINT and applied these tools to the DUT. Developed comprehensive test cases, interacted with design engineers. Achieved 100% code coverage for the design. Emulation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Austin, Texas Area Emulation Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Austin, Texas Area Sr. ASIC/Layout Design Engineer AMD June 2007  \u2013  July 2013  (6 years 2 months) Austin, Texas Area Emulation Lead:  \nEmulation lead for XBOX-One APU and next generation Radeon GPUs. Responsible for RTL design and development of Emulation models. Remodeled and synthesized various analog and non-synthesizable IPs. Fixed DRC errors reported by Palladium compiler.. Experience in integrating SATA and PCIE Speed bridges. Debugged several issues using Debussy waveform tool during bring up. Familiar with Cadence technologies such as Vector Player, Static Test Bench, LA, C Test bench emulation. Hands on experience in running various diags on Cadence Palladium III and Palladium XP emulators. Invented HDDC cable de-mux hardware to connect four targets using one cable to drive cable cost down. \n \nTSSI Virtual Test (TVT) Lead:  \nBuilt and managed pre-silicon ATE pre-silicon pattern verification infrastructure from the ground up for several APU, CPU and GPU products. Hands on experience in Verigy 93K and Credence LTX pattern verification. Grew the user base from four to fifty in eighteen months. Consistently demonstrated more than 60 engineering days worth of post silicon debug time savings per product. Directly responsible for managing more than $1M worth of investment in this technology (which includes licenses, server farms and people). \n \nATPG SCAN and LBIST Lead:  \nLed 6 people team responsible for first silicon bring up to production of Scan and LBIST patterns on a 32nm Bulldozer Core based SoC. Verified patterns pre-silicon using TVT and uncovered 45 engineering debug days worth of pattern issues. Brought up Stuck-At, Transition and Bridge Aware patterns on silicon. Drove Characterization, Circuit sensitivity, PFA and Yield analysis and Test time optimization. Enabled fab for layout aware volume diagnosis. Sr. ASIC/Layout Design Engineer AMD June 2007  \u2013  July 2013  (6 years 2 months) Austin, Texas Area Emulation Lead:  \nEmulation lead for XBOX-One APU and next generation Radeon GPUs. Responsible for RTL design and development of Emulation models. Remodeled and synthesized various analog and non-synthesizable IPs. Fixed DRC errors reported by Palladium compiler.. Experience in integrating SATA and PCIE Speed bridges. Debugged several issues using Debussy waveform tool during bring up. Familiar with Cadence technologies such as Vector Player, Static Test Bench, LA, C Test bench emulation. Hands on experience in running various diags on Cadence Palladium III and Palladium XP emulators. Invented HDDC cable de-mux hardware to connect four targets using one cable to drive cable cost down. \n \nTSSI Virtual Test (TVT) Lead:  \nBuilt and managed pre-silicon ATE pre-silicon pattern verification infrastructure from the ground up for several APU, CPU and GPU products. Hands on experience in Verigy 93K and Credence LTX pattern verification. Grew the user base from four to fifty in eighteen months. Consistently demonstrated more than 60 engineering days worth of post silicon debug time savings per product. Directly responsible for managing more than $1M worth of investment in this technology (which includes licenses, server farms and people). \n \nATPG SCAN and LBIST Lead:  \nLed 6 people team responsible for first silicon bring up to production of Scan and LBIST patterns on a 32nm Bulldozer Core based SoC. Verified patterns pre-silicon using TVT and uncovered 45 engineering debug days worth of pattern issues. Brought up Stuck-At, Transition and Bridge Aware patterns on silicon. Drove Characterization, Circuit sensitivity, PFA and Yield analysis and Test time optimization. Enabled fab for layout aware volume diagnosis. Senior Hardware Engineer Newisys - A Sanmina-SCI Company June 2004  \u2013  May 2007  (3 years) ASIC Design:  \nDebug Tracing: Architecture, micro-architecture design and implementation of tracing module for >10M gate node controller ASIC for Intel Xeon processor.  \nToken Ring and SMBus based Mailbox: Implemented a 32 bit Token Ring bus and SMBus 2.0 compliant slave for the node controller. Synthesized and tested the hardware on Altera MAXII FPGA before tape out. \n \nDFT: Designed scan access mechanism for all the 72 chains of the node controller. Implemented JTAG interface and logic for enabling serial scan, parallel scan and boundary scan. Developed self testing test bench and whackers to verify the logic. \n \nFPGA Design:  \nDeveloped System Management to Platform communication interface logic. Implemented LPC bus and proprietary MPC855 bus logic on XILINX Virtex E. Used ChipScope to debug and bring up the logic completely. \n \nBringup & Validation Lead:  \nResponsible for the bring up Horus ASIC which has >10M gates, three 3.125Gbps XAUI links and four 800 MHz HyperTransport links. Debugged AMD cHT protocols to bring up the interface. Determined workarounds for hardware bugs. Used TDSJIT3 package for Jitter analysis of XAUI links and internal PLL reference clocks. Extensively used state of the art Tektronics TDS7704 series High bandwidth oscilloscopes to instrument signal integrity problems and TLA721 mainframe logic analyzers for hardware debug. Developed diagnostic PERL/BASH scripts to test and validate the ASIC. Senior Hardware Engineer Newisys - A Sanmina-SCI Company June 2004  \u2013  May 2007  (3 years) ASIC Design:  \nDebug Tracing: Architecture, micro-architecture design and implementation of tracing module for >10M gate node controller ASIC for Intel Xeon processor.  \nToken Ring and SMBus based Mailbox: Implemented a 32 bit Token Ring bus and SMBus 2.0 compliant slave for the node controller. Synthesized and tested the hardware on Altera MAXII FPGA before tape out. \n \nDFT: Designed scan access mechanism for all the 72 chains of the node controller. Implemented JTAG interface and logic for enabling serial scan, parallel scan and boundary scan. Developed self testing test bench and whackers to verify the logic. \n \nFPGA Design:  \nDeveloped System Management to Platform communication interface logic. Implemented LPC bus and proprietary MPC855 bus logic on XILINX Virtex E. Used ChipScope to debug and bring up the logic completely. \n \nBringup & Validation Lead:  \nResponsible for the bring up Horus ASIC which has >10M gates, three 3.125Gbps XAUI links and four 800 MHz HyperTransport links. Debugged AMD cHT protocols to bring up the interface. Determined workarounds for hardware bugs. Used TDSJIT3 package for Jitter analysis of XAUI links and internal PLL reference clocks. Extensively used state of the art Tektronics TDS7704 series High bandwidth oscilloscopes to instrument signal integrity problems and TLA721 mainframe logic analyzers for hardware debug. Developed diagnostic PERL/BASH scripts to test and validate the ASIC. Design Engineer (Contract) AMD May 2001  \u2013  June 2004  (3 years 2 months) Austin, Texas Area FPGA Design :  \nDeveloped three FPGAs (listed below). Developed Verilog RTL from the micro architecture. Synthesized logic using Synplify Pro. Implemented the design using XILINX ISE tools. Debugged critical paths. Drove timing closure. Hands on experience on Floor planning. Manually Placed and Routed logic elements to meet the timing. Used ChipScope, Tektronix oscilloscopes and Logic Analyzers to debug and bring up the design at system level. \n \n1.\tDeveloped PCIX 2.0 Mode 1 ECC error injection logic on Virtex 2 for AMD internal PCIX Card.  \n2.\tDeveloped PCIX 1.0a fully compliant hardware bus whacker tool on Virtex 2 FPGA. Provided sustaining support to the design after release. \n3.\tDeveloped of PCI to PCI link that will provide a fast connection between two PCs on Virtex FPGA for an internal debug application. \n \nASIC Verification:  \nSolely responsible for verification of the AMD 8161 AGP 3.0 Stimulator ASIC. Got Self trained in SURECOV and VERILINT and applied these tools to the DUT. Developed comprehensive test cases, interacted with design engineers. Achieved 100% code coverage for the design. Design Engineer (Contract) AMD May 2001  \u2013  June 2004  (3 years 2 months) Austin, Texas Area FPGA Design :  \nDeveloped three FPGAs (listed below). Developed Verilog RTL from the micro architecture. Synthesized logic using Synplify Pro. Implemented the design using XILINX ISE tools. Debugged critical paths. Drove timing closure. Hands on experience on Floor planning. Manually Placed and Routed logic elements to meet the timing. Used ChipScope, Tektronix oscilloscopes and Logic Analyzers to debug and bring up the design at system level. \n \n1.\tDeveloped PCIX 2.0 Mode 1 ECC error injection logic on Virtex 2 for AMD internal PCIX Card.  \n2.\tDeveloped PCIX 1.0a fully compliant hardware bus whacker tool on Virtex 2 FPGA. Provided sustaining support to the design after release. \n3.\tDeveloped of PCI to PCI link that will provide a fast connection between two PCs on Virtex FPGA for an internal debug application. \n \nASIC Verification:  \nSolely responsible for verification of the AMD 8161 AGP 3.0 Stimulator ASIC. Got Self trained in SURECOV and VERILINT and applied these tools to the DUT. Developed comprehensive test cases, interacted with design engineers. Achieved 100% code coverage for the design. Languages Tamil Tamil Tamil Skills ASIC FPGA Debugging Logic Design Microarchitecture SoC Testing Verilog Microprocessors Processors Functional Verification Hardware Architecture SystemVerilog Computer Architecture PCIe X86 RTL design Semiconductors Embedded Systems Perl Emulation See 6+ \u00a0 \u00a0 See less Skills  ASIC FPGA Debugging Logic Design Microarchitecture SoC Testing Verilog Microprocessors Processors Functional Verification Hardware Architecture SystemVerilog Computer Architecture PCIe X86 RTL design Semiconductors Embedded Systems Perl Emulation See 6+ \u00a0 \u00a0 See less ASIC FPGA Debugging Logic Design Microarchitecture SoC Testing Verilog Microprocessors Processors Functional Verification Hardware Architecture SystemVerilog Computer Architecture PCIe X86 RTL design Semiconductors Embedded Systems Perl Emulation See 6+ \u00a0 \u00a0 See less ASIC FPGA Debugging Logic Design Microarchitecture SoC Testing Verilog Microprocessors Processors Functional Verification Hardware Architecture SystemVerilog Computer Architecture PCIe X86 RTL design Semiconductors Embedded Systems Perl Emulation See 6+ \u00a0 \u00a0 See less Education Thiagarajar College of Engineering Master\u2019s degree,  Electronic Communication Systems Engineering 1998  \u2013 1999 University of Madras Bachelor\u2019s Degree,  Electronics and Communication Engineering 1994  \u2013 1998 Thiagarajar College of Engineering Master\u2019s degree,  Electronic Communication Systems Engineering 1998  \u2013 1999 Thiagarajar College of Engineering Master\u2019s degree,  Electronic Communication Systems Engineering 1998  \u2013 1999 Thiagarajar College of Engineering Master\u2019s degree,  Electronic Communication Systems Engineering 1998  \u2013 1999 University of Madras Bachelor\u2019s Degree,  Electronics and Communication Engineering 1994  \u2013 1998 University of Madras Bachelor\u2019s Degree,  Electronics and Communication Engineering 1994  \u2013 1998 University of Madras Bachelor\u2019s Degree,  Electronics and Communication Engineering 1994  \u2013 1998 Honors & Awards Additional Honors & Awards Received six spotlight awards in AMD Additional Honors & Awards Received six spotlight awards in AMD Additional Honors & Awards Received six spotlight awards in AMD Additional Honors & Awards Received six spotlight awards in AMD ", "Experience Emulation Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Vancouver, Canada Area Silicon Validation Engineer - Coop Intel Corporation May 2011  \u2013 Present (4 years 4 months) Vancouver, Canada Area Product Engineer - Coop PMC-Sierra August 2010  \u2013  December 2010  (5 months) Burnaby Asset Management - Gas Systems - Coop Terasen Gas January 2009  \u2013  August 2010  (1 year 8 months) Coop from Jan-April 2009 \nGeothermal Promotion Aug 2010 Emulation Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Vancouver, Canada Area Emulation Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Vancouver, Canada Area Silicon Validation Engineer - Coop Intel Corporation May 2011  \u2013 Present (4 years 4 months) Vancouver, Canada Area Silicon Validation Engineer - Coop Intel Corporation May 2011  \u2013 Present (4 years 4 months) Vancouver, Canada Area Product Engineer - Coop PMC-Sierra August 2010  \u2013  December 2010  (5 months) Burnaby Product Engineer - Coop PMC-Sierra August 2010  \u2013  December 2010  (5 months) Burnaby Asset Management - Gas Systems - Coop Terasen Gas January 2009  \u2013  August 2010  (1 year 8 months) Coop from Jan-April 2009 \nGeothermal Promotion Aug 2010 Asset Management - Gas Systems - Coop Terasen Gas January 2009  \u2013  August 2010  (1 year 8 months) Coop from Jan-April 2009 \nGeothermal Promotion Aug 2010 Skills Matlab C++ C Engineering Simulations Verilog Perl Python Engineering Management FPGA prototyping TCL Skills  Matlab C++ C Engineering Simulations Verilog Perl Python Engineering Management FPGA prototyping TCL Matlab C++ C Engineering Simulations Verilog Perl Python Engineering Management FPGA prototyping TCL Matlab C++ C Engineering Simulations Verilog Perl Python Engineering Management FPGA prototyping TCL Education The University of British Columbia Bachelor,  Engineering Physics - Electrical 2007  \u2013 2011 Vancouver Technical Secondary School The University of British Columbia Bachelor,  Engineering Physics - Electrical 2007  \u2013 2011 The University of British Columbia Bachelor,  Engineering Physics - Electrical 2007  \u2013 2011 The University of British Columbia Bachelor,  Engineering Physics - Electrical 2007  \u2013 2011 Vancouver Technical Secondary School Vancouver Technical Secondary School Vancouver Technical Secondary School ", "Experience Technical Lead - Emulation Intel Corporation June 2014  \u2013 Present (1 year 3 months) Portland, Oregon Area Senior Emulation Engineer Intel Corporation April 2011  \u2013  May 2014  (3 years 2 months) Portland, Oregon Area Emulation Engineer Intel Corporation April 2008  \u2013  March 2011  (3 years) Portland, Oregon Area FPGA Engineer Intel Corporation January 2007  \u2013  January 2008  (1 year 1 month) Portland, Oregon Area - Responsibility includes design & development of Verilog/VHDL RTL codes, testbenchs, BFMs, as well as TCL script in a real time environment for validation of next generation Intel\u2019s first IA SOC (System On Chip) embedded communication processor using system control FPGA. \n- Development/Validation of system control FPGA (Xilinx Virtex-4 family) image through Simulation, Synthesis, and Emulation (using Eve\u2019s Zebu). \n- Active participation in Post-silicon validation platform bring-up and Silicon bring-up on that platform. \n- Analyze and debug system validation test failures from silicon validation team\u2019s regression, exhausted and overnight test patterns. \n- Have Exposure to partition and route FPGA emulation images of SOC DUT RTL Model in current project emulation board having 13 nos. of FPGA using compact flash and Xilinx System ACE chip. Technical Lead - Emulation Intel Corporation June 2014  \u2013 Present (1 year 3 months) Portland, Oregon Area Technical Lead - Emulation Intel Corporation June 2014  \u2013 Present (1 year 3 months) Portland, Oregon Area Senior Emulation Engineer Intel Corporation April 2011  \u2013  May 2014  (3 years 2 months) Portland, Oregon Area Senior Emulation Engineer Intel Corporation April 2011  \u2013  May 2014  (3 years 2 months) Portland, Oregon Area Emulation Engineer Intel Corporation April 2008  \u2013  March 2011  (3 years) Portland, Oregon Area Emulation Engineer Intel Corporation April 2008  \u2013  March 2011  (3 years) Portland, Oregon Area FPGA Engineer Intel Corporation January 2007  \u2013  January 2008  (1 year 1 month) Portland, Oregon Area - Responsibility includes design & development of Verilog/VHDL RTL codes, testbenchs, BFMs, as well as TCL script in a real time environment for validation of next generation Intel\u2019s first IA SOC (System On Chip) embedded communication processor using system control FPGA. \n- Development/Validation of system control FPGA (Xilinx Virtex-4 family) image through Simulation, Synthesis, and Emulation (using Eve\u2019s Zebu). \n- Active participation in Post-silicon validation platform bring-up and Silicon bring-up on that platform. \n- Analyze and debug system validation test failures from silicon validation team\u2019s regression, exhausted and overnight test patterns. \n- Have Exposure to partition and route FPGA emulation images of SOC DUT RTL Model in current project emulation board having 13 nos. of FPGA using compact flash and Xilinx System ACE chip. FPGA Engineer Intel Corporation January 2007  \u2013  January 2008  (1 year 1 month) Portland, Oregon Area - Responsibility includes design & development of Verilog/VHDL RTL codes, testbenchs, BFMs, as well as TCL script in a real time environment for validation of next generation Intel\u2019s first IA SOC (System On Chip) embedded communication processor using system control FPGA. \n- Development/Validation of system control FPGA (Xilinx Virtex-4 family) image through Simulation, Synthesis, and Emulation (using Eve\u2019s Zebu). \n- Active participation in Post-silicon validation platform bring-up and Silicon bring-up on that platform. \n- Analyze and debug system validation test failures from silicon validation team\u2019s regression, exhausted and overnight test patterns. \n- Have Exposure to partition and route FPGA emulation images of SOC DUT RTL Model in current project emulation board having 13 nos. of FPGA using compact flash and Xilinx System ACE chip. Skills Xilinx Physical Design SoC TCL FPGA Static Timing Analysis Logic Synthesis Simulations Emulation Embedded Systems Debugging VLSI Skills  Xilinx Physical Design SoC TCL FPGA Static Timing Analysis Logic Synthesis Simulations Emulation Embedded Systems Debugging VLSI Xilinx Physical Design SoC TCL FPGA Static Timing Analysis Logic Synthesis Simulations Emulation Embedded Systems Debugging VLSI Xilinx Physical Design SoC TCL FPGA Static Timing Analysis Logic Synthesis Simulations Emulation Embedded Systems Debugging VLSI Education California State University-Sacramento Master's degree,  Electrical and Electronics Engineering 2005  \u2013 2007 California State University-Sacramento Master's degree,  Electrical and Electronics Engineering 2005  \u2013 2007 California State University-Sacramento Master's degree,  Electrical and Electronics Engineering 2005  \u2013 2007 California State University-Sacramento Master's degree,  Electrical and Electronics Engineering 2005  \u2013 2007 ", "Skills Verilog RTL design FPGA SystemVerilog PCIe VHDL Processors Hardware Architecture Functional Verification Static Timing Analysis Microprocessors Debugging Skills  Verilog RTL design FPGA SystemVerilog PCIe VHDL Processors Hardware Architecture Functional Verification Static Timing Analysis Microprocessors Debugging Verilog RTL design FPGA SystemVerilog PCIe VHDL Processors Hardware Architecture Functional Verification Static Timing Analysis Microprocessors Debugging Verilog RTL design FPGA SystemVerilog PCIe VHDL Processors Hardware Architecture Functional Verification Static Timing Analysis Microprocessors Debugging ", "Experience Hardware Emulation Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Responsible for integrating SoC IP design blocks onto FPGA and providing hardware debug support on the emulation platform. Hardware Emulation Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Responsible for integrating SoC IP design blocks onto FPGA and providing hardware debug support on the emulation platform. Hardware Emulation Engineer Intel Corporation November 2011  \u2013 Present (3 years 10 months) Responsible for integrating SoC IP design blocks onto FPGA and providing hardware debug support on the emulation platform. Skills C C++ FPGA prototyping x86 Assembly Verilog Python Perl Xilinx ISE Synplify Pro Synopsys tools Chipscope Pro Six Sigma Assembly Language SoC Process Engineering Design Engineering SPC See 2+ \u00a0 \u00a0 See less Skills  C C++ FPGA prototyping x86 Assembly Verilog Python Perl Xilinx ISE Synplify Pro Synopsys tools Chipscope Pro Six Sigma Assembly Language SoC Process Engineering Design Engineering SPC See 2+ \u00a0 \u00a0 See less C C++ FPGA prototyping x86 Assembly Verilog Python Perl Xilinx ISE Synplify Pro Synopsys tools Chipscope Pro Six Sigma Assembly Language SoC Process Engineering Design Engineering SPC See 2+ \u00a0 \u00a0 See less C C++ FPGA prototyping x86 Assembly Verilog Python Perl Xilinx ISE Synplify Pro Synopsys tools Chipscope Pro Six Sigma Assembly Language SoC Process Engineering Design Engineering SPC See 2+ \u00a0 \u00a0 See less ", "Experience Emulation Engineer Intel Corporation Emulation Engineer Intel Corporation Emulation Engineer Intel Corporation ", "Experience Emulation Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Santa clara Post Silicon Validation Engineer Intel Corporation January 2008  \u2013  May 2010  (2 years 5 months) Folsom Technical Intern Intel Corporation June 2007  \u2013  December 2007  (7 months) Oregon Emulation Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Santa clara Emulation Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Santa clara Post Silicon Validation Engineer Intel Corporation January 2008  \u2013  May 2010  (2 years 5 months) Folsom Post Silicon Validation Engineer Intel Corporation January 2008  \u2013  May 2010  (2 years 5 months) Folsom Technical Intern Intel Corporation June 2007  \u2013  December 2007  (7 months) Oregon Technical Intern Intel Corporation June 2007  \u2013  December 2007  (7 months) Oregon Education California State University-Sacramento 2006  \u2013 2007 California State University-Sacramento 2006  \u2013 2007 California State University-Sacramento 2006  \u2013 2007 California State University-Sacramento 2006  \u2013 2007 ", "Experience Pre-Silicon Emulation Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Hudson, MA Graduate Intern Technical Intel Corporation July 2011  \u2013  June 2012  (1 year) Hudson, MA Electrical Engineer BAE Systems February 2006  \u2013  April 2010  (4 years 3 months) Pre-Silicon Emulation Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Hudson, MA Pre-Silicon Emulation Engineer Intel Corporation June 2012  \u2013 Present (3 years 3 months) Hudson, MA Graduate Intern Technical Intel Corporation July 2011  \u2013  June 2012  (1 year) Hudson, MA Graduate Intern Technical Intel Corporation July 2011  \u2013  June 2012  (1 year) Hudson, MA Electrical Engineer BAE Systems February 2006  \u2013  April 2010  (4 years 3 months) Electrical Engineer BAE Systems February 2006  \u2013  April 2010  (4 years 3 months) Skills VHDL ModelSim FPGA ASIC Verilog Electrical Engineering System Verilog Open Verification... Skills  VHDL ModelSim FPGA ASIC Verilog Electrical Engineering System Verilog Open Verification... VHDL ModelSim FPGA ASIC Verilog Electrical Engineering System Verilog Open Verification... VHDL ModelSim FPGA ASIC Verilog Electrical Engineering System Verilog Open Verification... Education Worcester Polytechnic Institute Master of Science (MS),  Electrical and Computer Engineering 2009  \u2013 2012 Western New England University Bachelor of Science (BS),  Electrical Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society\nSigma Beta Tau Engineering Alumni Honor Society Worcester Polytechnic Institute Master of Science (MS),  Electrical and Computer Engineering 2009  \u2013 2012 Worcester Polytechnic Institute Master of Science (MS),  Electrical and Computer Engineering 2009  \u2013 2012 Worcester Polytechnic Institute Master of Science (MS),  Electrical and Computer Engineering 2009  \u2013 2012 Western New England University Bachelor of Science (BS),  Electrical Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society\nSigma Beta Tau Engineering Alumni Honor Society Western New England University Bachelor of Science (BS),  Electrical Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society\nSigma Beta Tau Engineering Alumni Honor Society Western New England University Bachelor of Science (BS),  Electrical Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 Tau Beta Pi Engineering Honor Society\nSigma Beta Tau Engineering Alumni Honor Society ", "Summary I am a recent college graduate from Northwestern University with my BS in Computer Engineering. I currently work in HW Emulation.  Summary I am a recent college graduate from Northwestern University with my BS in Computer Engineering. I currently work in HW Emulation.  I am a recent college graduate from Northwestern University with my BS in Computer Engineering. I currently work in HW Emulation.  I am a recent college graduate from Northwestern University with my BS in Computer Engineering. I currently work in HW Emulation.  Experience Hardware Emulation Engineer  Intel Corporation April 2015  \u2013 Present (5 months) ASIC Verification Intern Hewlett-Packard June 2014  \u2013  December 2014  (7 months) Fort Collins, Colorado Area - Develops tools for performance verification in HP server systems. Research Assistant Professor Cheng Sun, Northwestern University Mechanical Engineering Department August 2013  \u2013  January 2014  (6 months) - Contributed to the design and testing of a RF glucose-sensing contact lens for use in patients with diabetes. Business + Information Solutions Intern PepsiCo June 2013  \u2013  August 2013  (3 months) Chicago -\tTested and helped develop an internal networking and collaborative tool \n-\tPromoted company-wide adoption of tool Center Manager Norris University Center September 2011  \u2013  June 2013  (1 year 10 months) Evanston, Illinios -\tResponsible for maintaining Norris rooms and facilities, opening and closing building, checking and scheduling room sets for center clients. \n-\tDistributes and handles cash for Norris departments and Northwestern student groups. Hardware Emulation Engineer  Intel Corporation April 2015  \u2013 Present (5 months) Hardware Emulation Engineer  Intel Corporation April 2015  \u2013 Present (5 months) ASIC Verification Intern Hewlett-Packard June 2014  \u2013  December 2014  (7 months) Fort Collins, Colorado Area - Develops tools for performance verification in HP server systems. ASIC Verification Intern Hewlett-Packard June 2014  \u2013  December 2014  (7 months) Fort Collins, Colorado Area - Develops tools for performance verification in HP server systems. Research Assistant Professor Cheng Sun, Northwestern University Mechanical Engineering Department August 2013  \u2013  January 2014  (6 months) - Contributed to the design and testing of a RF glucose-sensing contact lens for use in patients with diabetes. Research Assistant Professor Cheng Sun, Northwestern University Mechanical Engineering Department August 2013  \u2013  January 2014  (6 months) - Contributed to the design and testing of a RF glucose-sensing contact lens for use in patients with diabetes. Business + Information Solutions Intern PepsiCo June 2013  \u2013  August 2013  (3 months) Chicago -\tTested and helped develop an internal networking and collaborative tool \n-\tPromoted company-wide adoption of tool Business + Information Solutions Intern PepsiCo June 2013  \u2013  August 2013  (3 months) Chicago -\tTested and helped develop an internal networking and collaborative tool \n-\tPromoted company-wide adoption of tool Center Manager Norris University Center September 2011  \u2013  June 2013  (1 year 10 months) Evanston, Illinios -\tResponsible for maintaining Norris rooms and facilities, opening and closing building, checking and scheduling room sets for center clients. \n-\tDistributes and handles cash for Norris departments and Northwestern student groups. Center Manager Norris University Center September 2011  \u2013  June 2013  (1 year 10 months) Evanston, Illinios -\tResponsible for maintaining Norris rooms and facilities, opening and closing building, checking and scheduling room sets for center clients. \n-\tDistributes and handles cash for Norris departments and Northwestern student groups. Skills C++ Microsoft Word Microsoft Office PowerPoint Matlab Microsoft Excel Customer Service Java HTML Data Analysis Photoshop Windows Research Editing Programming Team Leadership C Teamwork UIX VHDL MIPS See 6+ \u00a0 \u00a0 See less Skills  C++ Microsoft Word Microsoft Office PowerPoint Matlab Microsoft Excel Customer Service Java HTML Data Analysis Photoshop Windows Research Editing Programming Team Leadership C Teamwork UIX VHDL MIPS See 6+ \u00a0 \u00a0 See less C++ Microsoft Word Microsoft Office PowerPoint Matlab Microsoft Excel Customer Service Java HTML Data Analysis Photoshop Windows Research Editing Programming Team Leadership C Teamwork UIX VHDL MIPS See 6+ \u00a0 \u00a0 See less C++ Microsoft Word Microsoft Office PowerPoint Matlab Microsoft Excel Customer Service Java HTML Data Analysis Photoshop Windows Research Editing Programming Team Leadership C Teamwork UIX VHDL MIPS See 6+ \u00a0 \u00a0 See less Education Northwestern University Bachelor of Science (BS),  Computer Engineering 2012  \u2013 2015 North Hunterdon High School 2007  \u2013 2011 Northwestern University Bachelor of Science (BS),  Computer Engineering 2012  \u2013 2015 Northwestern University Bachelor of Science (BS),  Computer Engineering 2012  \u2013 2015 Northwestern University Bachelor of Science (BS),  Computer Engineering 2012  \u2013 2015 North Hunterdon High School 2007  \u2013 2011 North Hunterdon High School 2007  \u2013 2011 North Hunterdon High School 2007  \u2013 2011 ", "Summary Computer Engineer, 17+ years experience with multiple patents and proven specialization in architecture, design, and implementation of digital logic for ASIC, CPU and low power SoC solutions. Broad base in other areas including verification, timing design, PCB design, debug, scripting, emulation, documentation and lab evaluation. Accomplished working as both a member of a geographically distributed team or independently to deliver quality-driven projects on schedule. Quick to pick up new tools, technologies and methodologies. \n \nSpecialties: System Architecture \nVerilog RTL Design \nTiming analysis \nVerification & Debug \nHardware Emulation \nLab bringup and troubleshooting \nLogic synthesis \nPower management and design Summary Computer Engineer, 17+ years experience with multiple patents and proven specialization in architecture, design, and implementation of digital logic for ASIC, CPU and low power SoC solutions. Broad base in other areas including verification, timing design, PCB design, debug, scripting, emulation, documentation and lab evaluation. Accomplished working as both a member of a geographically distributed team or independently to deliver quality-driven projects on schedule. Quick to pick up new tools, technologies and methodologies. \n \nSpecialties: System Architecture \nVerilog RTL Design \nTiming analysis \nVerification & Debug \nHardware Emulation \nLab bringup and troubleshooting \nLogic synthesis \nPower management and design Computer Engineer, 17+ years experience with multiple patents and proven specialization in architecture, design, and implementation of digital logic for ASIC, CPU and low power SoC solutions. Broad base in other areas including verification, timing design, PCB design, debug, scripting, emulation, documentation and lab evaluation. Accomplished working as both a member of a geographically distributed team or independently to deliver quality-driven projects on schedule. Quick to pick up new tools, technologies and methodologies. \n \nSpecialties: System Architecture \nVerilog RTL Design \nTiming analysis \nVerification & Debug \nHardware Emulation \nLab bringup and troubleshooting \nLogic synthesis \nPower management and design Computer Engineer, 17+ years experience with multiple patents and proven specialization in architecture, design, and implementation of digital logic for ASIC, CPU and low power SoC solutions. Broad base in other areas including verification, timing design, PCB design, debug, scripting, emulation, documentation and lab evaluation. Accomplished working as both a member of a geographically distributed team or independently to deliver quality-driven projects on schedule. Quick to pick up new tools, technologies and methodologies. \n \nSpecialties: System Architecture \nVerilog RTL Design \nTiming analysis \nVerification & Debug \nHardware Emulation \nLab bringup and troubleshooting \nLogic synthesis \nPower management and design Experience Emulation Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Austin, Texas Working on hardware (FPGA based) emulation for Atom products. Using Mentor Graphics Veloce, Wind River Simics among other tools to build emulation models. Contract Emulation Engineer Intel Corporation May 2013  \u2013  July 2014  (1 year 3 months) Austin Working on hardware (FPGA based) emulation for Atom products. Using Mentor Graphics Veloce, Wind River Simics among other tools to build emulation models. Created emulation friendly OCP bus transactor using system verilog and C++. Senior Design Engineer Advanced Micro Devices October 2009  \u2013  October 2012  (3 years 1 month) Austin Fuse settings and methodology for desktop and server CPUs. Pin electrical specification co-ordination, documentation and communication for several APU products including custom part for XBOX One. Facilitated technical communication between different engineering groups, tech docs, sales and marketing in several areas and maintained coherence of human and machine readable formats of design data between groups. Design Engineer Freescale Semiconductor September 2005  \u2013  April 2009  (3 years 8 months) \u00b7\tVerification, documentation and SoC level glue logic on MPC5121 project. \n\u00b7\tRTL Compiler synthesis script porting and support for internal test chip. \n\u00b7\tDesign, Documentation, RTL coding and some verification of two blocks for machine vision processing. Optimized for low power while still meeting real time image processing requirements. \n\u00b7\tSoC level verification on unreleased product. Design Engineer Hewlett-Packard June 1996  \u2013  August 2005  (9 years 3 months) Design Lead on two DRAM control ASICs. \nPCB design, RTL design, RTL verification and Lab bring-up and debug. \nFour PCB designs plus some work on various lab fixtures. Emulation Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Austin, Texas Working on hardware (FPGA based) emulation for Atom products. Using Mentor Graphics Veloce, Wind River Simics among other tools to build emulation models. Emulation Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Austin, Texas Working on hardware (FPGA based) emulation for Atom products. Using Mentor Graphics Veloce, Wind River Simics among other tools to build emulation models. Contract Emulation Engineer Intel Corporation May 2013  \u2013  July 2014  (1 year 3 months) Austin Working on hardware (FPGA based) emulation for Atom products. Using Mentor Graphics Veloce, Wind River Simics among other tools to build emulation models. Created emulation friendly OCP bus transactor using system verilog and C++. Contract Emulation Engineer Intel Corporation May 2013  \u2013  July 2014  (1 year 3 months) Austin Working on hardware (FPGA based) emulation for Atom products. Using Mentor Graphics Veloce, Wind River Simics among other tools to build emulation models. Created emulation friendly OCP bus transactor using system verilog and C++. Senior Design Engineer Advanced Micro Devices October 2009  \u2013  October 2012  (3 years 1 month) Austin Fuse settings and methodology for desktop and server CPUs. Pin electrical specification co-ordination, documentation and communication for several APU products including custom part for XBOX One. Facilitated technical communication between different engineering groups, tech docs, sales and marketing in several areas and maintained coherence of human and machine readable formats of design data between groups. Senior Design Engineer Advanced Micro Devices October 2009  \u2013  October 2012  (3 years 1 month) Austin Fuse settings and methodology for desktop and server CPUs. Pin electrical specification co-ordination, documentation and communication for several APU products including custom part for XBOX One. Facilitated technical communication between different engineering groups, tech docs, sales and marketing in several areas and maintained coherence of human and machine readable formats of design data between groups. Design Engineer Freescale Semiconductor September 2005  \u2013  April 2009  (3 years 8 months) \u00b7\tVerification, documentation and SoC level glue logic on MPC5121 project. \n\u00b7\tRTL Compiler synthesis script porting and support for internal test chip. \n\u00b7\tDesign, Documentation, RTL coding and some verification of two blocks for machine vision processing. Optimized for low power while still meeting real time image processing requirements. \n\u00b7\tSoC level verification on unreleased product. Design Engineer Freescale Semiconductor September 2005  \u2013  April 2009  (3 years 8 months) \u00b7\tVerification, documentation and SoC level glue logic on MPC5121 project. \n\u00b7\tRTL Compiler synthesis script porting and support for internal test chip. \n\u00b7\tDesign, Documentation, RTL coding and some verification of two blocks for machine vision processing. Optimized for low power while still meeting real time image processing requirements. \n\u00b7\tSoC level verification on unreleased product. Design Engineer Hewlett-Packard June 1996  \u2013  August 2005  (9 years 3 months) Design Lead on two DRAM control ASICs. \nPCB design, RTL design, RTL verification and Lab bring-up and debug. \nFour PCB designs plus some work on various lab fixtures. Design Engineer Hewlett-Packard June 1996  \u2013  August 2005  (9 years 3 months) Design Lead on two DRAM control ASICs. \nPCB design, RTL design, RTL verification and Lab bring-up and debug. \nFour PCB designs plus some work on various lab fixtures. Skills Static Timing Analysis ASIC Verilog RTL design Debugging SoC Hardware Design TCL FPGA Computer Architecture Microprocessors RTL coding Unix Logic Design Computer Engineering Hardware Architecture DRAM Hardware USB Logic Synthesis SystemVerilog Microarchitecture Emulation Logic Analyzer Image Processing Simics Low-power Design Testing System Architecture See 14+ \u00a0 \u00a0 See less Skills  Static Timing Analysis ASIC Verilog RTL design Debugging SoC Hardware Design TCL FPGA Computer Architecture Microprocessors RTL coding Unix Logic Design Computer Engineering Hardware Architecture DRAM Hardware USB Logic Synthesis SystemVerilog Microarchitecture Emulation Logic Analyzer Image Processing Simics Low-power Design Testing System Architecture See 14+ \u00a0 \u00a0 See less Static Timing Analysis ASIC Verilog RTL design Debugging SoC Hardware Design TCL FPGA Computer Architecture Microprocessors RTL coding Unix Logic Design Computer Engineering Hardware Architecture DRAM Hardware USB Logic Synthesis SystemVerilog Microarchitecture Emulation Logic Analyzer Image Processing Simics Low-power Design Testing System Architecture See 14+ \u00a0 \u00a0 See less Static Timing Analysis ASIC Verilog RTL design Debugging SoC Hardware Design TCL FPGA Computer Architecture Microprocessors RTL coding Unix Logic Design Computer Engineering Hardware Architecture DRAM Hardware USB Logic Synthesis SystemVerilog Microarchitecture Emulation Logic Analyzer Image Processing Simics Low-power Design Testing System Architecture See 14+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign BS,  Computer Engineering 1992  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1992  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1992  \u2013 1996 University of Illinois at Urbana-Champaign BS,  Computer Engineering 1992  \u2013 1996 Honors & Awards Additional Honors & Awards Patents: \n7051265 Systems and methods of routing data to facilitate error correction \n7065697 Systems and methods of partitioning data to facilitate error correction \n7146538 Bus interface module \n7178048 System and method for signal synchronization based on plural clock signals \n7233543 System and method to change data window \n7237176 Partitioning data for error correction \n7363427 Memory controller connection to RAM using buffer interface \n7392347 Systems and methods for buffering data between a coherency cache controller and memory Additional Honors & Awards Patents: \n7051265 Systems and methods of routing data to facilitate error correction \n7065697 Systems and methods of partitioning data to facilitate error correction \n7146538 Bus interface module \n7178048 System and method for signal synchronization based on plural clock signals \n7233543 System and method to change data window \n7237176 Partitioning data for error correction \n7363427 Memory controller connection to RAM using buffer interface \n7392347 Systems and methods for buffering data between a coherency cache controller and memory Additional Honors & Awards Patents: \n7051265 Systems and methods of routing data to facilitate error correction \n7065697 Systems and methods of partitioning data to facilitate error correction \n7146538 Bus interface module \n7178048 System and method for signal synchronization based on plural clock signals \n7233543 System and method to change data window \n7237176 Partitioning data for error correction \n7363427 Memory controller connection to RAM using buffer interface \n7392347 Systems and methods for buffering data between a coherency cache controller and memory Additional Honors & Awards Patents: \n7051265 Systems and methods of routing data to facilitate error correction \n7065697 Systems and methods of partitioning data to facilitate error correction \n7146538 Bus interface module \n7178048 System and method for signal synchronization based on plural clock signals \n7233543 System and method to change data window \n7237176 Partitioning data for error correction \n7363427 Memory controller connection to RAM using buffer interface \n7392347 Systems and methods for buffering data between a coherency cache controller and memory ", "Experience Emulation Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) QA Tester Avigilon May 2013  \u2013  August 2013  (4 months) Silicon Validation Engineer Intel Corporation September 2011  \u2013  August 2012  (1 year) Emulation Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Emulation Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) QA Tester Avigilon May 2013  \u2013  August 2013  (4 months) QA Tester Avigilon May 2013  \u2013  August 2013  (4 months) Silicon Validation Engineer Intel Corporation September 2011  \u2013  August 2012  (1 year) Silicon Validation Engineer Intel Corporation September 2011  \u2013  August 2012  (1 year) Languages Korean English Korean English Korean English Skills C++ C SystemC Assembly Language Java Python Matlab Microsoft Office Skills  C++ C SystemC Assembly Language Java Python Matlab Microsoft Office C++ C SystemC Assembly Language Java Python Matlab Microsoft Office C++ C SystemC Assembly Language Java Python Matlab Microsoft Office Education The University of British Columbia Bachelor of Applied Science (B.A.Sc.),  Computer Engineering 2009  \u2013 2014 The University of British Columbia Bachelor of Applied Science (B.A.Sc.),  Computer Engineering 2009  \u2013 2014 The University of British Columbia Bachelor of Applied Science (B.A.Sc.),  Computer Engineering 2009  \u2013 2014 The University of British Columbia Bachelor of Applied Science (B.A.Sc.),  Computer Engineering 2009  \u2013 2014 ", "Summary Full time position in Hardware Design, Communication Networks, Embedded Systems, Security, or Robotics Specialties:photoshop, apache, bsd, c/c++, codewarrior, computer hardware, content management, cryptography, dhcp, digital signal processing, dns, eclipse, email, fiber optics, flash, java, labview, linux, mathematica, matlab, ms office, ms windows, mysql, network security, networking, operating systems, perl, php, presentation skills, python, radio, real time, robotic, routers, ruby, servers, shell scripting, switches, systems engineering, telecommunications, uhf, vhdl, vhf, voip, web devel Summary Full time position in Hardware Design, Communication Networks, Embedded Systems, Security, or Robotics Specialties:photoshop, apache, bsd, c/c++, codewarrior, computer hardware, content management, cryptography, dhcp, digital signal processing, dns, eclipse, email, fiber optics, flash, java, labview, linux, mathematica, matlab, ms office, ms windows, mysql, network security, networking, operating systems, perl, php, presentation skills, python, radio, real time, robotic, routers, ruby, servers, shell scripting, switches, systems engineering, telecommunications, uhf, vhdl, vhf, voip, web devel Full time position in Hardware Design, Communication Networks, Embedded Systems, Security, or Robotics Specialties:photoshop, apache, bsd, c/c++, codewarrior, computer hardware, content management, cryptography, dhcp, digital signal processing, dns, eclipse, email, fiber optics, flash, java, labview, linux, mathematica, matlab, ms office, ms windows, mysql, network security, networking, operating systems, perl, php, presentation skills, python, radio, real time, robotic, routers, ruby, servers, shell scripting, switches, systems engineering, telecommunications, uhf, vhdl, vhf, voip, web devel Full time position in Hardware Design, Communication Networks, Embedded Systems, Security, or Robotics Specialties:photoshop, apache, bsd, c/c++, codewarrior, computer hardware, content management, cryptography, dhcp, digital signal processing, dns, eclipse, email, fiber optics, flash, java, labview, linux, mathematica, matlab, ms office, ms windows, mysql, network security, networking, operating systems, perl, php, presentation skills, python, radio, real time, robotic, routers, ruby, servers, shell scripting, switches, systems engineering, telecommunications, uhf, vhdl, vhf, voip, web devel Experience Emulation Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Software Engineer Intel Corporation August 2011  \u2013  February 2013  (1 year 7 months) QA Automation Engineer ShoreTel September 2010  \u2013  August 2011  (1 year) Systems Engineering Contractor Zarlink Semiconductor January 2010  \u2013  June 2010  (6 months) President / Officer UT IEEE Computer Society August 2005  \u2013  May 2009  (3 years 10 months) \u00b7 Managed, troubleshot, and fix IEEE Computer Society \nnetwork and computers as the Systems Administrator \n\u00b7 Conducted meetings as president \n\u00b7 Interacted with companies, sponsored company presentations \n\u00b7 Installed Email, Web, DAAP, DHCP, and DNS servers \n\u00b7 Developing the infrastructure for a programming contest \nsuch as the submission and grading server Senior Design Project The University of Texas at Austin August 2008  \u2013  December 2008  (5 months) Robot Soccer Team \n\u00b7 Implemented computer vision system with OpenCV \n\u00b7 Designed and built soccer robots with holonomic drive systems \n\u00b7 Wrote control system, behavioral system, and referee interface \n(over 1600 lines of Python, including vision system) \n\u00b7 Implemented communications system with MICAz motes \n\u00b7 Built, soldered and debugged robotic hardware \n\u00b7 Debugged and wrote on board robotic communications and motor \ncontrol software in C for the 6812; Vice President / Officer UT IEEE Communications Society January 2006  \u2013  December 2008  (3 years) UT IEEE Communications Society May 2006 \u00ad Present \n \n\u00b7 Participated in iCTF three years in a row (security competition) \n\u00b7 Assisted in planning and conducting of weekly `Linux Lecture Series' \n\u00b7 Implementing a GNU Radio project (Software defined radio) \n\u00b7 Planning a local Security Compitition LINC Research Group Systems Administrator University of Texas at Austin January 2006  \u2013  March 2008  (2 years 3 months) Laboratory for Informatics, \nNetworks, and Communications Group (LINC) February 2006 \u00ad March 2008 \n \n\u00b7 Administrated group server, members computers, accounts and services \n\u00b7 Created professor's and group's websites \n\u00b7 Created REU Pi Meeting website, and maintained EURECA website \n\u00b7 Installed software used in research such as Mathematica, Matlab, and RFDE \n\u00b7 Automated the backup mechanism for group member's files Systems Engineer Intern Motorola May 2007  \u2013  August 2007  (4 months) \u00b7 Performed coverage testing and prediction on 2-way 800 MHz radio simulcast systems (both \ndata and voice) \n\u00b7 Participated in system acceptance testing with customers (Police, EMS, etc) \n\u00b7 Implemented software to plot coverage prediction and testing results in Google Earth \n\u00b7 Received training on topics such as UHF, VHF, 700mhz, and 800mhz radio two-way, \nconventional, trunked, and simulcast, TDMA, CDMA, use of coverage testing and prediction \ntools (hardware and software), VoIP T1s, Fiber Optics, switches, routers, antennas, mobile \nradios \n\u00b7 Ordered components used in the Customer's Simulcast System \n\u00b7 Performed T-1 summations \n\u00b7 Drafted documentation for new dispatch center \n\u00b7 Developed lists of all components for Master and subsite's systems \n\u00b7 Proposed methods to implements free city WiFi \nconditional upon usage acceptance and possible content filtering Systems Engineer Intern Motorola May 2006  \u2013  August 2006  (4 months) Emulation Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Emulation Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Software Engineer Intel Corporation August 2011  \u2013  February 2013  (1 year 7 months) Software Engineer Intel Corporation August 2011  \u2013  February 2013  (1 year 7 months) QA Automation Engineer ShoreTel September 2010  \u2013  August 2011  (1 year) QA Automation Engineer ShoreTel September 2010  \u2013  August 2011  (1 year) Systems Engineering Contractor Zarlink Semiconductor January 2010  \u2013  June 2010  (6 months) Systems Engineering Contractor Zarlink Semiconductor January 2010  \u2013  June 2010  (6 months) President / Officer UT IEEE Computer Society August 2005  \u2013  May 2009  (3 years 10 months) \u00b7 Managed, troubleshot, and fix IEEE Computer Society \nnetwork and computers as the Systems Administrator \n\u00b7 Conducted meetings as president \n\u00b7 Interacted with companies, sponsored company presentations \n\u00b7 Installed Email, Web, DAAP, DHCP, and DNS servers \n\u00b7 Developing the infrastructure for a programming contest \nsuch as the submission and grading server President / Officer UT IEEE Computer Society August 2005  \u2013  May 2009  (3 years 10 months) \u00b7 Managed, troubleshot, and fix IEEE Computer Society \nnetwork and computers as the Systems Administrator \n\u00b7 Conducted meetings as president \n\u00b7 Interacted with companies, sponsored company presentations \n\u00b7 Installed Email, Web, DAAP, DHCP, and DNS servers \n\u00b7 Developing the infrastructure for a programming contest \nsuch as the submission and grading server Senior Design Project The University of Texas at Austin August 2008  \u2013  December 2008  (5 months) Robot Soccer Team \n\u00b7 Implemented computer vision system with OpenCV \n\u00b7 Designed and built soccer robots with holonomic drive systems \n\u00b7 Wrote control system, behavioral system, and referee interface \n(over 1600 lines of Python, including vision system) \n\u00b7 Implemented communications system with MICAz motes \n\u00b7 Built, soldered and debugged robotic hardware \n\u00b7 Debugged and wrote on board robotic communications and motor \ncontrol software in C for the 6812; Senior Design Project The University of Texas at Austin August 2008  \u2013  December 2008  (5 months) Robot Soccer Team \n\u00b7 Implemented computer vision system with OpenCV \n\u00b7 Designed and built soccer robots with holonomic drive systems \n\u00b7 Wrote control system, behavioral system, and referee interface \n(over 1600 lines of Python, including vision system) \n\u00b7 Implemented communications system with MICAz motes \n\u00b7 Built, soldered and debugged robotic hardware \n\u00b7 Debugged and wrote on board robotic communications and motor \ncontrol software in C for the 6812; Vice President / Officer UT IEEE Communications Society January 2006  \u2013  December 2008  (3 years) UT IEEE Communications Society May 2006 \u00ad Present \n \n\u00b7 Participated in iCTF three years in a row (security competition) \n\u00b7 Assisted in planning and conducting of weekly `Linux Lecture Series' \n\u00b7 Implementing a GNU Radio project (Software defined radio) \n\u00b7 Planning a local Security Compitition Vice President / Officer UT IEEE Communications Society January 2006  \u2013  December 2008  (3 years) UT IEEE Communications Society May 2006 \u00ad Present \n \n\u00b7 Participated in iCTF three years in a row (security competition) \n\u00b7 Assisted in planning and conducting of weekly `Linux Lecture Series' \n\u00b7 Implementing a GNU Radio project (Software defined radio) \n\u00b7 Planning a local Security Compitition LINC Research Group Systems Administrator University of Texas at Austin January 2006  \u2013  March 2008  (2 years 3 months) Laboratory for Informatics, \nNetworks, and Communications Group (LINC) February 2006 \u00ad March 2008 \n \n\u00b7 Administrated group server, members computers, accounts and services \n\u00b7 Created professor's and group's websites \n\u00b7 Created REU Pi Meeting website, and maintained EURECA website \n\u00b7 Installed software used in research such as Mathematica, Matlab, and RFDE \n\u00b7 Automated the backup mechanism for group member's files LINC Research Group Systems Administrator University of Texas at Austin January 2006  \u2013  March 2008  (2 years 3 months) Laboratory for Informatics, \nNetworks, and Communications Group (LINC) February 2006 \u00ad March 2008 \n \n\u00b7 Administrated group server, members computers, accounts and services \n\u00b7 Created professor's and group's websites \n\u00b7 Created REU Pi Meeting website, and maintained EURECA website \n\u00b7 Installed software used in research such as Mathematica, Matlab, and RFDE \n\u00b7 Automated the backup mechanism for group member's files Systems Engineer Intern Motorola May 2007  \u2013  August 2007  (4 months) \u00b7 Performed coverage testing and prediction on 2-way 800 MHz radio simulcast systems (both \ndata and voice) \n\u00b7 Participated in system acceptance testing with customers (Police, EMS, etc) \n\u00b7 Implemented software to plot coverage prediction and testing results in Google Earth \n\u00b7 Received training on topics such as UHF, VHF, 700mhz, and 800mhz radio two-way, \nconventional, trunked, and simulcast, TDMA, CDMA, use of coverage testing and prediction \ntools (hardware and software), VoIP T1s, Fiber Optics, switches, routers, antennas, mobile \nradios \n\u00b7 Ordered components used in the Customer's Simulcast System \n\u00b7 Performed T-1 summations \n\u00b7 Drafted documentation for new dispatch center \n\u00b7 Developed lists of all components for Master and subsite's systems \n\u00b7 Proposed methods to implements free city WiFi \nconditional upon usage acceptance and possible content filtering Systems Engineer Intern Motorola May 2007  \u2013  August 2007  (4 months) \u00b7 Performed coverage testing and prediction on 2-way 800 MHz radio simulcast systems (both \ndata and voice) \n\u00b7 Participated in system acceptance testing with customers (Police, EMS, etc) \n\u00b7 Implemented software to plot coverage prediction and testing results in Google Earth \n\u00b7 Received training on topics such as UHF, VHF, 700mhz, and 800mhz radio two-way, \nconventional, trunked, and simulcast, TDMA, CDMA, use of coverage testing and prediction \ntools (hardware and software), VoIP T1s, Fiber Optics, switches, routers, antennas, mobile \nradios \n\u00b7 Ordered components used in the Customer's Simulcast System \n\u00b7 Performed T-1 summations \n\u00b7 Drafted documentation for new dispatch center \n\u00b7 Developed lists of all components for Master and subsite's systems \n\u00b7 Proposed methods to implements free city WiFi \nconditional upon usage acceptance and possible content filtering Systems Engineer Intern Motorola May 2006  \u2013  August 2006  (4 months) Systems Engineer Intern Motorola May 2006  \u2013  August 2006  (4 months) Languages Italian Elementary proficiency Italian Elementary proficiency Italian Elementary proficiency Elementary proficiency Skills Perl Shell Scripting Linux Python VHDL Labview Apache Systems Engineering Ruby Digital Signal... Java Matlab C Programming Debugging Software Engineering Verilog C  FPGA Unix Git TCP/IP Ruby on Rails Agile Methodologies SoC Web Applications Embedded Software Eclipse Testing See 14+ \u00a0 \u00a0 See less Skills  Perl Shell Scripting Linux Python VHDL Labview Apache Systems Engineering Ruby Digital Signal... Java Matlab C Programming Debugging Software Engineering Verilog C  FPGA Unix Git TCP/IP Ruby on Rails Agile Methodologies SoC Web Applications Embedded Software Eclipse Testing See 14+ \u00a0 \u00a0 See less Perl Shell Scripting Linux Python VHDL Labview Apache Systems Engineering Ruby Digital Signal... Java Matlab C Programming Debugging Software Engineering Verilog C  FPGA Unix Git TCP/IP Ruby on Rails Agile Methodologies SoC Web Applications Embedded Software Eclipse Testing See 14+ \u00a0 \u00a0 See less Perl Shell Scripting Linux Python VHDL Labview Apache Systems Engineering Ruby Digital Signal... Java Matlab C Programming Debugging Software Engineering Verilog C  FPGA Unix Git TCP/IP Ruby on Rails Agile Methodologies SoC Web Applications Embedded Software Eclipse Testing See 14+ \u00a0 \u00a0 See less Education The University of Texas Bachelors of Science,  Electrical Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  IEEE-CS ,  IEEE ComSoc The University of Texas at Austin B.S.,  Electrical Engineering 2004  \u2013 2009 The University of Texas Bachelors of Science,  Electrical Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  IEEE-CS ,  IEEE ComSoc The University of Texas Bachelors of Science,  Electrical Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  IEEE-CS ,  IEEE ComSoc The University of Texas Bachelors of Science,  Electrical Engineering 2004  \u2013 2009 Activities and Societies:\u00a0 IEEE ,  IEEE-CS ,  IEEE ComSoc The University of Texas at Austin B.S.,  Electrical Engineering 2004  \u2013 2009 The University of Texas at Austin B.S.,  Electrical Engineering 2004  \u2013 2009 The University of Texas at Austin B.S.,  Electrical Engineering 2004  \u2013 2009 "]}