# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/adder_nbit.v" \
"../../../../project_3.srcs/sources_1/new/multiplier_nbit.v" \
"../../../../project_3.srcs/sources_1/new/AM_Modulation.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_const_0_2_0/sim/design_1_const_0_2_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/ip/design_1_AM_Modulation_0_0/sim/design_1_AM_Modulation_0_0.v" \
"../../../../project_3.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_3.srcs/sim_1/new/design_1_wrapper_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
