{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 16:36:39 2015 " "Info: Processing started: Tue Jun 23 16:36:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EXP3 -c TOP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off EXP3 -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TOP EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design TOP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "Info: No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "de\[2\] " "Info: Pin de\[2\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 392 616 792 408 "de\[2..0\]" "" } { 176 383 400 360 "de\[2..0\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "de\[2\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { de[2] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { de[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "de\[1\] " "Info: Pin de\[1\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 392 616 792 408 "de\[2..0\]" "" } { 176 383 400 360 "de\[2..0\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "de\[1\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { de[1] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { de[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "de\[0\] " "Info: Pin de\[0\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 392 616 792 408 "de\[2..0\]" "" } { 176 383 400 360 "de\[2..0\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "de\[0\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { de[0] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { de[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Info: Pin LED\[1\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Info: Pin LED\[2\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Info: Pin LED\[3\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Info: Pin LED\[4\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Info: Pin LED\[5\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Info: Pin LED\[6\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Info: Pin LED\[7\] not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 248 616 792 264 "LED\[1..7\]" "" } { 64 768 864 80 "LED\[1..7\]" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Info: Pin clr not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 344 -96 72 360 "clr" "" } { 128 216 240 144 "clr" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "clr" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f10m " "Info: Pin f10m not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "f10m" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { f10m } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ud " "Info: Pin ud not assigned to an exact location on the device" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 320 -96 72 336 "ud" "" } { 112 216 240 128 "ud" "" } } } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "ud" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { ud } "NODE_NAME" } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { ud } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "f10m Global clock in PIN M20 " "Info: Automatically promoted signal \"f10m\" to use Global clock in PIN M20" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 296 -96 72 312 "f10m" "" } { 64 -80 16 80 "f10m" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst\|inst1 Global clock " "Info: Automatically promoted some destinations of signal \"m10-7:inst\|CNT_M10:inst\|inst1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m10-7:inst\|CNT_M10:inst\|inst1 " "Info: Destination \"m10-7:inst\|CNT_M10:inst\|inst1\" may be non-global or may not use global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m10-7:inst\|CNT_M10:inst\|inst2 " "Info: Destination \"m10-7:inst\|CNT_M10:inst\|inst2\" may be non-global or may not use global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1344 1408 904 "inst2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m10-7:inst\|CNT_M10:inst\|inst " "Info: Destination \"m10-7:inst\|CNT_M10:inst\|inst\" may be non-global or may not use global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mux_6x1:inst6\|Mux4~18 Global clock " "Info: Automatically promoted signal \"mux_6x1:inst6\|Mux4~18\" to use Global clock" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst1\|inst1 Global clock " "Info: Automatically promoted some destinations of signal \"m10-7:inst\|CNT_M10:inst1\|inst1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m10-7:inst\|CNT_M10:inst1\|inst1 " "Info: Destination \"m10-7:inst\|CNT_M10:inst1\|inst1\" may be non-global or may not use global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m10-7:inst\|CNT_M10:inst1\|inst2 " "Info: Destination \"m10-7:inst\|CNT_M10:inst1\|inst2\" may be non-global or may not use global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1344 1408 904 "inst2" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "m10-7:inst\|CNT_M10:inst1\|inst~10 " "Info: Destination \"m10-7:inst\|CNT_M10:inst1\|inst~10\" may be non-global or may not use global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst1\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst1\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst2\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst2\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst4\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst4\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst5\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst5\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst6\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst6\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst7\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst7\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "m10-7:inst\|CNT_M10:inst\|inst11 Global clock " "Info: Automatically promoted signal \"m10-7:inst\|CNT_M10:inst\|inst11\" to use Global clock" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.30 2 10 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.30 VCCIO, 2 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 1 28 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 29 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 29 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.286 ns register register " "Info: Estimated most critical path is register to register delay of 4.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m10-7:inst\|CNT_M10:inst7\|inst8 1 REG LAB_X1_Y17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y17; Fanout = 6; REG Node = 'm10-7:inst\|CNT_M10:inst7\|inst8'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst7|inst8 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1784 1848 904 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.075 ns) 0.685 ns m10-7:inst\|CNT_M10:inst6\|inst9 2 COMB LAB_X2_Y17 4 " "Info: 2: + IC(0.610 ns) + CELL(0.075 ns) = 0.685 ns; Loc. = LAB_X2_Y17; Fanout = 4; COMB Node = 'm10-7:inst\|CNT_M10:inst6\|inst9'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.685 ns" { m10-7:inst|CNT_M10:inst7|inst8 m10-7:inst|CNT_M10:inst6|inst9 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 1288 1352 1072 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.075 ns) 1.153 ns m10-7:inst\|CNT_M10:inst4\|inst~10 3 COMB LAB_X2_Y17 5 " "Info: 3: + IC(0.393 ns) + CELL(0.075 ns) = 1.153 ns; Loc. = LAB_X2_Y17; Fanout = 5; COMB Node = 'm10-7:inst\|CNT_M10:inst4\|inst~10'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.468 ns" { m10-7:inst|CNT_M10:inst6|inst9 m10-7:inst|CNT_M10:inst4|inst~10 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.183 ns) 1.621 ns m10-7:inst\|CNT_M10:inst2\|inst~10 4 COMB LAB_X2_Y17 5 " "Info: 4: + IC(0.285 ns) + CELL(0.183 ns) = 1.621 ns; Loc. = LAB_X2_Y17; Fanout = 5; COMB Node = 'm10-7:inst\|CNT_M10:inst2\|inst~10'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.468 ns" { m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.183 ns) 2.089 ns m10-7:inst\|CNT_M10:inst1\|inst~10 5 COMB LAB_X2_Y17 5 " "Info: 5: + IC(0.285 ns) + CELL(0.183 ns) = 2.089 ns; Loc. = LAB_X2_Y17; Fanout = 5; COMB Node = 'm10-7:inst\|CNT_M10:inst1\|inst~10'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "0.468 ns" { m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 736 1232 1296 784 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.223 ns) 4.286 ns m10-7:inst\|CNT_M10:inst\|inst1 6 REG LAB_X27_Y1 27 " "Info: 6: + IC(1.974 ns) + CELL(0.223 ns) = 4.286 ns; Loc. = LAB_X27_Y1; Fanout = 27; REG Node = 'm10-7:inst\|CNT_M10:inst\|inst1'" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "2.197 ns" { m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.739 ns ( 17.24 % ) " "Info: Total cell delay = 0.739 ns ( 17.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.547 ns ( 82.76 % ) " "Info: Total interconnect delay = 3.547 ns ( 82.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "4.286 ns" { m10-7:inst|CNT_M10:inst7|inst8 m10-7:inst|CNT_M10:inst6|inst9 m10-7:inst|CNT_M10:inst4|inst~10 m10-7:inst|CNT_M10:inst2|inst~10 m10-7:inst|CNT_M10:inst1|inst~10 m10-7:inst|CNT_M10:inst|inst1 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x21_y21 x31_y31 " "Info: The peak interconnect region extends from location x21_y21 to location x31_y31" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "m10-7:inst\|CNT_M10:inst2\|inst11 " "Info: Node m10-7:inst\|CNT_M10:inst2\|inst11 uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst2\|inst2 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst2\|inst2 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst2 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst2\|inst2" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1344 1408 904 "inst2" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst2 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst2\|inst4 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst2\|inst4 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst4 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst2\|inst4" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1576 1640 904 "inst4" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst4 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst2\|inst1 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst2\|inst1 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst2\|inst1" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst2\|inst8 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst2\|inst8 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst8 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst2\|inst8" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1784 1848 904 "inst8" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst8 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst11 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst2\|inst11" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst2|inst11 } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "m10-7:inst\|CNT_M10:inst4\|inst11 " "Info: Node m10-7:inst\|CNT_M10:inst4\|inst11 uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst4\|inst2 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst4\|inst2 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst2 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst4\|inst2" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1344 1408 904 "inst2" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst2 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst4\|inst4 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst4\|inst4 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst4 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst4\|inst4" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1576 1640 904 "inst4" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst4 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst4\|inst1 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst4\|inst1 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst1 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst4\|inst1" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1136 1200 904 "inst1" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst4\|inst8 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst4\|inst8 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst8 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst4\|inst8" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1784 1848 904 "inst8" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst8 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst11 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst4\|inst11" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst4|inst11 } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "m10-7:inst\|CNT_M10:inst6\|inst11 " "Info: Node m10-7:inst\|CNT_M10:inst6\|inst11 uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst6\|inst4 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst6\|inst4 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst6|inst4 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst6\|inst4" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1576 1640 904 "inst4" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst6|inst4 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst6\|inst2 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst6\|inst2 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst6|inst2 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst6\|inst2" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1344 1408 904 "inst2" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst6|inst2 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst6|inst11 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst6\|inst11" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst6|inst11 } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "m10-7:inst\|CNT_M10:inst\|inst11 " "Info: Node m10-7:inst\|CNT_M10:inst\|inst11 uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst\|inst2 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst\|inst2 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst2 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst\|inst2" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1344 1408 904 "inst2" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst2 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst\|inst4 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst\|inst4 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst4 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst\|inst4" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1576 1640 904 "inst4" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst4 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear m10-7:inst\|CNT_M10:inst\|inst8 " "Info: Port clear -- assigned as a global for destination node m10-7:inst\|CNT_M10:inst\|inst8 -- routed using non-global resources" {  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst8 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst\|inst8" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 824 1784 1848 904 "inst8" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst8 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst11 } "NODE_NAME" } } { "d:/altera/6.0/win/Assignment Editor.qase" "" { Assignment "d:/altera/6.0/win/Assignment Editor.qase" 1 { { 0 "m10-7:inst\|CNT_M10:inst\|inst11" } } } } { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { { 1024 968 1032 1072 "inst11" "" } } } } { "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/6.0/win/TimingClosureFloorplan.fld" "" "" { m10-7:inst|CNT_M10:inst|inst11 } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 16:36:44 2015 " "Info: Processing ended: Tue Jun 23 16:36:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.fit.smsg " "Info: Generated suppressed messages file D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
