Analysis & Synthesis Status : Successful - Sun Oct 12 18:08:39 2025
Quartus Prime Version : 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
Revision Name : UART_FPGA
Top-level Entity Name : de1_soc_uart
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 1327
Total pins : 368
Total virtual pins : 0
Total block memory bits : 16,384
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1
Total DLLs : 1
