{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 23:26:22 2019 " "Info: Processing started: Fri May 03 23:26:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TS_CONTROL -c TS_CONTROL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TS_CONTROL -c TS_CONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo_2clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_2clk " "Info: Found entity 1: FIFO_2clk" {  } { { "FIFO_2clk.v" "" { Text "C:/Users/LCG/Desktop/FPGA/FIFO_2clk.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ts_control.v 1 1 " "Warning: Using design file ts_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TS_CONTROL " "Info: Found entity 1: TS_CONTROL" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fram_head ts_control.v(45) " "Warning (10236): Verilog HDL Implicit Net warning at ts_control.v(45): created implicit net for \"fram_head\"" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fram_3 ts_control.v(46) " "Warning (10236): Verilog HDL Implicit Net warning at ts_control.v(46): created implicit net for \"fram_3\"" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fram_ee ts_control.v(47) " "Warning (10236): Verilog HDL Implicit Net warning at ts_control.v(47): created implicit net for \"fram_ee\"" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld ts_control.v(48) " "Warning (10236): Verilog HDL Implicit Net warning at ts_control.v(48): created implicit net for \"ld\"" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_buffer ts_control.v(49) " "Warning (10236): Verilog HDL Implicit Net warning at ts_control.v(49): created implicit net for \"rd_buffer\"" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "TS_CONTROL ts_control.v(37) " "Warning (10222): Verilog HDL Parameter Declaration warning at ts_control.v(37): Parameter Declaration in module \"TS_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ts_control.v" "" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TS_CONTROL " "Info: Elaborating entity \"TS_CONTROL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_2clk FIFO_2clk:Buffer " "Info: Elaborating entity \"FIFO_2clk\" for hierarchy \"FIFO_2clk:Buffer\"" {  } { { "ts_control.v" "Buffer" { Text "C:/Users/LCG/Desktop/FPGA/ts_control.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_2clk:Buffer\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\"" {  } { { "FIFO_2clk.v" "dcfifo_component" { Text "C:/Users/LCG/Desktop/FPGA/FIFO_2clk.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_2clk:Buffer\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\"" {  } { { "FIFO_2clk.v" "" { Text "C:/Users/LCG/Desktop/FPGA/FIFO_2clk.v" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_2clk:Buffer\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Info: Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Info: Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Info: Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Info: Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO_2clk.v" "" { Text "C:/Users/LCG/Desktop/FPGA/FIFO_2clk.v" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5ag1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_5ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5ag1 " "Info: Found entity 1: dcfifo_5ag1" {  } { { "db/dcfifo_5ag1.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5ag1 FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated " "Info: Elaborating entity \"dcfifo_5ag1\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rgb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_rgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rgb " "Info: Found entity 1: a_gray2bin_rgb" {  } { { "db/a_gray2bin_rgb.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/a_gray2bin_rgb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rgb FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_gray2bin_rgb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_rgb\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_gray2bin_rgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5ag1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Info: Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/a_graycounter_on6.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_on6\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_5ag1.tdf" "rdptr_g1p" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_k5c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_k5c " "Info: Found entity 1: a_graycounter_k5c" {  } { { "db/a_graycounter_k5c.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/a_graycounter_k5c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_k5c FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_k5c:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_k5c\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|a_graycounter_k5c:wrptr_g1p\"" {  } { { "db/dcfifo_5ag1.tdf" "wrptr_g1p" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nou.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nou " "Info: Found entity 1: altsyncram_nou" {  } { { "db/altsyncram_nou.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/altsyncram_nou.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nou FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|altsyncram_nou:fifo_ram " "Info: Elaborating entity \"altsyncram_nou\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|altsyncram_nou:fifo_ram\"" {  } { { "db/dcfifo_5ag1.tdf" "fifo_ram" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_06d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_06d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_06d " "Info: Found entity 1: alt_synch_pipe_06d" {  } { { "db/alt_synch_pipe_06d.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/alt_synch_pipe_06d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_06d FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_06d:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_06d\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_06d:rs_dgwp\"" {  } { { "db/dcfifo_5ag1.tdf" "rs_dgwp" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Info: Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_06d:rs_dgwp\|dffpipe_vu8:dffpipe12 " "Info: Elaborating entity \"dffpipe_vu8\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_06d:rs_dgwp\|dffpipe_vu8:dffpipe12\"" {  } { { "db/alt_synch_pipe_06d.tdf" "dffpipe12" { Text "C:/Users/LCG/Desktop/FPGA/db/alt_synch_pipe_06d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Info: Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_uu8:ws_brp " "Info: Elaborating entity \"dffpipe_uu8\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_uu8:ws_brp\"" {  } { { "db/dcfifo_5ag1.tdf" "ws_brp" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_16d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_16d " "Info: Found entity 1: alt_synch_pipe_16d" {  } { { "db/alt_synch_pipe_16d.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/alt_synch_pipe_16d.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_16d FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_16d\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:ws_dgrp\"" {  } { { "db/dcfifo_5ag1.tdf" "ws_dgrp" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Info: Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:ws_dgrp\|dffpipe_0v8:dffpipe16 " "Info: Elaborating entity \"dffpipe_0v8\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|alt_synch_pipe_16d:ws_dgrp\|dffpipe_0v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_16d.tdf" "dffpipe16" { Text "C:/Users/LCG/Desktop/FPGA/db/alt_synch_pipe_16d.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Info: Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/LCG/Desktop/FPGA/db/cmpr_c66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_c66\" for hierarchy \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_5ag1.tdf" "rdempty_eq_comp" { Text "C:/Users/LCG/Desktop/FPGA/db/dcfifo_5ag1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_uu8:ws_bwp\|dffe15a\[5\] " "Info: Register \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_uu8:ws_bwp\|dffe15a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_uu8:ws_brp\|dffe15a\[5\] " "Info: Register \"FIFO_2clk:Buffer\|dcfifo:dcfifo_component\|dcfifo_5ag1:auto_generated\|dffpipe_uu8:ws_brp\|dffe15a\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~2 " "Info: Register \"state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~3 " "Info: Register \"state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Info: Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Info: Implemented 147 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Info: Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 23:26:27 2019 " "Info: Processing ended: Fri May 03 23:26:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
