<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ERR&lt;n&gt;MISC0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">ERR&lt;n&gt;MISC0, Error Record Miscellaneous Register 0</h1><p>The ERR&lt;n&gt;MISC0 characteristics are:</p><h2>Purpose</h2>
        <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> error syndrome register. The miscellaneous syndrome registers might contain:</p>

      
        <ul>
<li>
<p>A Corrected error counter or counters.</p>

</li><li>
<p>Information to identify the FRU in which the error was detected, and might contain enough information to locate the error within that FRU.</p>

</li><li>
<p>Other state information not present in the corresponding status and address registers.</p>

</li></ul>

      
        <p>If the node &lt;q&gt; that owns error record &lt;n&gt; implements architecturally-defined error counters, so that <a href="ext-errnfr.html">ERR&lt;q&gt;FR</a>.CEC != <span class="binarynumber">0b000</span>, and error record &lt;n&gt; can record countable errors, then ERR&lt;n&gt;MISC0 implements the architecturally-defined error counter or counters.</p>
      <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
        <p>The number of error records that are implemented is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>

      
        <p>If error record &lt;n&gt; is not implemented, ERR&lt;n&gt;MISC0 is <span class="arm-defined-word">RES0</span>.</p>

      
        <p><a href="ext-errnfr.html">ERR&lt;q&gt;FR</a> describes the features implemented by the node that owns error record &lt;n&gt;. &lt;q&gt; is the index of the first error record owned by the same node as error record &lt;n&gt;. If the node owns a single record, then q = n.</p>

      
        <p>For <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fields in this register, writing zero must always be supported to return the error record to an initial state.</p>

      
        <p>In particular, if any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.</p>

      
        <p>Fields that are read-only, non-zero and ignore writes are compliant with this requirement.</p>

      
        <div class="note"><span class="note-header">Note</span><p>Arm recommends that any <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome fields that can generate a Fault Handling, Error Recovery, Critical, or <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>, interrupt request are disabled at Cold reset and are enabled by software writing an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> non-zero value to an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> field in ERR&lt;q&gt;CTRL, where q is the index of the first error record owned by the same node as error record n. If the node owns a single record then q = n.</p></div>
      <h2>Attributes</h2>
            <p>ERR&lt;n&gt;MISC0 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The ERR&lt;n&gt;MISC0 bit assignments are:</p><h3>When ERR&lt;q&gt;FR.CEC == 0b000:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q&gt;FR.CEC0b000_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q&gt;FR.CEC0b000_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenERR&lt;q&gt;FR.CEC0b000_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:0]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <div class="text_after_fields">
    
  

    </div><h3>When ERR&lt;q&gt;FR.CEC == 0b100 and ERR&lt;q&gt;FR.RP == 0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_OF_47">OF</a></td><td class="lr" colspan="15"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_CEC_46">CEC</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:48]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_OF_47">OF, bit [47]
              </h4>
          
  <p>Sticky overflow bit.</p>
<p>Set to 1 when the Corrected error count field is incremented and wraps through zero.</p>

        <table class="valuetable"><tr><th>OF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Counter has not overflowed.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Counter has overflowed.</p>
</td></tr></table>
              
  <p>A direct write that modifies this bit might indirectly set <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF to an <span class="arm-defined-word">UNKNOWN</span> value and a direct write to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF that clears it to zero might indirectly set this bit to an <span class="arm-defined-word">UNKNOWN</span> value.</p>

            <p>The following resets apply:</p><ul><li>
  <p>This bit is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_CEC_46">CEC, bits [46:32]
                  </h4>
          
  <p>Corrected error count.</p>
<p>Incremented for each Corrected error. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might be <span class="arm-defined-word">UNPREDICTABLE</span> whether Deferred and Uncorrected errors are counted.</p>

        <p>The following resets apply:</p><ul><li>
  <p>This field is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <div class="text_after_fields">
    
  

    </div><h3>When ERR&lt;q&gt;FR.CEC == 0b010 and ERR&lt;q&gt;FR.RP == 0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_OF_39">OF</a></td><td class="lr" colspan="7"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_CEC_38">CEC</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:40]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_OF_39">OF, bit [39]
              </h4>
          
  <p>Sticky overflow bit.</p>
<p>Set to 1 when the Corrected error count field is incremented and wraps through zero.</p>

        <table class="valuetable"><tr><th>OF</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Counter has not overflowed.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Counter has overflowed.</p>
</td></tr></table>
              
  <p>A direct write that modifies this bit might indirectly set <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF to an <span class="arm-defined-word">UNKNOWN</span> value and a direct write to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF that clears it to zero might indirectly set this bit to an <span class="arm-defined-word">UNKNOWN</span> value.</p>

            <p>The following resets apply:</p><ul><li>
  <p>This bit is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_CEC_38">CEC, bits [38:32]
                  </h4>
          
  <p>Corrected error count.</p>
<p>Incremented for each Corrected error. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might be <span class="arm-defined-word">UNPREDICTABLE</span> whether Deferred and Uncorrected errors are counted.</p>

        <p>The following resets apply:</p><ul><li>
  <p>This field is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP0_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <div class="text_after_fields">
    
  

    </div><h3>When ERR&lt;q&gt;FR.CEC == 0b100 and ERR&lt;q&gt;FR.RP == 1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_OFO_63">OFO</a></td><td class="lr" colspan="15"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_CECO_62">CECO</a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_OFR_47">OFR</a></td><td class="lr" colspan="15"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_CECR_46">CECR</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_OFO_63">OFO, bit [63]
              </h4>
          
  <p>Sticky overflow bit, other.</p>
<p>Set to 1 when the Corrected error count, other, field is incremented and wraps through zero.</p>

        <table class="valuetable"><tr><th>OFO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Other counter has not overflowed.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Other counter has overflowed.</p>
</td></tr></table>
              
  <p>A direct write that modifies this bit might indirectly set <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF to an <span class="arm-defined-word">UNKNOWN</span> value and a direct write to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF that clears it to zero might indirectly set this bit to an <span class="arm-defined-word">UNKNOWN</span> value.</p>

            <p>The following resets apply:</p><ul><li>
  <p>This bit is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_CECO_62">CECO, bits [62:48]
                  </h4>
          
  <p>Corrected error count, other.</p>
<p>Incremented for each countable error that is not accounted for by incrementing ERR&lt;n&gt;MISC0.CECR.</p>

        <p>The following resets apply:</p><ul><li>
  <p>This field is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_OFR_47">OFR, bit [47]
              </h4>
          
  <p>Sticky overflow bit, repeat.</p>
<p>Set to 1 when the Corrected error count, repeat, field is incremented and wraps through zero.</p>

        <table class="valuetable"><tr><th>OFR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Repeat counter has not overflowed.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Repeat counter has overflowed.</p>
</td></tr></table>
              
  <p>A direct write that modifies this bit might indirectly set <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF to an <span class="arm-defined-word">UNKNOWN</span> value and a direct write to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF that clears it to zero might indirectly set this bit to an <span class="arm-defined-word">UNKNOWN</span> value.</p>

            <p>The following resets apply:</p><ul><li>
  <p>This bit is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_CECR_46">CECR, bits [46:32]
                  </h4>
          
  <p>Corrected error count, repeat.</p>
<p>Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome. Corrected errors are countable errors. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might be <span class="arm-defined-word">UNPREDICTABLE</span> whether Deferred and Uncorrected errors are countable errors.</p>

        
              
  <div class="note"><span class="note-header">Note</span><p>For example, the other syndrome might include the set and way information for an error detected in a cache. This might be recorded in the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> ERR&lt;n&gt;MISC&lt;m&gt; fields on a first Corrected error. ERR&lt;n&gt;MISC0.CECR is then incremented for each subsequent Corrected Error in the same set and way.</p></div>

            <p>The following resets apply:</p><ul><li>
  <p>This field is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b100andERR&lt;q&gt;FR.RP1_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <div class="text_after_fields">
    
  

    </div><h3>When ERR&lt;q&gt;FR.CEC == 0b010 and ERR&lt;q&gt;FR.RP == 1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_OFO_47">OFO</a></td><td class="lr" colspan="7"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_CECO_46">CECO</a></td><td class="lr" colspan="1"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_OFR_39">OFR</a></td><td class="lr" colspan="7"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_CECR_38">CECR</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_IMPLEMENTATIONDEFINED_63">IMPLEMENTATION DEFINED, bits [63:48]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_OFO_47">OFO, bit [47]
              </h4>
          
  <p>Sticky overflow bit, other.</p>
<p>Set to 1 when the Corrected error count, other, field is incremented and wraps through zero.</p>

        <table class="valuetable"><tr><th>OFO</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Other counter has not overflowed.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Other counter has overflowed.</p>
</td></tr></table>
              
  <p>A direct write that modifies this bit might indirectly set <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF to an <span class="arm-defined-word">UNKNOWN</span> value and a direct write to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF that clears it to zero might indirectly set this bit to an <span class="arm-defined-word">UNKNOWN</span> value.</p>

            <p>The following resets apply:</p><ul><li>
  <p>This bit is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_CECO_46">CECO, bits [46:40]
                  </h4>
          
  <p>Corrected error count, other.</p>
<p>Incremented for each countable error that is not accounted for by incrementing ERR&lt;n&gt;MISC0.CECR.</p>

        <p>The following resets apply:</p><ul><li>
  <p>This field is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_OFR_39">OFR, bit [39]
              </h4>
          
  <p>Sticky overflow bit, repeat.</p>
<p>Set to 1 when the Corrected error count, repeat, field is incremented and wraps through zero.</p>

        <table class="valuetable"><tr><th>OFR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Repeat counter has not overflowed.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Repeat counter has overflowed.</p>
</td></tr></table>
              
  <p>A direct write that modifies this bit might indirectly set <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF to an <span class="arm-defined-word">UNKNOWN</span> value and a direct write to <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.OF that clears it to zero might indirectly set this bit to an <span class="arm-defined-word">UNKNOWN</span> value.</p>

            <p>The following resets apply:</p><ul><li>
  <p>This bit is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_CECR_38">CECR, bits [38:32]
                  </h4>
          
  <p>Corrected error count, repeat.</p>
<p>Incremented for the first countable error, which also records other syndrome for the error, and subsequently for each countable error that matches the recorded other syndrome. Corrected errors are countable errors. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and might be <span class="arm-defined-word">UNPREDICTABLE</span> whether Deferred and Uncorrected errors are countable errors.</p>

        
              
  <div class="note"><span class="note-header">Note</span><p>For example, the other syndrome might include the set and way information for an error detected in a cache. This might be recorded in the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> ERR&lt;n&gt;MISC&lt;m&gt; fields on a first Corrected error. ERR&lt;n&gt;MISC0.CECR is then incremented for each subsequent Corrected Error in the same set and way.</p></div>

            <p>The following resets apply:</p><ul><li>
  <p>This field is preserved on an Error Recovery reset.</p>
</li><li><p>On a Cold reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p></li></ul><h4 id="WhenERR&lt;q&gt;FR.CEC0b010andERR&lt;q&gt;FR.RP1_IMPLEMENTATIONDEFINED_31">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
            <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> syndrome. This field reads as an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value and writes to this field have <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> behavior.</p>

        <div class="text_after_fields">
    
  

    </div><h2>Accessing the ERR&lt;n&gt;MISC0</h2>
        <p>Arm recommends that a miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.</p>

      
        <p>When <a href="ext-errnstatus.html">ERR&lt;n&gt;STATUS</a>.MV is set to 1, the miscellaneous syndrome for the most recently recorded error should ignore writes.</p>
      <h4>ERR&lt;n&gt;MISC0 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>RAS</td><td><span class="hexnumber">0x020</span> + 64n</td><td>ERR&lt;n&gt;MISC0</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
