[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 4513643 heartbeat IPC: 2.216 cumulative IPC: 2.216 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 9015499 heartbeat IPC: 2.221 cumulative IPC: 2.218 (Simulation time: 00 hr 12 min 11 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13520219 heartbeat IPC: 2.22 cumulative IPC: 2.219 (Simulation time: 00 hr 18 min 35 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 18021712 heartbeat IPC: 2.221 cumulative IPC: 2.22 (Simulation time: 00 hr 24 min 44 sec)
Warmup finished CPU 0 instructions: 50000000 cycles: 22525224 cumulative IPC: 2.22 (Simulation time: 00 hr 30 min 50 sec)
Warmup complete CPU 0 instructions: 50000000 cycles: 22525224 cumulative IPC: 2.22 (Simulation time: 00 hr 30 min 50 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 22525226 heartbeat IPC: 2.22 cumulative IPC: 5 (Simulation time: 00 hr 30 min 50 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 34165541 heartbeat IPC: 0.8591 cumulative IPC: 0.8591 (Simulation time: 00 hr 42 min 30 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45839069 heartbeat IPC: 0.8566 cumulative IPC: 0.8579 (Simulation time: 00 hr 54 min 29 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 57502369 heartbeat IPC: 0.8574 cumulative IPC: 0.8577 (Simulation time: 01 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 69173360 heartbeat IPC: 0.8568 cumulative IPC: 0.8575 (Simulation time: 01 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 80913970 heartbeat IPC: 0.8517 cumulative IPC: 0.8563 (Simulation time: 01 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 92620131 heartbeat IPC: 0.8543 cumulative IPC: 0.856 (Simulation time: 01 hr 14 min 11 sec)
Heartbeat CPU 0 instructions: 120000020 cycles: 104277826 heartbeat IPC: 0.8578 cumulative IPC: 0.8562 (Simulation time: 01 hr 17 min 59 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 115967308 heartbeat IPC: 0.8555 cumulative IPC: 0.8561 (Simulation time: 01 hr 21 min 52 sec)
Heartbeat CPU 0 instructions: 140000021 cycles: 127631094 heartbeat IPC: 0.8574 cumulative IPC: 0.8563 (Simulation time: 01 hr 25 min 43 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 116780918 cumulative IPC: 0.8563 (Simulation time: 01 hr 29 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 116780918 cumulative IPC: 0.8563 (Simulation time: 01 hr 29 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/649.fotonik3d_s-10881B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8563 instructions: 100000000 cycles: 116780918
CPU 0 Branch Prediction Accuracy: 93.33% MPKI: 0.8021 Average ROB Occupancy at Mispredict: 263.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.8021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     533740 HIT:     194155 MISS:     339585 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     533740 HIT:     194155 MISS:     339585 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 218.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10042475 HIT:    1958730 MISS:    8083745 MSHR_MERGE:      28918
cpu0->cpu0_L2C LOAD         ACCESS:    1924017 HIT:     625941 MISS:    1298076 MSHR_MERGE:       5397
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    6833577 HIT:     487075 MISS:    6346502 MSHR_MERGE:      23521
cpu0->cpu0_L2C WRITE        ACCESS:     971454 HIT:     625571 MISS:     345883 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     313427 HIT:     220143 MISS:      93284 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    7093000 ISSUED:    6833577 USEFUL:     520553 USELESS:      40607
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.16 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   23467964 HIT:   23467964 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   23467964 HIT:   23467964 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   54174208 HIT:   51705407 MISS:    2468801 MSHR_MERGE:     231357
cpu0->cpu0_L1D LOAD         ACCESS:   47422813 HIT:   45267440 MISS:    2155373 MSHR_MERGE:     231356
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6411307 HIT:    6411307 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:     340088 HIT:      26660 MISS:     313428 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 64.13 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   20518613 HIT:   20518613 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   20518613 HIT:   20518613 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   52574994 HIT:   51919798 MISS:     655196 MSHR_MERGE:     121456
cpu0->cpu0_DTLB LOAD         ACCESS:   52574994 HIT:   51919798 MISS:     655196 MSHR_MERGE:     121456
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 144.8 cycles
cpu0->LLC TOTAL        ACCESS:    8634560 HIT:    5686668 MISS:    2947892 MSHR_MERGE:     295842
cpu0->LLC LOAD         ACCESS:    1292678 HIT:     919611 MISS:     373067 MSHR_MERGE:      22809
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    6277686 HIT:    4079316 MISS:    2198370 MSHR_MERGE:     273033
cpu0->LLC WRITE        ACCESS:     970912 HIT:     610704 MISS:     360208 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      93284 HIT:      77037 MISS:      16247 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     388613
  ROW_BUFFER_MISS:    1903226
  AVG DBUS CONGESTED CYCLE: 6.497
Channel 0 WQ ROW_BUFFER_HIT:     197628
  ROW_BUFFER_MISS:     773139
  FULL:          0
Channel 0 REFRESHES ISSUED:       9731
