<stg><name>streamtoparallelwithburst</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="19" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32">
<![CDATA[
:1 %in_val_last_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_val_last_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="64">
<![CDATA[
:3 %phi_ln26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln26_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %count7, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buf_r, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 10, i32 1024, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 256, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %store_ln22 = store i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln22 = br void

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %count7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln24 = icmp_sgt  i32 %tmp, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln24 = br i1 %icmp_ln24, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph:0 %idx_load = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:2 %shl_ln24 = shl i64 %idx_load, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:3 %add_ln24 = add i64 %shl_ln24, i64 %p_read_1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:4 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln24, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="61">
<![CDATA[
.lr.ph:5 %sext_ln24 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:6 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln24

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.lr.ph:7 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 %tmp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln24 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph:8 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="128" op_5_bw="1" op_6_bw="0" op_7_bw="0">
<![CDATA[
.lr.ph:9 %call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i128 %buf_r, i1 %phi_ln26_loc

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="128" op_5_bw="1" op_6_bw="0" op_7_bw="0">
<![CDATA[
.lr.ph:9 %call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i128 %buf_r, i1 %phi_ln26_loc

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.lr.ph:10 %phi_ln26_loc_load = load i1 %phi_ln26_loc

]]></Node>
<StgValue><ssdm name="phi_ln26_loc_load"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="14" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.lr.ph:12 %store_ln29 = store i1 %phi_ln26_loc_load, i1 %in_val_last_V

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="13" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="12" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="11" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="10" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="9" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="52" st_id="12" stage="8" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="7" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="54" st_id="14" stage="6" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="55" st_id="15" stage="5" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="56" st_id="16" stage="4" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="57" st_id="17" stage="3" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="58" st_id="18" stage="2" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="59" st_id="19" stage="1" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph:11 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="60" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:13 %br_ln29 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="61" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge:0 %idx_load_1 = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load_1"/></StgValue>
</operation>

<operation id="62" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge:1 %in_val_last_V_load = load i1 %in_val_last_V

]]></Node>
<StgValue><ssdm name="in_val_last_V_load"/></StgValue>
</operation>

<operation id="63" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:2 %sext_ln29 = sext i32 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="64" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3 %add_ln29 = add i64 %sext_ln29, i64 %idx_load_1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="65" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4 %br_ln30 = br i1 %in_val_last_V_load, void %._crit_edge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="66" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge._crit_edge:0 %store_ln30 = store i64 %add_ln29, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="67" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge._crit_edge:1 %br_ln30 = br void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="68" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="buf_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="buf_r"/></StgValue>
</port>
<port id="91" name="count7" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="count7"/></StgValue>
</port>
<port id="92" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="93" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="idx" fromId="94" toId="20">
</dataflow>
<dataflow id="96" from="StgValue_94" to="in_val_last_V" fromId="94" toId="21">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i64" to="p_read_1" fromId="97" toId="22">
</dataflow>
<dataflow id="99" from="p_read" to="p_read_1" fromId="93" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_100" to="phi_ln26_loc" fromId="100" toId="23">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="24">
</dataflow>
<dataflow id="104" from="count7" to="specinterface_ln0" fromId="91" toId="24">
</dataflow>
<dataflow id="106" from="empty_15" to="specinterface_ln0" fromId="105" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="111" from="empty_1" to="specinterface_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="112" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="114" from="empty_1" to="specinterface_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="115" from="empty_1" to="specinterface_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="116" from="empty_1" to="specinterface_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="117" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="24">
</dataflow>
<dataflow id="121" from="empty_1" to="specinterface_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="122" from="empty_1" to="specinterface_ln0" fromId="110" toId="24">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="25">
</dataflow>
<dataflow id="124" from="buf_r" to="specinterface_ln0" fromId="90" toId="25">
</dataflow>
<dataflow id="125" from="empty_15" to="specinterface_ln0" fromId="105" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="128" from="empty_1" to="specinterface_ln0" fromId="110" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="110" toId="25">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="110" toId="25">
</dataflow>
<dataflow id="133" from="empty_1" to="specinterface_ln0" fromId="110" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="135" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="136" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="137" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="25">
</dataflow>
<dataflow id="138" from="empty_1" to="specinterface_ln0" fromId="110" toId="25">
</dataflow>
<dataflow id="139" from="empty_1" to="specinterface_ln0" fromId="110" toId="25">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="26">
</dataflow>
<dataflow id="141" from="gmem0" to="specinterface_ln0" fromId="92" toId="26">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="142" toId="26">
</dataflow>
<dataflow id="144" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="26">
</dataflow>
<dataflow id="146" from="empty_1" to="specinterface_ln0" fromId="110" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specinterface_ln0" fromId="147" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_149" to="specinterface_ln0" fromId="149" toId="26">
</dataflow>
<dataflow id="152" from="empty_2" to="specinterface_ln0" fromId="151" toId="26">
</dataflow>
<dataflow id="154" from="empty_3" to="specinterface_ln0" fromId="153" toId="26">
</dataflow>
<dataflow id="155" from="empty_1" to="specinterface_ln0" fromId="110" toId="26">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="26">
</dataflow>
<dataflow id="159" from="StgValue_156" to="specinterface_ln0" fromId="156" toId="26">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specinterface_ln0" fromId="160" toId="26">
</dataflow>
<dataflow id="162" from="empty_1" to="specinterface_ln0" fromId="110" toId="26">
</dataflow>
<dataflow id="163" from="empty_1" to="specinterface_ln0" fromId="110" toId="26">
</dataflow>
<dataflow id="165" from="StgValue_164" to="store_ln22" fromId="164" toId="27">
</dataflow>
<dataflow id="166" from="idx" to="store_ln22" fromId="20" toId="27">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopName" to="specloopname_ln21" fromId="167" toId="29">
</dataflow>
<dataflow id="170" from="empty_11" to="specloopname_ln21" fromId="169" toId="29">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="tmp" fromId="171" toId="30">
</dataflow>
<dataflow id="173" from="count7" to="tmp" fromId="91" toId="30">
</dataflow>
<dataflow id="174" from="tmp" to="icmp_ln24" fromId="30" toId="31">
</dataflow>
<dataflow id="175" from="StgValue_107" to="icmp_ln24" fromId="107" toId="31">
</dataflow>
<dataflow id="176" from="icmp_ln24" to="br_ln24" fromId="31" toId="32">
</dataflow>
<dataflow id="177" from="idx" to="idx_load" fromId="20" toId="33">
</dataflow>
<dataflow id="178" from="idx_load" to="shl_ln24" fromId="33" toId="34">
</dataflow>
<dataflow id="180" from="StgValue_179" to="shl_ln24" fromId="179" toId="34">
</dataflow>
<dataflow id="181" from="shl_ln24" to="add_ln24" fromId="34" toId="35">
</dataflow>
<dataflow id="182" from="p_read_1" to="add_ln24" fromId="22" toId="35">
</dataflow>
<dataflow id="184" from="_ssdm_op_PartSelect.i61.i64.i32.i32" to="trunc_ln" fromId="183" toId="36">
</dataflow>
<dataflow id="185" from="add_ln24" to="trunc_ln" fromId="35" toId="36">
</dataflow>
<dataflow id="187" from="StgValue_186" to="trunc_ln" fromId="186" toId="36">
</dataflow>
<dataflow id="189" from="StgValue_188" to="trunc_ln" fromId="188" toId="36">
</dataflow>
<dataflow id="190" from="trunc_ln" to="sext_ln24" fromId="36" toId="37">
</dataflow>
<dataflow id="191" from="gmem0" to="gmem0_addr" fromId="92" toId="38">
</dataflow>
<dataflow id="192" from="sext_ln24" to="gmem0_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="194" from="_ssdm_op_WriteReq.m_axi.p1i64" to="empty" fromId="193" toId="39">
</dataflow>
<dataflow id="195" from="gmem0_addr" to="empty" fromId="38" toId="39">
</dataflow>
<dataflow id="196" from="tmp" to="empty" fromId="30" toId="39">
</dataflow>
<dataflow id="197" from="tmp" to="trunc_ln24" fromId="30" toId="40">
</dataflow>
<dataflow id="199" from="_ssdm_op_Wait" to="empty_25" fromId="198" toId="41">
</dataflow>
<dataflow id="201" from="streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2" to="call_ln24" fromId="200" toId="42">
</dataflow>
<dataflow id="202" from="gmem0" to="call_ln24" fromId="92" toId="42">
</dataflow>
<dataflow id="203" from="trunc_ln" to="call_ln24" fromId="36" toId="42">
</dataflow>
<dataflow id="204" from="trunc_ln24" to="call_ln24" fromId="40" toId="42">
</dataflow>
<dataflow id="205" from="buf_r" to="call_ln24" fromId="90" toId="42">
</dataflow>
<dataflow id="206" from="phi_ln26_loc" to="call_ln24" fromId="23" toId="42">
</dataflow>
<dataflow id="207" from="streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2" to="call_ln24" fromId="200" toId="43">
</dataflow>
<dataflow id="208" from="gmem0" to="call_ln24" fromId="92" toId="43">
</dataflow>
<dataflow id="209" from="trunc_ln" to="call_ln24" fromId="36" toId="43">
</dataflow>
<dataflow id="210" from="trunc_ln24" to="call_ln24" fromId="40" toId="43">
</dataflow>
<dataflow id="211" from="buf_r" to="call_ln24" fromId="90" toId="43">
</dataflow>
<dataflow id="212" from="phi_ln26_loc" to="call_ln24" fromId="23" toId="43">
</dataflow>
<dataflow id="213" from="phi_ln26_loc" to="phi_ln26_loc_load" fromId="23" toId="44">
</dataflow>
<dataflow id="215" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="45">
</dataflow>
<dataflow id="216" from="gmem0_addr" to="empty_26" fromId="38" toId="45">
</dataflow>
<dataflow id="217" from="phi_ln26_loc_load" to="store_ln29" fromId="44" toId="46">
</dataflow>
<dataflow id="218" from="in_val_last_V" to="store_ln29" fromId="21" toId="46">
</dataflow>
<dataflow id="219" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="47">
</dataflow>
<dataflow id="220" from="gmem0_addr" to="empty_26" fromId="38" toId="47">
</dataflow>
<dataflow id="221" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="48">
</dataflow>
<dataflow id="222" from="gmem0_addr" to="empty_26" fromId="38" toId="48">
</dataflow>
<dataflow id="223" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="49">
</dataflow>
<dataflow id="224" from="gmem0_addr" to="empty_26" fromId="38" toId="49">
</dataflow>
<dataflow id="225" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="50">
</dataflow>
<dataflow id="226" from="gmem0_addr" to="empty_26" fromId="38" toId="50">
</dataflow>
<dataflow id="227" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="51">
</dataflow>
<dataflow id="228" from="gmem0_addr" to="empty_26" fromId="38" toId="51">
</dataflow>
<dataflow id="229" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="52">
</dataflow>
<dataflow id="230" from="gmem0_addr" to="empty_26" fromId="38" toId="52">
</dataflow>
<dataflow id="231" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="53">
</dataflow>
<dataflow id="232" from="gmem0_addr" to="empty_26" fromId="38" toId="53">
</dataflow>
<dataflow id="233" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="54">
</dataflow>
<dataflow id="234" from="gmem0_addr" to="empty_26" fromId="38" toId="54">
</dataflow>
<dataflow id="235" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="55">
</dataflow>
<dataflow id="236" from="gmem0_addr" to="empty_26" fromId="38" toId="55">
</dataflow>
<dataflow id="237" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="56">
</dataflow>
<dataflow id="238" from="gmem0_addr" to="empty_26" fromId="38" toId="56">
</dataflow>
<dataflow id="239" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="57">
</dataflow>
<dataflow id="240" from="gmem0_addr" to="empty_26" fromId="38" toId="57">
</dataflow>
<dataflow id="241" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="58">
</dataflow>
<dataflow id="242" from="gmem0_addr" to="empty_26" fromId="38" toId="58">
</dataflow>
<dataflow id="243" from="_ssdm_op_WriteResp.m_axi.p1i64" to="empty_26" fromId="214" toId="59">
</dataflow>
<dataflow id="244" from="gmem0_addr" to="empty_26" fromId="38" toId="59">
</dataflow>
<dataflow id="245" from="idx" to="idx_load_1" fromId="20" toId="61">
</dataflow>
<dataflow id="246" from="in_val_last_V" to="in_val_last_V_load" fromId="21" toId="62">
</dataflow>
<dataflow id="247" from="tmp" to="sext_ln29" fromId="30" toId="63">
</dataflow>
<dataflow id="248" from="sext_ln29" to="add_ln29" fromId="63" toId="64">
</dataflow>
<dataflow id="249" from="idx_load_1" to="add_ln29" fromId="61" toId="64">
</dataflow>
<dataflow id="250" from="in_val_last_V_load" to="br_ln30" fromId="62" toId="65">
</dataflow>
<dataflow id="251" from="add_ln29" to="store_ln30" fromId="64" toId="66">
</dataflow>
<dataflow id="252" from="idx" to="store_ln30" fromId="20" toId="66">
</dataflow>
<dataflow id="253" from="icmp_ln24" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="254" from="icmp_ln24" to="StgValue_19" fromId="31" toId="19">
</dataflow>
<dataflow id="255" from="in_val_last_V_load" to="StgValue_19" fromId="62" toId="19">
</dataflow>
</dataflows>


</stg>
