// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _wrapper_HH_
#define _wrapper_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Kernel64x64.h"
#include "wrapper_array_bufhbi.h"
#include "wrapper_array_bufjbC.h"
#include "wrapper_bondary_nlbW.h"
#include "wrapper_bondary_wpcA.h"
#include "wrapper_AXILiteS_s_axi.h"
#include "wrapper_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct wrapper : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const7;


    // Module declarations
    wrapper(sc_module_name name);
    SC_HAS_PROCESS(wrapper);

    ~wrapper();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    wrapper_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* wrapper_AXILiteS_s_axi_U;
    wrapper_gmem_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* wrapper_gmem_m_axi_U;
    wrapper_array_bufhbi* array_buffer_0_0_U;
    wrapper_array_bufhbi* array_buffer_0_1_U;
    wrapper_array_bufjbC* array_buffer_1_0_U;
    wrapper_array_bufjbC* array_buffer_1_1_U;
    wrapper_bondary_nlbW* bondary_n_buffer_0_U;
    wrapper_bondary_nlbW* bondary_n_buffer_1_U;
    wrapper_bondary_nlbW* bondary_s_buffer_0_U;
    wrapper_bondary_nlbW* bondary_s_buffer_1_U;
    wrapper_bondary_wpcA* bondary_w_buffer_0_U;
    wrapper_bondary_wpcA* bondary_w_buffer_1_U;
    wrapper_bondary_wpcA* bondary_e_buffer_0_U;
    wrapper_bondary_wpcA* bondary_e_buffer_1_U;
    Kernel64x64* grp_Kernel64x64_fu_610;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<38> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > initial_array;
    sc_signal< sc_lv<32> > bondary_n;
    sc_signal< sc_lv<32> > bondary_s;
    sc_signal< sc_lv<32> > bondary_w;
    sc_signal< sc_lv<32> > bondary_e;
    sc_signal< sc_lv<32> > coef_tij;
    sc_signal< sc_lv<32> > coef_ti;
    sc_signal< sc_lv<32> > coef_tj;
    sc_signal< sc_lv<32> > iter;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter7_reg;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382_pp5_iter1_reg;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter7;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382_pp5_iter6_reg;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_lv<32> > gmem_AWADDR;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_lv<32> > gmem_ARLEN;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<13> > indvar_flatten_reg_500;
    sc_signal< sc_lv<7> > i_0_reg_511;
    sc_signal< sc_lv<7> > j_0_reg_522;
    sc_signal< sc_lv<7> > i1_0_reg_533;
    sc_signal< sc_lv<7> > i2_0_reg_544;
    sc_signal< sc_lv<7> > i3_0_reg_555;
    sc_signal< sc_lv<7> > i4_0_reg_566;
    sc_signal< sc_lv<13> > indvar_flatten6_reg_577;
    sc_signal< sc_lv<7> > i5_0_reg_588;
    sc_signal< sc_lv<7> > j6_0_reg_599;
    sc_signal< sc_lv<32> > iter_read_reg_1185;
    sc_signal< sc_lv<32> > coef_tj_read_reg_1190;
    sc_signal< sc_lv<32> > coef_ti_read_reg_1195;
    sc_signal< sc_lv<32> > coef_tij_read_reg_1200;
    sc_signal< sc_lv<32> > gmem_addr_reg_1205;
    sc_signal< sc_lv<32> > gmem_addr_1_reg_1211;
    sc_signal< sc_lv<32> > gmem_addr_2_reg_1217;
    sc_signal< sc_lv<32> > gmem_addr_3_reg_1223;
    sc_signal< sc_lv<31> > p_cast_fu_720_p1;
    sc_signal< sc_lv<31> > p_cast_reg_1229;
    sc_signal< sc_lv<1> > icmp_ln33_fu_724_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln33_reg_1235_pp0_iter6_reg;
    sc_signal< sc_lv<13> > add_ln33_fu_730_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<7> > select_ln38_1_fu_756_p3;
    sc_signal< sc_lv<7> > select_ln38_1_reg_1244;
    sc_signal< sc_lv<1> > trunc_ln38_fu_776_p1;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter1_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter2_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter3_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter4_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter5_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter6_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter7_reg;
    sc_signal< sc_lv<1> > trunc_ln38_reg_1249_pp0_iter8_reg;
    sc_signal< sc_lv<31> > add_ln38_1_fu_816_p2;
    sc_signal< sc_lv<31> > add_ln38_1_reg_1253;
    sc_signal< sc_lv<1> > trunc_ln38_1_fu_821_p1;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter1_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter2_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter3_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter4_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter5_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter6_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter7_reg;
    sc_signal< sc_lv<1> > trunc_ln38_1_reg_1258_pp0_iter8_reg;
    sc_signal< sc_lv<12> > add_ln38_2_fu_839_p2;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter1_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter2_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter3_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter4_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter5_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter6_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter7_reg;
    sc_signal< sc_lv<12> > add_ln38_2_reg_1262_pp0_iter8_reg;
    sc_signal< sc_lv<7> > j_fu_845_p2;
    sc_signal< sc_lv<32> > gmem_addr_4_read_reg_1278;
    sc_signal< sc_lv<1> > icmp_ln42_fu_868_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<7> > i_fu_874_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > trunc_ln45_fu_880_p1;
    sc_signal< sc_lv<1> > trunc_ln45_reg_1295;
    sc_signal< sc_lv<1> > trunc_ln45_reg_1295_pp1_iter1_reg;
    sc_signal< sc_lv<6> > lshr_ln_reg_1299;
    sc_signal< sc_lv<6> > lshr_ln_reg_1299_pp1_iter1_reg;
    sc_signal< sc_lv<32> > gmem_addr_3_read_reg_1304;
    sc_signal< sc_lv<1> > icmp_ln48_fu_899_p2;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<7> > i_3_fu_905_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > trunc_ln51_fu_911_p1;
    sc_signal< sc_lv<1> > trunc_ln51_reg_1319;
    sc_signal< sc_lv<1> > trunc_ln51_reg_1319_pp2_iter1_reg;
    sc_signal< sc_lv<6> > lshr_ln1_reg_1323;
    sc_signal< sc_lv<6> > lshr_ln1_reg_1323_pp2_iter1_reg;
    sc_signal< sc_lv<32> > gmem_addr_2_read_reg_1328;
    sc_signal< sc_lv<1> > icmp_ln54_fu_930_p2;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<7> > i_4_fu_936_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > trunc_ln57_fu_942_p1;
    sc_signal< sc_lv<1> > trunc_ln57_reg_1343;
    sc_signal< sc_lv<1> > trunc_ln57_reg_1343_pp3_iter1_reg;
    sc_signal< sc_lv<6> > lshr_ln2_reg_1347;
    sc_signal< sc_lv<6> > lshr_ln2_reg_1347_pp3_iter1_reg;
    sc_signal< sc_lv<32> > gmem_addr_1_read_reg_1352;
    sc_signal< sc_lv<1> > icmp_ln60_fu_961_p2;
    sc_signal< bool > ap_block_state49_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state50_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state51_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<7> > i_7_fu_967_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<1> > trunc_ln63_fu_973_p1;
    sc_signal< sc_lv<1> > trunc_ln63_reg_1367;
    sc_signal< sc_lv<1> > trunc_ln63_reg_1367_pp4_iter1_reg;
    sc_signal< sc_lv<6> > lshr_ln3_reg_1371;
    sc_signal< sc_lv<6> > lshr_ln3_reg_1371_pp4_iter1_reg;
    sc_signal< sc_lv<32> > gmem_addr_read_reg_1376;
    sc_signal< sc_lv<1> > icmp_ln78_fu_992_p2;
    sc_signal< bool > ap_block_state54_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state55_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state55_io;
    sc_signal< bool > ap_block_state56_pp5_stage0_iter2;
    sc_signal< bool > ap_block_state56_io;
    sc_signal< bool > ap_block_state57_pp5_stage0_iter3;
    sc_signal< bool > ap_block_state58_pp5_stage0_iter4;
    sc_signal< bool > ap_block_state59_pp5_stage0_iter5;
    sc_signal< bool > ap_block_state60_pp5_stage0_iter6;
    sc_signal< bool > ap_block_state61_pp5_stage0_iter7;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382_pp5_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382_pp5_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382_pp5_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln78_reg_1382_pp5_iter5_reg;
    sc_signal< sc_lv<13> > add_ln78_fu_998_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<7> > select_ln83_4_fu_1024_p3;
    sc_signal< sc_lv<7> > select_ln83_4_reg_1391;
    sc_signal< sc_lv<1> > trunc_ln83_fu_1044_p1;
    sc_signal< sc_lv<1> > trunc_ln83_reg_1396;
    sc_signal< sc_lv<31> > add_ln83_1_fu_1084_p2;
    sc_signal< sc_lv<31> > add_ln83_1_reg_1403;
    sc_signal< sc_lv<1> > trunc_ln83_1_fu_1089_p1;
    sc_signal< sc_lv<1> > trunc_ln83_1_reg_1408;
    sc_signal< sc_lv<7> > j_1_fu_1121_p2;
    sc_signal< sc_lv<32> > select_ln83_2_fu_1177_p3;
    sc_signal< sc_lv<32> > select_ln83_2_reg_1446;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state29;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state39;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state49;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_ap_ready;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_ap_done;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state54;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter6;
    sc_signal< sc_lv<10> > array_buffer_0_0_address0;
    sc_signal< sc_logic > array_buffer_0_0_ce0;
    sc_signal< sc_logic > array_buffer_0_0_we0;
    sc_signal< sc_lv<32> > array_buffer_0_0_d0;
    sc_signal< sc_lv<32> > array_buffer_0_0_q0;
    sc_signal< sc_logic > array_buffer_0_0_ce1;
    sc_signal< sc_lv<32> > array_buffer_0_0_q1;
    sc_signal< sc_lv<10> > array_buffer_0_1_address0;
    sc_signal< sc_logic > array_buffer_0_1_ce0;
    sc_signal< sc_logic > array_buffer_0_1_we0;
    sc_signal< sc_lv<32> > array_buffer_0_1_d0;
    sc_signal< sc_lv<32> > array_buffer_0_1_q0;
    sc_signal< sc_logic > array_buffer_0_1_ce1;
    sc_signal< sc_lv<32> > array_buffer_0_1_q1;
    sc_signal< sc_lv<10> > array_buffer_1_0_address0;
    sc_signal< sc_logic > array_buffer_1_0_ce0;
    sc_signal< sc_logic > array_buffer_1_0_we0;
    sc_signal< sc_lv<32> > array_buffer_1_0_q0;
    sc_signal< sc_logic > array_buffer_1_0_ce1;
    sc_signal< sc_logic > array_buffer_1_0_we1;
    sc_signal< sc_lv<32> > array_buffer_1_0_q1;
    sc_signal< sc_lv<10> > array_buffer_1_1_address0;
    sc_signal< sc_logic > array_buffer_1_1_ce0;
    sc_signal< sc_logic > array_buffer_1_1_we0;
    sc_signal< sc_lv<32> > array_buffer_1_1_q0;
    sc_signal< sc_logic > array_buffer_1_1_ce1;
    sc_signal< sc_logic > array_buffer_1_1_we1;
    sc_signal< sc_lv<32> > array_buffer_1_1_q1;
    sc_signal< sc_lv<5> > bondary_n_buffer_0_address0;
    sc_signal< sc_logic > bondary_n_buffer_0_ce0;
    sc_signal< sc_logic > bondary_n_buffer_0_we0;
    sc_signal< sc_lv<32> > bondary_n_buffer_0_q0;
    sc_signal< sc_lv<5> > bondary_n_buffer_1_address0;
    sc_signal< sc_logic > bondary_n_buffer_1_ce0;
    sc_signal< sc_logic > bondary_n_buffer_1_we0;
    sc_signal< sc_lv<32> > bondary_n_buffer_1_q0;
    sc_signal< sc_lv<5> > bondary_s_buffer_0_address0;
    sc_signal< sc_logic > bondary_s_buffer_0_ce0;
    sc_signal< sc_logic > bondary_s_buffer_0_we0;
    sc_signal< sc_lv<32> > bondary_s_buffer_0_q0;
    sc_signal< sc_lv<5> > bondary_s_buffer_1_address0;
    sc_signal< sc_logic > bondary_s_buffer_1_ce0;
    sc_signal< sc_logic > bondary_s_buffer_1_we0;
    sc_signal< sc_lv<32> > bondary_s_buffer_1_q0;
    sc_signal< sc_lv<5> > bondary_w_buffer_0_address0;
    sc_signal< sc_logic > bondary_w_buffer_0_ce0;
    sc_signal< sc_logic > bondary_w_buffer_0_we0;
    sc_signal< sc_lv<32> > bondary_w_buffer_0_q0;
    sc_signal< sc_logic > bondary_w_buffer_0_ce1;
    sc_signal< sc_lv<32> > bondary_w_buffer_0_q1;
    sc_signal< sc_lv<5> > bondary_w_buffer_1_address0;
    sc_signal< sc_logic > bondary_w_buffer_1_ce0;
    sc_signal< sc_logic > bondary_w_buffer_1_we0;
    sc_signal< sc_lv<32> > bondary_w_buffer_1_q0;
    sc_signal< sc_logic > bondary_w_buffer_1_ce1;
    sc_signal< sc_lv<32> > bondary_w_buffer_1_q1;
    sc_signal< sc_lv<5> > bondary_e_buffer_0_address0;
    sc_signal< sc_logic > bondary_e_buffer_0_ce0;
    sc_signal< sc_logic > bondary_e_buffer_0_we0;
    sc_signal< sc_lv<32> > bondary_e_buffer_0_q0;
    sc_signal< sc_logic > bondary_e_buffer_0_ce1;
    sc_signal< sc_lv<32> > bondary_e_buffer_0_q1;
    sc_signal< sc_lv<5> > bondary_e_buffer_1_address0;
    sc_signal< sc_logic > bondary_e_buffer_1_ce0;
    sc_signal< sc_logic > bondary_e_buffer_1_we0;
    sc_signal< sc_lv<32> > bondary_e_buffer_1_q0;
    sc_signal< sc_logic > bondary_e_buffer_1_ce1;
    sc_signal< sc_lv<32> > bondary_e_buffer_1_q1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_ap_start;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_ap_idle;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_0_0_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_0_0_ce0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_0_0_we0;
    sc_signal< sc_lv<32> > grp_Kernel64x64_fu_610_array_buffer_0_0_d0;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_0_0_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_0_0_ce1;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_0_1_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_0_1_ce0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_0_1_we0;
    sc_signal< sc_lv<32> > grp_Kernel64x64_fu_610_array_buffer_0_1_d0;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_0_1_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_0_1_ce1;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_1_0_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_1_0_ce0;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_1_0_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_1_0_ce1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_1_0_we1;
    sc_signal< sc_lv<32> > grp_Kernel64x64_fu_610_array_buffer_1_0_d1;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_1_1_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_1_1_ce0;
    sc_signal< sc_lv<10> > grp_Kernel64x64_fu_610_array_buffer_1_1_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_1_1_ce1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_array_buffer_1_1_we1;
    sc_signal< sc_lv<32> > grp_Kernel64x64_fu_610_array_buffer_1_1_d1;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_n_buffer_0_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_n_buffer_0_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_n_buffer_1_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_n_buffer_1_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_s_buffer_0_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_s_buffer_0_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_s_buffer_1_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_s_buffer_1_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_w_buffer_0_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_w_buffer_0_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_w_buffer_0_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_w_buffer_0_ce1;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_w_buffer_1_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_w_buffer_1_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_w_buffer_1_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_w_buffer_1_ce1;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_e_buffer_0_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_e_buffer_0_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_e_buffer_0_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_e_buffer_0_ce1;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_e_buffer_1_address0;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_e_buffer_1_ce0;
    sc_signal< sc_lv<5> > grp_Kernel64x64_fu_610_bondary_e_buffer_1_address1;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_bondary_e_buffer_1_ce1;
    sc_signal< sc_lv<7> > ap_phi_mux_i_0_phi_fu_515_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_i5_0_phi_fu_592_p4;
    sc_signal< sc_logic > grp_Kernel64x64_fu_610_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<64> > zext_ln38_5_fu_861_p1;
    sc_signal< sc_lv<64> > zext_ln45_fu_894_p1;
    sc_signal< sc_lv<64> > zext_ln51_fu_925_p1;
    sc_signal< sc_lv<64> > zext_ln57_fu_956_p1;
    sc_signal< sc_lv<64> > zext_ln63_fu_987_p1;
    sc_signal< sc_lv<64> > zext_ln83_6_fu_1113_p1;
    sc_signal< sc_lv<64> > empty_fu_640_p1;
    sc_signal< sc_lv<64> > empty_9_fu_660_p1;
    sc_signal< sc_lv<64> > empty_10_fu_680_p1;
    sc_signal< sc_lv<64> > empty_11_fu_700_p1;
    sc_signal< sc_lv<64> > zext_ln38_3_fu_851_p1;
    sc_signal< sc_lv<64> > zext_ln83_4_fu_1132_p1;
    sc_signal< bool > ap_block_pp5_stage0_01001;
    sc_signal< sc_lv<30> > bondary_e9_fu_630_p4;
    sc_signal< sc_lv<30> > bondary_w7_fu_650_p4;
    sc_signal< sc_lv<30> > bondary_s5_fu_670_p4;
    sc_signal< sc_lv<30> > bondary_n3_fu_690_p4;
    sc_signal< sc_lv<30> > tmp_10_fu_710_p4;
    sc_signal< sc_lv<1> > icmp_ln35_fu_742_p2;
    sc_signal< sc_lv<7> > i_2_fu_736_p2;
    sc_signal< sc_lv<13> > tmp_6_fu_764_p3;
    sc_signal< sc_lv<6> > zext_ln38_2_mid2_v_fu_780_p4;
    sc_signal< sc_lv<11> > tmp_7_fu_790_p3;
    sc_signal< sc_lv<7> > select_ln38_fu_748_p3;
    sc_signal< sc_lv<14> > zext_ln38_fu_772_p1;
    sc_signal< sc_lv<14> > zext_ln38_1_fu_802_p1;
    sc_signal< sc_lv<14> > add_ln38_fu_806_p2;
    sc_signal< sc_lv<31> > zext_ln38_2_fu_812_p1;
    sc_signal< sc_lv<6> > tmp_11_fu_825_p4;
    sc_signal< sc_lv<12> > zext_ln36_fu_798_p1;
    sc_signal< sc_lv<12> > zext_ln38_4_fu_835_p1;
    sc_signal< sc_lv<1> > icmp_ln80_fu_1010_p2;
    sc_signal< sc_lv<7> > i_6_fu_1004_p2;
    sc_signal< sc_lv<13> > tmp_8_fu_1032_p3;
    sc_signal< sc_lv<6> > zext_ln83_2_mid2_v_fu_1048_p4;
    sc_signal< sc_lv<11> > tmp_9_fu_1058_p3;
    sc_signal< sc_lv<7> > select_ln83_3_fu_1016_p3;
    sc_signal< sc_lv<14> > zext_ln83_fu_1040_p1;
    sc_signal< sc_lv<14> > zext_ln83_2_fu_1070_p1;
    sc_signal< sc_lv<14> > add_ln83_fu_1074_p2;
    sc_signal< sc_lv<31> > zext_ln83_3_fu_1080_p1;
    sc_signal< sc_lv<6> > tmp_12_fu_1093_p4;
    sc_signal< sc_lv<12> > zext_ln83_1_fu_1066_p1;
    sc_signal< sc_lv<12> > zext_ln83_5_fu_1103_p1;
    sc_signal< sc_lv<12> > add_ln83_2_fu_1107_p2;
    sc_signal< sc_lv<1> > xor_ln83_fu_1127_p2;
    sc_signal< sc_lv<1> > and_ln83_fu_1142_p2;
    sc_signal< sc_lv<1> > xor_ln83_1_fu_1155_p2;
    sc_signal< sc_lv<1> > and_ln83_1_fu_1160_p2;
    sc_signal< sc_lv<32> > select_ln83_fu_1147_p3;
    sc_signal< sc_lv<1> > and_ln83_2_fu_1173_p2;
    sc_signal< sc_lv<32> > select_ln83_1_fu_1165_p3;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_lv<38> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<38> ap_ST_fsm_state1;
    static const sc_lv<38> ap_ST_fsm_pp0_stage0;
    static const sc_lv<38> ap_ST_fsm_state12;
    static const sc_lv<38> ap_ST_fsm_state13;
    static const sc_lv<38> ap_ST_fsm_state14;
    static const sc_lv<38> ap_ST_fsm_state15;
    static const sc_lv<38> ap_ST_fsm_state16;
    static const sc_lv<38> ap_ST_fsm_state17;
    static const sc_lv<38> ap_ST_fsm_state18;
    static const sc_lv<38> ap_ST_fsm_pp1_stage0;
    static const sc_lv<38> ap_ST_fsm_state22;
    static const sc_lv<38> ap_ST_fsm_state23;
    static const sc_lv<38> ap_ST_fsm_state24;
    static const sc_lv<38> ap_ST_fsm_state25;
    static const sc_lv<38> ap_ST_fsm_state26;
    static const sc_lv<38> ap_ST_fsm_state27;
    static const sc_lv<38> ap_ST_fsm_state28;
    static const sc_lv<38> ap_ST_fsm_pp2_stage0;
    static const sc_lv<38> ap_ST_fsm_state32;
    static const sc_lv<38> ap_ST_fsm_state33;
    static const sc_lv<38> ap_ST_fsm_state34;
    static const sc_lv<38> ap_ST_fsm_state35;
    static const sc_lv<38> ap_ST_fsm_state36;
    static const sc_lv<38> ap_ST_fsm_state37;
    static const sc_lv<38> ap_ST_fsm_state38;
    static const sc_lv<38> ap_ST_fsm_pp3_stage0;
    static const sc_lv<38> ap_ST_fsm_state42;
    static const sc_lv<38> ap_ST_fsm_state43;
    static const sc_lv<38> ap_ST_fsm_state44;
    static const sc_lv<38> ap_ST_fsm_state45;
    static const sc_lv<38> ap_ST_fsm_state46;
    static const sc_lv<38> ap_ST_fsm_state47;
    static const sc_lv<38> ap_ST_fsm_state48;
    static const sc_lv<38> ap_ST_fsm_pp4_stage0;
    static const sc_lv<38> ap_ST_fsm_state52;
    static const sc_lv<38> ap_ST_fsm_state53;
    static const sc_lv<38> ap_ST_fsm_pp5_stage0;
    static const sc_lv<38> ap_ST_fsm_state62;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_21;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_24;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_25;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_add_ln33_fu_730_p2();
    void thread_add_ln38_1_fu_816_p2();
    void thread_add_ln38_2_fu_839_p2();
    void thread_add_ln38_fu_806_p2();
    void thread_add_ln78_fu_998_p2();
    void thread_add_ln83_1_fu_1084_p2();
    void thread_add_ln83_2_fu_1107_p2();
    void thread_add_ln83_fu_1074_p2();
    void thread_and_ln83_1_fu_1160_p2();
    void thread_and_ln83_2_fu_1173_p2();
    void thread_and_ln83_fu_1142_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state62();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_01001();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state29_pp2_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp2_stage0_iter1();
    void thread_ap_block_state31_pp2_stage0_iter2();
    void thread_ap_block_state39_pp3_stage0_iter0();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp3_stage0_iter1();
    void thread_ap_block_state41_pp3_stage0_iter2();
    void thread_ap_block_state49_pp4_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp4_stage0_iter1();
    void thread_ap_block_state51_pp4_stage0_iter2();
    void thread_ap_block_state54_pp5_stage0_iter0();
    void thread_ap_block_state55_io();
    void thread_ap_block_state55_pp5_stage0_iter1();
    void thread_ap_block_state56_io();
    void thread_ap_block_state56_pp5_stage0_iter2();
    void thread_ap_block_state57_pp5_stage0_iter3();
    void thread_ap_block_state58_pp5_stage0_iter4();
    void thread_ap_block_state59_pp5_stage0_iter5();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp5_stage0_iter6();
    void thread_ap_block_state61_pp5_stage0_iter7();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state29();
    void thread_ap_condition_pp3_exit_iter0_state39();
    void thread_ap_condition_pp4_exit_iter0_state49();
    void thread_ap_condition_pp5_exit_iter0_state54();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_phi_mux_i5_0_phi_fu_592_p4();
    void thread_ap_phi_mux_i_0_phi_fu_515_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_array_buffer_0_0_address0();
    void thread_array_buffer_0_0_ce0();
    void thread_array_buffer_0_0_ce1();
    void thread_array_buffer_0_0_d0();
    void thread_array_buffer_0_0_we0();
    void thread_array_buffer_0_1_address0();
    void thread_array_buffer_0_1_ce0();
    void thread_array_buffer_0_1_ce1();
    void thread_array_buffer_0_1_d0();
    void thread_array_buffer_0_1_we0();
    void thread_array_buffer_1_0_address0();
    void thread_array_buffer_1_0_ce0();
    void thread_array_buffer_1_0_ce1();
    void thread_array_buffer_1_0_we0();
    void thread_array_buffer_1_0_we1();
    void thread_array_buffer_1_1_address0();
    void thread_array_buffer_1_1_ce0();
    void thread_array_buffer_1_1_ce1();
    void thread_array_buffer_1_1_we0();
    void thread_array_buffer_1_1_we1();
    void thread_bondary_e9_fu_630_p4();
    void thread_bondary_e_buffer_0_address0();
    void thread_bondary_e_buffer_0_ce0();
    void thread_bondary_e_buffer_0_ce1();
    void thread_bondary_e_buffer_0_we0();
    void thread_bondary_e_buffer_1_address0();
    void thread_bondary_e_buffer_1_ce0();
    void thread_bondary_e_buffer_1_ce1();
    void thread_bondary_e_buffer_1_we0();
    void thread_bondary_n3_fu_690_p4();
    void thread_bondary_n_buffer_0_address0();
    void thread_bondary_n_buffer_0_ce0();
    void thread_bondary_n_buffer_0_we0();
    void thread_bondary_n_buffer_1_address0();
    void thread_bondary_n_buffer_1_ce0();
    void thread_bondary_n_buffer_1_we0();
    void thread_bondary_s5_fu_670_p4();
    void thread_bondary_s_buffer_0_address0();
    void thread_bondary_s_buffer_0_ce0();
    void thread_bondary_s_buffer_0_we0();
    void thread_bondary_s_buffer_1_address0();
    void thread_bondary_s_buffer_1_ce0();
    void thread_bondary_s_buffer_1_we0();
    void thread_bondary_w7_fu_650_p4();
    void thread_bondary_w_buffer_0_address0();
    void thread_bondary_w_buffer_0_ce0();
    void thread_bondary_w_buffer_0_ce1();
    void thread_bondary_w_buffer_0_we0();
    void thread_bondary_w_buffer_1_address0();
    void thread_bondary_w_buffer_1_ce0();
    void thread_bondary_w_buffer_1_ce1();
    void thread_bondary_w_buffer_1_we0();
    void thread_empty_10_fu_680_p1();
    void thread_empty_11_fu_700_p1();
    void thread_empty_9_fu_660_p1();
    void thread_empty_fu_640_p1();
    void thread_gmem_ARADDR();
    void thread_gmem_ARLEN();
    void thread_gmem_ARVALID();
    void thread_gmem_AWADDR();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_Kernel64x64_fu_610_ap_start();
    void thread_i_2_fu_736_p2();
    void thread_i_3_fu_905_p2();
    void thread_i_4_fu_936_p2();
    void thread_i_6_fu_1004_p2();
    void thread_i_7_fu_967_p2();
    void thread_i_fu_874_p2();
    void thread_icmp_ln33_fu_724_p2();
    void thread_icmp_ln35_fu_742_p2();
    void thread_icmp_ln42_fu_868_p2();
    void thread_icmp_ln48_fu_899_p2();
    void thread_icmp_ln54_fu_930_p2();
    void thread_icmp_ln60_fu_961_p2();
    void thread_icmp_ln78_fu_992_p2();
    void thread_icmp_ln80_fu_1010_p2();
    void thread_j_1_fu_1121_p2();
    void thread_j_fu_845_p2();
    void thread_p_cast_fu_720_p1();
    void thread_select_ln38_1_fu_756_p3();
    void thread_select_ln38_fu_748_p3();
    void thread_select_ln83_1_fu_1165_p3();
    void thread_select_ln83_2_fu_1177_p3();
    void thread_select_ln83_3_fu_1016_p3();
    void thread_select_ln83_4_fu_1024_p3();
    void thread_select_ln83_fu_1147_p3();
    void thread_tmp_10_fu_710_p4();
    void thread_tmp_11_fu_825_p4();
    void thread_tmp_12_fu_1093_p4();
    void thread_tmp_6_fu_764_p3();
    void thread_tmp_7_fu_790_p3();
    void thread_tmp_8_fu_1032_p3();
    void thread_tmp_9_fu_1058_p3();
    void thread_trunc_ln38_1_fu_821_p1();
    void thread_trunc_ln38_fu_776_p1();
    void thread_trunc_ln45_fu_880_p1();
    void thread_trunc_ln51_fu_911_p1();
    void thread_trunc_ln57_fu_942_p1();
    void thread_trunc_ln63_fu_973_p1();
    void thread_trunc_ln83_1_fu_1089_p1();
    void thread_trunc_ln83_fu_1044_p1();
    void thread_xor_ln83_1_fu_1155_p2();
    void thread_xor_ln83_fu_1127_p2();
    void thread_zext_ln36_fu_798_p1();
    void thread_zext_ln38_1_fu_802_p1();
    void thread_zext_ln38_2_fu_812_p1();
    void thread_zext_ln38_2_mid2_v_fu_780_p4();
    void thread_zext_ln38_3_fu_851_p1();
    void thread_zext_ln38_4_fu_835_p1();
    void thread_zext_ln38_5_fu_861_p1();
    void thread_zext_ln38_fu_772_p1();
    void thread_zext_ln45_fu_894_p1();
    void thread_zext_ln51_fu_925_p1();
    void thread_zext_ln57_fu_956_p1();
    void thread_zext_ln63_fu_987_p1();
    void thread_zext_ln83_1_fu_1066_p1();
    void thread_zext_ln83_2_fu_1070_p1();
    void thread_zext_ln83_2_mid2_v_fu_1048_p4();
    void thread_zext_ln83_3_fu_1080_p1();
    void thread_zext_ln83_4_fu_1132_p1();
    void thread_zext_ln83_5_fu_1103_p1();
    void thread_zext_ln83_6_fu_1113_p1();
    void thread_zext_ln83_fu_1040_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
