# Verilog Demo

Level: *Advanced*

This project simulates a simple Verilog design and generates human-readable output.