0.7
2020.2
May 22 2024
19:03:11
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_dds_compiler_0_0/sim/dds_dds_compiler_0_0.vhd,1735336513,vhdl,,,,dds_dds_compiler_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_sim_clk_gen_0_0/sim/dds_sim_clk_gen_0_0.v,1735336514,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/sim/dds.v,,dds_sim_clk_gen_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_xlslice_0_0/sim/dds_xlslice_0_0.v,1735336514,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_xlslice_0_1/sim/dds_xlslice_0_1.v,,dds_xlslice_0_0,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_xlslice_0_1/sim/dds_xlslice_0_1.v,1735336514,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_sim_clk_gen_0_0/sim/dds_sim_clk_gen_0_0.v,,dds_xlslice_0_1,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/sim/dds.v,1735608912,verilog,,C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.srcs/sources_1/imports/hdl/dds_wrapper.v,,dds,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.srcs/sources_1/imports/hdl/dds_wrapper.v,1735336503,verilog,,,,dds_wrapper,,,,,,,,
