{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "85cfec503691d9c8a4ddb9fe9733287cd8806ed67d1ce57bca5a0a7e9c52eeea941c03ee9269b36ecb1fd0cd43b1bd32d9ba49a3e6bb230fe6da1ba27b52a53c",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_sar_adc__N_BITS_10",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": false,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}