$comment
	File created using the following command:
		vcd file nsubburaj_lab8_vhdl.msim.vcd -direction
$end
$date
	Wed Nov 24 11:03:54 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nsubburaj_lab8_vhdl_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " LEDR [3] $end
$var wire 1 # LEDR [2] $end
$var wire 1 $ LEDR [1] $end
$var wire 1 % LEDR [0] $end
$var wire 1 & SW [7] $end
$var wire 1 ' SW [6] $end
$var wire 1 ( SW [5] $end
$var wire 1 ) SW [4] $end
$var wire 1 * SW [3] $end
$var wire 1 + SW [2] $end
$var wire 1 , SW [1] $end
$var wire 1 - SW [0] $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_SW [7] $end
$var wire 1 8 ww_SW [6] $end
$var wire 1 9 ww_SW [5] $end
$var wire 1 : ww_SW [4] $end
$var wire 1 ; ww_SW [3] $end
$var wire 1 < ww_SW [2] $end
$var wire 1 = ww_SW [1] $end
$var wire 1 > ww_SW [0] $end
$var wire 1 ? ww_LEDR [3] $end
$var wire 1 @ ww_LEDR [2] $end
$var wire 1 A ww_LEDR [1] $end
$var wire 1 B ww_LEDR [0] $end
$var wire 1 C ww_CLK $end
$var wire 1 D \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E \CLK~input_o\ $end
$var wire 1 F \CLK~inputCLKENA0_outclk\ $end
$var wire 1 G \SW[6]~input_o\ $end
$var wire 1 H \SW[7]~input_o\ $end
$var wire 1 I \SW[0]~input_o\ $end
$var wire 1 J \SW[1]~input_o\ $end
$var wire 1 K \SW[2]~input_o\ $end
$var wire 1 L \SW[3]~input_o\ $end
$var wire 1 M \SW[4]~input_o\ $end
$var wire 1 N \SW[5]~input_o\ $end
$var wire 1 O \Mux0~0_combout\ $end
$var wire 1 P \R[0]~0_combout\ $end
$var wire 1 Q \Mux1~0_combout\ $end
$var wire 1 R \Mux2~0_combout\ $end
$var wire 1 S \Mux3~0_combout\ $end
$var wire 1 T R [3] $end
$var wire 1 U R [2] $end
$var wire 1 V R [1] $end
$var wire 1 W R [0] $end
$var wire 1 X \ALT_INV_SW[5]~input_o\ $end
$var wire 1 Y \ALT_INV_SW[4]~input_o\ $end
$var wire 1 Z \ALT_INV_SW[3]~input_o\ $end
$var wire 1 [ \ALT_INV_SW[2]~input_o\ $end
$var wire 1 \ \ALT_INV_SW[6]~input_o\ $end
$var wire 1 ] \ALT_INV_SW[1]~input_o\ $end
$var wire 1 ^ \ALT_INV_SW[7]~input_o\ $end
$var wire 1 _ \ALT_INV_SW[0]~input_o\ $end
$var wire 1 ` ALT_INV_R [3] $end
$var wire 1 a ALT_INV_R [2] $end
$var wire 1 b ALT_INV_R [1] $end
$var wire 1 c ALT_INV_R [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0.
1/
x0
11
12
13
14
15
16
0C
xD
0E
0F
0G
0H
0I
0J
1K
0L
0M
1N
0O
0P
0Q
0R
0S
0X
1Y
1Z
0[
1\
1]
1^
1_
0&
0'
1(
0)
0*
1+
0,
0-
07
08
19
0:
0;
1<
0=
0>
0?
0@
0A
0B
0T
0U
0V
0W
1`
1a
1b
1c
0"
0#
0$
0%
$end
#999000
1&
1'
1)
0+
0<
1:
18
17
1H
1G
1M
0K
1[
0Y
0\
0^
1P
1O
#50000000
1!
1C
1E
1F
1T
0`
1?
1"
#100000000
