{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748844981033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748844981033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  2 13:16:20 2025 " "Processing started: Mon Jun  2 13:16:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748844981033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1748844981033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off warpper_testcase1 -c warpper_testcase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off warpper_testcase1 -c warpper_testcase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1748844981033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1748844981198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1748844981198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACS " "Found entity 1: ACS" {  } { { "../../02_rtl/ACS.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_compare_select_unit " "Found entity 1: Add_compare_select_unit" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "../../02_rtl/Add_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_metric_unit " "Found entity 1: Branch_metric_unit" {  } { { "../../02_rtl/Branch_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "../../02_rtl/Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../../02_rtl/Full_adder.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hamming_distance " "Found entity 1: Hamming_distance" {  } { { "../../02_rtl/Hamming_distance.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_to_7seg " "Found entity 1: Hex_to_7seg" {  } { { "../../02_rtl/Hex_to_7seg.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Path_metric_unit " "Found entity 1: Path_metric_unit" {  } { { "../../02_rtl/Path_metric_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Path_metric_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PISO " "Found entity 1: PISO" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Found entity 1: SIPO" {  } { { "../../02_rtl/SIPO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv 5 5 " "Found 5 design units, including 5 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Survivor_path_memory_unit " "Found entity 1: Survivor_path_memory_unit" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986381 ""} { "Info" "ISGN_ENTITY_NAME" "2 state_machine " "Found entity 2: state_machine" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986381 ""} { "Info" "ISGN_ENTITY_NAME" "3 next_state_logic " "Found entity 3: next_state_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986381 ""} { "Info" "ISGN_ENTITY_NAME" "4 state_memory " "Found entity 4: state_memory" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986381 ""} { "Info" "ISGN_ENTITY_NAME" "5 output_logic " "Found entity 5: output_logic" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Testcase1 " "Found entity 1: Testcase1" {  } { { "../../02_rtl/Testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Viterbi_decoding " "Found entity 1: Viterbi_decoding" {  } { { "../../02_rtl/Viterbi_decoding.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "warpper_testcase1.sv 1 1 " "Found 1 design units, including 1 entities, in source file warpper_testcase1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 warpper_testcase1 " "Found entity 1: warpper_testcase1" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748844986383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1748844986383 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(14) " "Verilog HDL Parameter Declaration warning at PISO.sv(14): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748844986383 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PISO PISO.sv(15) " "Verilog HDL Parameter Declaration warning at PISO.sv(15): Parameter Declaration in module \"PISO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/PISO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/PISO.sv" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748844986384 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SIPO SIPO.sv(196) " "Verilog HDL Parameter Declaration warning at SIPO.sv(196): Parameter Declaration in module \"SIPO\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/SIPO.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/SIPO.sv" 196 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1748844986384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "warpper_testcase1 " "Elaborating entity \"warpper_testcase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1748844986411 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_LEDG\[6..2\] warpper_testcase1.sv(5) " "Output port \"o_LEDG\[6..2\]\" at warpper_testcase1.sv(5) has no driver" {  } { { "warpper_testcase1.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1748844986412 "|warpper_testcase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Testcase1 Testcase1:uut " "Elaborating entity \"Testcase1\" for hierarchy \"Testcase1:uut\"" {  } { { "warpper_testcase1.sv" "uut" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/04_imple/Testcase1/warpper_testcase1.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO Testcase1:uut\|PISO:PISO_unit " "Elaborating entity \"PISO\" for hierarchy \"Testcase1:uut\|PISO:PISO_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "PISO_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Viterbi_decoding Testcase1:uut\|Viterbi_decoding:VD_unit " "Elaborating entity \"Viterbi_decoding\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "VD_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_metric_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU " "Elaborating entity \"Branch_metric_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "BMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hamming_distance Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0 " "Elaborating entity \"Hamming_distance\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\"" {  } { { "../../02_rtl/Branch_metric_unit.sv" "HD0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Branch_metric_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA " "Elaborating entity \"Full_adder\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Branch_metric_unit:BMU\|Hamming_distance:HD0\|Full_adder:FA\"" {  } { { "../../02_rtl/Hamming_distance.sv" "FA" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Hamming_distance.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Path_metric_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Path_metric_unit:PMU " "Elaborating entity \"Path_metric_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Path_metric_unit:PMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "PMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_compare_select_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU " "Elaborating entity \"Add_compare_select_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "ACSU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACS Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0 " "Elaborating entity \"ACS\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\"" {  } { { "../../02_rtl/Add_compare_select_unit.sv" "ACS_0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Add_compare_select_unit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Add_unit:ADD0\"" {  } { { "../../02_rtl/ACS.sv" "ADD0" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP " "Elaborating entity \"Compare_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Add_compare_select_unit:ACSU\|ACS:ACS_0\|Compare_unit:CP\"" {  } { { "../../02_rtl/ACS.sv" "CP" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/ACS.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Survivor_path_memory_unit Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU " "Elaborating entity \"Survivor_path_memory_unit\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\"" {  } { { "../../02_rtl/Viterbi_decoding.sv" "SPMU" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Viterbi_decoding.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine " "Elaborating entity \"state_machine\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "u_state_machine" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL " "Elaborating entity \"next_state_logic\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|next_state_logic:NSL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "NSL" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_memory Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM " "Elaborating entity \"state_memory\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|state_memory:SM\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "SM" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL " "Elaborating entity \"output_logic\" for hierarchy \"Testcase1:uut\|Viterbi_decoding:VD_unit\|Survivor_path_memory_unit:SPMU\|state_machine:u_state_machine\|output_logic:OL\"" {  } { { "../../02_rtl/Survivor_path_memory_unit.sv" "OL" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Survivor_path_memory_unit.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPO Testcase1:uut\|SIPO:SIPO_unit " "Elaborating entity \"SIPO\" for hierarchy \"Testcase1:uut\|SIPO:SIPO_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "SIPO_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex_to_7seg Testcase1:uut\|Hex_to_7seg:HEX_0_unit " "Elaborating entity \"Hex_to_7seg\" for hierarchy \"Testcase1:uut\|Hex_to_7seg:HEX_0_unit\"" {  } { { "../../02_rtl/Testcase1.sv" "HEX_0_unit" { Text "/home/noname_lnin/Documents/project_tiny/Viterbi_decoder/02_rtl/Testcase1.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1748844986468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748844986510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  2 13:16:26 2025 " "Processing ended: Mon Jun  2 13:16:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748844986510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748844986510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748844986510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1748844986510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748844992683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748844992683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  2 13:16:32 2025 " "Processing started: Mon Jun  2 13:16:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748844992683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748844992683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp warpper_testcase1 -c warpper_testcase1 --netlist_type=sgate " "Command: quartus_npp warpper_testcase1 -c warpper_testcase1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748844992683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1748844992728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748844992744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  2 13:16:32 2025 " "Processing ended: Mon Jun  2 13:16:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748844992744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748844992744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748844992744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748844992744 ""}
