--
--	Conversion of Riaszto.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Sep 03 13:06:37 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL tmpOE__ROW1_net_0 : bit;
SIGNAL tmpFB_0__ROW1_net_0 : bit;
SIGNAL tmpIO_0__ROW1_net_0 : bit;
TERMINAL tmpSIOVREF__ROW1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ROW1_net_0 : bit;
SIGNAL tmpOE__ROW2_net_0 : bit;
SIGNAL tmpFB_0__ROW2_net_0 : bit;
SIGNAL tmpIO_0__ROW2_net_0 : bit;
TERMINAL tmpSIOVREF__ROW2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ROW2_net_0 : bit;
SIGNAL tmpOE__ROW3_net_0 : bit;
SIGNAL tmpFB_0__ROW3_net_0 : bit;
SIGNAL tmpIO_0__ROW3_net_0 : bit;
TERMINAL tmpSIOVREF__ROW3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ROW3_net_0 : bit;
SIGNAL tmpOE__ROW4_net_0 : bit;
SIGNAL tmpFB_0__ROW4_net_0 : bit;
SIGNAL tmpIO_0__ROW4_net_0 : bit;
TERMINAL tmpSIOVREF__ROW4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ROW4_net_0 : bit;
SIGNAL tmpOE__COL1_net_0 : bit;
SIGNAL tmpFB_0__COL1_net_0 : bit;
SIGNAL tmpIO_0__COL1_net_0 : bit;
TERMINAL tmpSIOVREF__COL1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COL1_net_0 : bit;
SIGNAL tmpOE__COL2_net_0 : bit;
SIGNAL tmpFB_0__COL2_net_0 : bit;
SIGNAL tmpIO_0__COL2_net_0 : bit;
TERMINAL tmpSIOVREF__COL2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COL2_net_0 : bit;
SIGNAL tmpOE__COL3_net_0 : bit;
SIGNAL tmpFB_0__COL3_net_0 : bit;
SIGNAL tmpIO_0__COL3_net_0 : bit;
TERMINAL tmpSIOVREF__COL3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COL3_net_0 : bit;
SIGNAL tmpOE__COL4_net_0 : bit;
SIGNAL tmpFB_0__COL4_net_0 : bit;
SIGNAL tmpIO_0__COL4_net_0 : bit;
TERMINAL tmpSIOVREF__COL4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COL4_net_0 : bit;
SIGNAL tmpOE__SDAT_1_net_0 : bit;
SIGNAL tmpFB_0__SDAT_1_net_0 : bit;
SIGNAL Net_19 : bit;
TERMINAL tmpSIOVREF__SDAT_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDAT_1_net_0 : bit;
SIGNAL tmpOE__SCLK_1_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_1_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL \SPIM:Net_288\ : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_11 : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_12 : bit;
SIGNAL Net_10 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:Net_161\ : bit;
SIGNAL \SPIM:tmpOE__cy_bufoe_2_net_0\ : bit;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL tmpOE__SS_net_0 : bit;
SIGNAL tmpFB_0__SS_net_0 : bit;
SIGNAL tmpIO_0__SS_net_0 : bit;
TERMINAL tmpSIOVREF__SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_net_0 : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_52 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_628 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_624 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_627 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_48 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_621 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__RADAR_net_0 : bit;
SIGNAL tmpFB_0__RADAR_net_0 : bit;
SIGNAL tmpIO_0__RADAR_net_0 : bit;
TERMINAL tmpSIOVREF__RADAR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RADAR_net_0 : bit;
SIGNAL Net_78 : bit;
SIGNAL Net_80 : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL \Timer:Net_51\ : bit;
SIGNAL \Timer:Net_261\ : bit;
SIGNAL \Timer:Net_57\ : bit;
SIGNAL Net_84 : bit;
SIGNAL Net_85 : bit;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL tmpOE__REED_RELAY_net_0 : bit;
SIGNAL tmpFB_0__REED_RELAY_net_0 : bit;
SIGNAL tmpIO_0__REED_RELAY_net_0 : bit;
TERMINAL tmpSIOVREF__REED_RELAY_net_0 : bit;
SIGNAL tmpINTERRUPT_0__REED_RELAY_net_0 : bit;
SIGNAL tmpOE__BACKLIGHT_net_0 : bit;
SIGNAL Net_558 : bit;
SIGNAL tmpFB_0__BACKLIGHT_net_0 : bit;
SIGNAL tmpIO_0__BACKLIGHT_net_0 : bit;
TERMINAL tmpSIOVREF__BACKLIGHT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BACKLIGHT_net_0 : bit;
SIGNAL Net_135 : bit;
SIGNAL \PWM_BACKLIGHT:Net_107\ : bit;
SIGNAL \PWM_BACKLIGHT:Net_113\ : bit;
SIGNAL \PWM_BACKLIGHT:Net_63\ : bit;
SIGNAL \PWM_BACKLIGHT:Net_57\ : bit;
SIGNAL \PWM_BACKLIGHT:Net_54\ : bit;
SIGNAL Net_554 : bit;
SIGNAL Net_561 : bit;
SIGNAL Net_555 : bit;
SIGNAL \PWM_BACKLIGHT:Net_114\ : bit;
SIGNAL Net_578 : bit;
SIGNAL \PWM_BEEPER:Net_107\ : bit;
SIGNAL \PWM_BEEPER:Net_113\ : bit;
SIGNAL \PWM_BEEPER:Net_63\ : bit;
SIGNAL \PWM_BEEPER:Net_57\ : bit;
SIGNAL \PWM_BEEPER:Net_54\ : bit;
SIGNAL Net_585 : bit;
SIGNAL Net_581 : bit;
SIGNAL Net_589 : bit;
SIGNAL Net_582 : bit;
SIGNAL \PWM_BEEPER:Net_114\ : bit;
SIGNAL tmpOE__BEEPER_net_0 : bit;
SIGNAL tmpFB_0__BEEPER_net_0 : bit;
SIGNAL tmpIO_0__BEEPER_net_0 : bit;
TERMINAL tmpSIOVREF__BEEPER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BEEPER_net_0 : bit;
TERMINAL \ADC_SAR_PR:Net_248\ : bit;
TERMINAL \ADC_SAR_PR:Net_235\ : bit;
SIGNAL Net_596 : bit;
SIGNAL \ADC_SAR_PR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_PR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_PR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_PR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_PR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_PR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_PR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_PR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_PR:Net_385\ : bit;
SIGNAL \ADC_SAR_PR:Net_381\ : bit;
SIGNAL \ADC_SAR_PR:Net_188\ : bit;
SIGNAL \ADC_SAR_PR:Net_221\ : bit;
TERMINAL Net_593 : bit;
TERMINAL \ADC_SAR_PR:Net_126\ : bit;
TERMINAL \ADC_SAR_PR:Net_215\ : bit;
TERMINAL \ADC_SAR_PR:Net_257\ : bit;
SIGNAL \ADC_SAR_PR:soc\ : bit;
SIGNAL \ADC_SAR_PR:Net_252\ : bit;
SIGNAL Net_599 : bit;
SIGNAL \ADC_SAR_PR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_PR:Net_207_0\ : bit;
TERMINAL \ADC_SAR_PR:Net_209\ : bit;
TERMINAL \ADC_SAR_PR:Net_149\ : bit;
TERMINAL \ADC_SAR_PR:Net_255\ : bit;
TERMINAL \ADC_SAR_PR:Net_368\ : bit;
SIGNAL \ADC_SAR_PR:Net_383\ : bit;
SIGNAL tmpOE__PHRES_net_0 : bit;
SIGNAL tmpFB_0__PHRES_net_0 : bit;
SIGNAL tmpIO_0__PHRES_net_0 : bit;
TERMINAL tmpSIOVREF__PHRES_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PHRES_net_0 : bit;
SIGNAL tmpOE__Tx_2_net_0 : bit;
SIGNAL Net_637 : bit;
SIGNAL tmpFB_0__Tx_2_net_0 : bit;
SIGNAL tmpIO_0__Tx_2_net_0 : bit;
TERMINAL Net_646 : bit;
SIGNAL tmpINTERRUPT_0__Tx_2_net_0 : bit;
SIGNAL \UART_GSM:Net_9\ : bit;
SIGNAL \UART_GSM:Net_61\ : bit;
SIGNAL \UART_GSM:BUART:clock_op\ : bit;
SIGNAL \UART_GSM:BUART:reset_reg\ : bit;
SIGNAL \UART_GSM:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_GSM:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_GSM:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_GSM:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_GSM:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_GSM:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_GSM:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_GSM:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_GSM:BUART:reset_sr\ : bit;
SIGNAL \UART_GSM:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_GSM:BUART:txn\ : bit;
SIGNAL Net_641 : bit;
SIGNAL \UART_GSM:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_636 : bit;
SIGNAL \UART_GSM:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_GSM:BUART:tx_state_1\ : bit;
SIGNAL \UART_GSM:BUART:tx_state_0\ : bit;
SIGNAL \UART_GSM:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:tx_shift_out\ : bit;
SIGNAL \UART_GSM:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_GSM:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:counter_load_not\ : bit;
SIGNAL \UART_GSM:BUART:tx_state_2\ : bit;
SIGNAL \UART_GSM:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_GSM:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_7\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_6\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_5\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_4\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_3\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_2\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_1\ : bit;
SIGNAL \UART_GSM:BUART:sc_out_0\ : bit;
SIGNAL \UART_GSM:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_6\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_5\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_4\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_0\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_1\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_2\ : bit;
SIGNAL \UART_GSM:BUART:tx_status_3\ : bit;
SIGNAL Net_640 : bit;
SIGNAL \UART_GSM:BUART:tx_bitclk\ : bit;
SIGNAL \UART_GSM:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_GSM:BUART:tx_mark\ : bit;
SIGNAL \UART_GSM:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_GSM:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_GSM:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_GSM:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_1\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_0\ : bit;
SIGNAL \UART_GSM:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_GSM:BUART:rx_postpoll\ : bit;
SIGNAL \UART_GSM:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:hd_shift_out\ : bit;
SIGNAL \UART_GSM:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_GSM:BUART:rx_fifofull\ : bit;
SIGNAL \UART_GSM:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_GSM:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:rx_counter_load\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_3\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_2\ : bit;
SIGNAL \UART_GSM:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_2\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_1\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_0\ : bit;
SIGNAL \UART_GSM:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_6\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_5\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_4\ : bit;
SIGNAL \UART_GSM:BUART:rx_count_3\ : bit;
SIGNAL \UART_GSM:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_GSM:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_GSM:BUART:rx_bitclk\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_GSM:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_GSM:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_GSM:BUART:pollingrange\ : bit;
SIGNAL \UART_GSM:BUART:pollcount_1\ : bit;
SIGNAL Net_633 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \UART_GSM:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_0\ : bit;
SIGNAL \UART_GSM:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_1\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_2\ : bit;
SIGNAL \UART_GSM:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_3\ : bit;
SIGNAL \UART_GSM:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_4\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_5\ : bit;
SIGNAL \UART_GSM:BUART:rx_status_6\ : bit;
SIGNAL \UART_GSM:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_632 : bit;
SIGNAL \UART_GSM:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_GSM:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_GSM:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \UART_GSM:BUART:rx_address_detected\ : bit;
SIGNAL \UART_GSM:BUART:rx_last\ : bit;
SIGNAL \UART_GSM:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \UART_GSM:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \UART_GSM:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_2_net_0 : bit;
SIGNAL tmpIO_0__Rx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_2_net_0 : bit;
SIGNAL \VDAC8:Net_83\ : bit;
SIGNAL \VDAC8:Net_81\ : bit;
SIGNAL \VDAC8:Net_82\ : bit;
TERMINAL \VDAC8:Net_77\ : bit;
SIGNAL tmpOE__GSM_DTR_net_0 : bit;
SIGNAL tmpFB_0__GSM_DTR_net_0 : bit;
SIGNAL tmpIO_0__GSM_DTR_net_0 : bit;
TERMINAL tmpSIOVREF__GSM_DTR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GSM_DTR_net_0 : bit;
SIGNAL \UART_ESP:Net_9\ : bit;
SIGNAL \UART_ESP:Net_61\ : bit;
SIGNAL \UART_ESP:BUART:clock_op\ : bit;
SIGNAL \UART_ESP:BUART:reset_reg\ : bit;
SIGNAL \UART_ESP:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_ESP:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_ESP:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_ESP:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_ESP:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_ESP:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_ESP:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_ESP:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_ESP:BUART:reset_sr\ : bit;
SIGNAL \UART_ESP:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_658 : bit;
SIGNAL \UART_ESP:BUART:txn\ : bit;
SIGNAL Net_680 : bit;
SIGNAL \UART_ESP:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_676 : bit;
SIGNAL \UART_ESP:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_ESP:BUART:tx_state_1\ : bit;
SIGNAL \UART_ESP:BUART:tx_state_0\ : bit;
SIGNAL \UART_ESP:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:tx_shift_out\ : bit;
SIGNAL \UART_ESP:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_ESP:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:counter_load_not\ : bit;
SIGNAL \UART_ESP:BUART:tx_state_2\ : bit;
SIGNAL \UART_ESP:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_ESP:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_7\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_6\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_5\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_4\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_3\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_2\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_1\ : bit;
SIGNAL \UART_ESP:BUART:sc_out_0\ : bit;
SIGNAL \UART_ESP:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_6\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_5\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_4\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_0\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_1\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_2\ : bit;
SIGNAL \UART_ESP:BUART:tx_status_3\ : bit;
SIGNAL Net_679 : bit;
SIGNAL \UART_ESP:BUART:tx_bitclk\ : bit;
SIGNAL \UART_ESP:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_ESP:BUART:tx_mark\ : bit;
SIGNAL \UART_ESP:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_ESP:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_ESP:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_ESP:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_1\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_0\ : bit;
SIGNAL \UART_ESP:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_ESP:BUART:rx_postpoll\ : bit;
SIGNAL \UART_ESP:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:hd_shift_out\ : bit;
SIGNAL \UART_ESP:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_ESP:BUART:rx_fifofull\ : bit;
SIGNAL \UART_ESP:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_ESP:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:rx_counter_load\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_3\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_2\ : bit;
SIGNAL \UART_ESP:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_2\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_1\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_0\ : bit;
SIGNAL \UART_ESP:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_6\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_5\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_4\ : bit;
SIGNAL \UART_ESP:BUART:rx_count_3\ : bit;
SIGNAL \UART_ESP:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_ESP:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_ESP:BUART:rx_bitclk\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_ESP:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_ESP:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_ESP:BUART:pollingrange\ : bit;
SIGNAL \UART_ESP:BUART:pollcount_1\ : bit;
SIGNAL Net_654 : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\ : bit;
SIGNAL \UART_ESP:BUART:pollcount_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODIN11_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODIN11_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_0\ : bit;
SIGNAL \UART_ESP:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_1\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_2\ : bit;
SIGNAL \UART_ESP:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_3\ : bit;
SIGNAL \UART_ESP:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_4\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_5\ : bit;
SIGNAL \UART_ESP:BUART:rx_status_6\ : bit;
SIGNAL \UART_ESP:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_673 : bit;
SIGNAL \UART_ESP:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_ESP:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_ESP:BUART:rx_break_status\ : bit;
SIGNAL \UART_ESP:BUART:sRX:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \UART_ESP:BUART:rx_address_detected\ : bit;
SIGNAL \UART_ESP:BUART:rx_last\ : bit;
SIGNAL \UART_ESP:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_ESP:BUART:sRX:cmp_vv_vv_MODGEN_15\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODIN12_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODIN12_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODIN12_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODIN12_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \UART_ESP:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \UART_ESP:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_3_net_0 : bit;
SIGNAL tmpIO_0__Rx_3_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_3_net_0 : bit;
SIGNAL tmpOE__Tx_3_net_0 : bit;
SIGNAL tmpFB_0__Tx_3_net_0 : bit;
SIGNAL tmpIO_0__Tx_3_net_0 : bit;
TERMINAL Net_669 : bit;
SIGNAL tmpINTERRUPT_0__Tx_3_net_0 : bit;
SIGNAL \VDAC8_ESP:Net_83\ : bit;
SIGNAL \VDAC8_ESP:Net_81\ : bit;
SIGNAL \VDAC8_ESP:Net_82\ : bit;
TERMINAL \VDAC8_ESP:Net_77\ : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_11D : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_627D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_GSM:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_GSM:BUART:txn\\D\ : bit;
SIGNAL \UART_GSM:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_GSM:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_GSM:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_640D : bit;
SIGNAL \UART_GSM:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_GSM:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_GSM:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_GSM:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_GSM:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_GSM:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_last\\D\ : bit;
SIGNAL \UART_GSM:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_ESP:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_ESP:BUART:txn\\D\ : bit;
SIGNAL \UART_ESP:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_ESP:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_ESP:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_679D : bit;
SIGNAL \UART_ESP:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_ESP:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_ESP:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_ESP:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_ESP:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_ESP:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_last\\D\ : bit;
SIGNAL \UART_ESP:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\));

Net_11D <= ((not \SPIM:BSPIM:state_0\ and Net_11)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (\SPIM:BSPIM:state_1\ and Net_11));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and Net_8 and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_4\));

Net_25D <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (Net_25 and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:ld_ident\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\));

Net_52 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_627D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not MODIN1_1 and Net_48 and MODIN1_0)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_48 and MODIN1_1));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not MODIN1_0 and Net_48)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_48 and MODIN1_0));

\UART:BUART:rx_postpoll\ <= ((Net_48 and MODIN1_0)
	OR MODIN1_1);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not Net_48 and not MODIN1_1 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_48 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not Net_48 and not MODIN1_1 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and MODIN4_6)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_48));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

Net_637 <= (not \UART_GSM:BUART:txn\);

\UART_GSM:BUART:counter_load_not\ <= ((not \UART_GSM:BUART:tx_bitclk_enable_pre\ and \UART_GSM:BUART:tx_state_2\)
	OR \UART_GSM:BUART:tx_state_0\
	OR \UART_GSM:BUART:tx_state_1\);

\UART_GSM:BUART:tx_status_0\ <= ((not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_bitclk_enable_pre\ and \UART_GSM:BUART:tx_fifo_empty\ and \UART_GSM:BUART:tx_state_2\));

\UART_GSM:BUART:tx_status_2\ <= (not \UART_GSM:BUART:tx_fifo_notfull\);

Net_640D <= ((not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:tx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:tx_state_1\));

\UART_GSM:BUART:tx_bitclk\\D\ <= ((not \UART_GSM:BUART:tx_state_2\ and \UART_GSM:BUART:tx_bitclk_enable_pre\)
	OR (\UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_bitclk_enable_pre\)
	OR (\UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_bitclk_enable_pre\));

\UART_GSM:BUART:tx_mark\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:tx_mark\));

\UART_GSM:BUART:tx_state_2\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_2\ and \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_counter_dp\ and \UART_GSM:BUART:tx_bitclk\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_2\ and \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_bitclk\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_bitclk_enable_pre\ and \UART_GSM:BUART:tx_state_2\));

\UART_GSM:BUART:tx_state_1\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_state_2\ and \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_bitclk\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_2\ and not \UART_GSM:BUART:tx_bitclk\ and \UART_GSM:BUART:tx_state_1\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_bitclk_enable_pre\ and \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_0\ and not \UART_GSM:BUART:tx_counter_dp\ and \UART_GSM:BUART:tx_state_1\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_state_2\));

\UART_GSM:BUART:tx_state_0\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_fifo_empty\ and \UART_GSM:BUART:tx_bitclk_enable_pre\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_state_0\ and not \UART_GSM:BUART:tx_fifo_empty\ and not \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_bitclk_enable_pre\ and \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_2\ and not \UART_GSM:BUART:tx_bitclk\ and \UART_GSM:BUART:tx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_fifo_empty\ and \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_state_2\));

\UART_GSM:BUART:txn\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_0\ and not \UART_GSM:BUART:tx_shift_out\ and not \UART_GSM:BUART:tx_state_2\ and not \UART_GSM:BUART:tx_counter_dp\ and \UART_GSM:BUART:tx_state_1\ and \UART_GSM:BUART:tx_bitclk\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_state_2\ and not \UART_GSM:BUART:tx_bitclk\ and \UART_GSM:BUART:tx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_shift_out\ and not \UART_GSM:BUART:tx_state_2\ and \UART_GSM:BUART:tx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:tx_bitclk\ and \UART_GSM:BUART:txn\ and \UART_GSM:BUART:tx_state_1\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:txn\ and \UART_GSM:BUART:tx_state_2\));

\UART_GSM:BUART:tx_parity_bit\\D\ <= ((not \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:txn\ and \UART_GSM:BUART:tx_parity_bit\)
	OR (not \UART_GSM:BUART:tx_state_1\ and not \UART_GSM:BUART:tx_state_0\ and \UART_GSM:BUART:tx_parity_bit\)
	OR \UART_GSM:BUART:tx_parity_bit\);

\UART_GSM:BUART:rx_counter_load\ <= ((not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_0\ and not \UART_GSM:BUART:rx_state_3\ and not \UART_GSM:BUART:rx_state_2\));

\UART_GSM:BUART:rx_bitclk_pre\ <= ((not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not \UART_GSM:BUART:rx_count_0\));

\UART_GSM:BUART:rx_state_stop1_reg\\D\ <= (not \UART_GSM:BUART:rx_state_2\
	OR not \UART_GSM:BUART:rx_state_3\
	OR \UART_GSM:BUART:rx_state_0\
	OR \UART_GSM:BUART:rx_state_1\);

\UART_GSM:BUART:pollcount_1\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not MODIN5_1 and Net_633 and MODIN5_0)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not Net_633 and MODIN5_1));

\UART_GSM:BUART:pollcount_0\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not MODIN5_0 and Net_633)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_count_2\ and not \UART_GSM:BUART:rx_count_1\ and not Net_633 and MODIN5_0));

\UART_GSM:BUART:rx_postpoll\ <= ((Net_633 and MODIN5_0)
	OR MODIN5_1);

\UART_GSM:BUART:rx_status_4\ <= ((\UART_GSM:BUART:rx_load_fifo\ and \UART_GSM:BUART:rx_fifofull\));

\UART_GSM:BUART:rx_status_5\ <= ((\UART_GSM:BUART:rx_fifonotempty\ and \UART_GSM:BUART:rx_state_stop1_reg\));

\UART_GSM:BUART:rx_stop_bit_error\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_3\ and \UART_GSM:BUART:rx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_0\ and not Net_633 and not MODIN5_1 and \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_3\ and \UART_GSM:BUART:rx_state_2\));

\UART_GSM:BUART:rx_load_fifo\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_0\ and not \UART_GSM:BUART:rx_state_2\ and \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_3\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_3\ and not \UART_GSM:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_GSM:BUART:rx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_3\ and not \UART_GSM:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_GSM:BUART:rx_state_0\));

\UART_GSM:BUART:rx_state_3\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \UART_GSM:BUART:rx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \UART_GSM:BUART:rx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_3\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_1\ and \UART_GSM:BUART:rx_state_3\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_2\ and \UART_GSM:BUART:rx_state_3\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_0\ and \UART_GSM:BUART:rx_state_3\));

\UART_GSM:BUART:rx_state_2\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_0\ and not \UART_GSM:BUART:rx_state_3\ and not \UART_GSM:BUART:rx_state_2\ and not Net_633 and \UART_GSM:BUART:rx_last\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_0\ and not \UART_GSM:BUART:rx_state_2\ and \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_3\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \UART_GSM:BUART:rx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \UART_GSM:BUART:rx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_1\ and \UART_GSM:BUART:rx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_0\ and \UART_GSM:BUART:rx_state_2\));

\UART_GSM:BUART:rx_state_1\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_1\));

\UART_GSM:BUART:rx_state_0\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and not \UART_GSM:BUART:rx_state_1\ and not \UART_GSM:BUART:rx_state_3\ and not Net_633 and not MODIN5_1 and \UART_GSM:BUART:rx_bitclk_enable\ and \UART_GSM:BUART:rx_state_2\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_0\ and MODIN8_6)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_0\ and \UART_GSM:BUART:rx_state_3\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_1\ and \UART_GSM:BUART:rx_state_0\)
	OR (not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_state_0\ and \UART_GSM:BUART:rx_state_2\));

\UART_GSM:BUART:rx_last\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and Net_633));

\UART_GSM:BUART:rx_address_detected\\D\ <= ((not \UART_GSM:BUART:reset_reg\ and \UART_GSM:BUART:rx_address_detected\));

Net_658 <= (not \UART_ESP:BUART:txn\);

\UART_ESP:BUART:counter_load_not\ <= ((not \UART_ESP:BUART:tx_bitclk_enable_pre\ and \UART_ESP:BUART:tx_state_2\)
	OR \UART_ESP:BUART:tx_state_0\
	OR \UART_ESP:BUART:tx_state_1\);

\UART_ESP:BUART:tx_status_0\ <= ((not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_bitclk_enable_pre\ and \UART_ESP:BUART:tx_fifo_empty\ and \UART_ESP:BUART:tx_state_2\));

\UART_ESP:BUART:tx_status_2\ <= (not \UART_ESP:BUART:tx_fifo_notfull\);

Net_679D <= ((not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:tx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:tx_state_1\));

\UART_ESP:BUART:tx_bitclk\\D\ <= ((not \UART_ESP:BUART:tx_state_2\ and \UART_ESP:BUART:tx_bitclk_enable_pre\)
	OR (\UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_bitclk_enable_pre\)
	OR (\UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_bitclk_enable_pre\));

\UART_ESP:BUART:tx_mark\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:tx_mark\));

\UART_ESP:BUART:tx_state_2\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_2\ and \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_counter_dp\ and \UART_ESP:BUART:tx_bitclk\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_2\ and \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_bitclk\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_bitclk_enable_pre\ and \UART_ESP:BUART:tx_state_2\));

\UART_ESP:BUART:tx_state_1\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_state_2\ and \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_bitclk\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_2\ and not \UART_ESP:BUART:tx_bitclk\ and \UART_ESP:BUART:tx_state_1\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_bitclk_enable_pre\ and \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_0\ and not \UART_ESP:BUART:tx_counter_dp\ and \UART_ESP:BUART:tx_state_1\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_state_2\));

\UART_ESP:BUART:tx_state_0\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_fifo_empty\ and \UART_ESP:BUART:tx_bitclk_enable_pre\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_state_0\ and not \UART_ESP:BUART:tx_fifo_empty\ and not \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_bitclk_enable_pre\ and \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_2\ and not \UART_ESP:BUART:tx_bitclk\ and \UART_ESP:BUART:tx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_fifo_empty\ and \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_state_2\));

\UART_ESP:BUART:txn\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_0\ and not \UART_ESP:BUART:tx_shift_out\ and not \UART_ESP:BUART:tx_state_2\ and not \UART_ESP:BUART:tx_counter_dp\ and \UART_ESP:BUART:tx_state_1\ and \UART_ESP:BUART:tx_bitclk\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_state_2\ and not \UART_ESP:BUART:tx_bitclk\ and \UART_ESP:BUART:tx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_shift_out\ and not \UART_ESP:BUART:tx_state_2\ and \UART_ESP:BUART:tx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:tx_bitclk\ and \UART_ESP:BUART:txn\ and \UART_ESP:BUART:tx_state_1\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:txn\ and \UART_ESP:BUART:tx_state_2\));

\UART_ESP:BUART:tx_parity_bit\\D\ <= ((not \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:txn\ and \UART_ESP:BUART:tx_parity_bit\)
	OR (not \UART_ESP:BUART:tx_state_1\ and not \UART_ESP:BUART:tx_state_0\ and \UART_ESP:BUART:tx_parity_bit\)
	OR \UART_ESP:BUART:tx_parity_bit\);

\UART_ESP:BUART:rx_counter_load\ <= ((not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_0\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:rx_state_2\));

\UART_ESP:BUART:rx_bitclk_pre\ <= ((not \UART_ESP:BUART:rx_count_2\ and not \UART_ESP:BUART:rx_count_1\ and not \UART_ESP:BUART:rx_count_0\));

\UART_ESP:BUART:rx_state_stop1_reg\\D\ <= (not \UART_ESP:BUART:rx_state_2\
	OR not \UART_ESP:BUART:rx_state_3\
	OR \UART_ESP:BUART:rx_state_0\
	OR \UART_ESP:BUART:rx_state_1\);

\UART_ESP:BUART:pollcount_1\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_count_2\ and not \UART_ESP:BUART:rx_count_1\ and not \UART_ESP:BUART:pollcount_1\ and Net_654 and \UART_ESP:BUART:pollcount_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_count_2\ and not \UART_ESP:BUART:rx_count_1\ and not \UART_ESP:BUART:pollcount_0\ and \UART_ESP:BUART:pollcount_1\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_count_2\ and not \UART_ESP:BUART:rx_count_1\ and not Net_654 and \UART_ESP:BUART:pollcount_1\));

\UART_ESP:BUART:pollcount_0\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_count_2\ and not \UART_ESP:BUART:rx_count_1\ and not \UART_ESP:BUART:pollcount_0\ and Net_654)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_count_2\ and not \UART_ESP:BUART:rx_count_1\ and not Net_654 and \UART_ESP:BUART:pollcount_0\));

\UART_ESP:BUART:rx_postpoll\ <= ((Net_654 and \UART_ESP:BUART:pollcount_0\)
	OR \UART_ESP:BUART:pollcount_1\);

\UART_ESP:BUART:rx_status_4\ <= ((\UART_ESP:BUART:rx_load_fifo\ and \UART_ESP:BUART:rx_fifofull\));

\UART_ESP:BUART:rx_status_5\ <= ((\UART_ESP:BUART:rx_fifonotempty\ and \UART_ESP:BUART:rx_state_stop1_reg\));

\UART_ESP:BUART:rx_stop_bit_error\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_0\ and not \UART_ESP:BUART:pollcount_1\ and not \UART_ESP:BUART:pollcount_0\ and \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_3\ and \UART_ESP:BUART:rx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_0\ and not \UART_ESP:BUART:pollcount_1\ and not Net_654 and \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_3\ and \UART_ESP:BUART:rx_state_2\));

\UART_ESP:BUART:rx_load_fifo\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_0\ and not \UART_ESP:BUART:rx_state_2\ and \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_3\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:rx_state_2\ and not \UART_ESP:BUART:rx_count_6\ and not \UART_ESP:BUART:rx_count_4\ and \UART_ESP:BUART:rx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:rx_state_2\ and not \UART_ESP:BUART:rx_count_6\ and not \UART_ESP:BUART:rx_count_5\ and \UART_ESP:BUART:rx_state_0\));

\UART_ESP:BUART:rx_state_3\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_2\ and not \UART_ESP:BUART:rx_count_6\ and not \UART_ESP:BUART:rx_count_4\ and \UART_ESP:BUART:rx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_2\ and not \UART_ESP:BUART:rx_count_6\ and not \UART_ESP:BUART:rx_count_5\ and \UART_ESP:BUART:rx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_3\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_1\ and \UART_ESP:BUART:rx_state_3\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_2\ and \UART_ESP:BUART:rx_state_3\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_0\ and \UART_ESP:BUART:rx_state_3\));

\UART_ESP:BUART:rx_state_2\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_0\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:rx_state_2\ and not Net_654 and \UART_ESP:BUART:rx_last\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_0\ and not \UART_ESP:BUART:rx_state_2\ and \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_3\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:rx_count_6\ and not \UART_ESP:BUART:rx_count_4\ and \UART_ESP:BUART:rx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:rx_count_6\ and not \UART_ESP:BUART:rx_count_5\ and \UART_ESP:BUART:rx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_1\ and \UART_ESP:BUART:rx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_0\ and \UART_ESP:BUART:rx_state_2\));

\UART_ESP:BUART:rx_state_1\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_1\));

\UART_ESP:BUART:rx_state_0\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:pollcount_1\ and not \UART_ESP:BUART:pollcount_0\ and \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and not \UART_ESP:BUART:rx_state_1\ and not \UART_ESP:BUART:rx_state_3\ and not \UART_ESP:BUART:pollcount_1\ and not Net_654 and \UART_ESP:BUART:rx_bitclk_enable\ and \UART_ESP:BUART:rx_state_2\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_0\ and \UART_ESP:BUART:rx_count_5\ and \UART_ESP:BUART:rx_count_4\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_0\ and \UART_ESP:BUART:rx_count_6\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_0\ and \UART_ESP:BUART:rx_state_3\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_1\ and \UART_ESP:BUART:rx_state_0\)
	OR (not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_state_0\ and \UART_ESP:BUART:rx_state_2\));

\UART_ESP:BUART:rx_last\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and Net_654));

\UART_ESP:BUART:rx_address_detected\\D\ <= ((not \UART_ESP:BUART:reset_reg\ and \UART_ESP:BUART:rx_address_detected\));

\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3314fc94-9c13-4ea5-9957-cc33a48bb7cf/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
ROW1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ROW1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW1_net_0),
		siovref=>(tmpSIOVREF__ROW1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW1_net_0);
ROW2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83c7bb8e-ddb4-4849-8237-6a4a0b145729",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ROW2_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW2_net_0),
		siovref=>(tmpSIOVREF__ROW2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW2_net_0);
ROW3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d10068f2-7146-4096-b7d2-b5e6c4b44971",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ROW3_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW3_net_0),
		siovref=>(tmpSIOVREF__ROW3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW3_net_0);
ROW4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e43bbaa0-f969-4776-9997-b2963ccf17ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ROW4_net_0),
		analog=>(open),
		io=>(tmpIO_0__ROW4_net_0),
		siovref=>(tmpSIOVREF__ROW4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ROW4_net_0);
COL1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__COL1_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL1_net_0),
		siovref=>(tmpSIOVREF__COL1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL1_net_0);
COL2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dde231e2-25bb-409f-9a45-c213f22ff834",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__COL2_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL2_net_0),
		siovref=>(tmpSIOVREF__COL2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL2_net_0);
COL3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ee4f648f-0556-4cb8-8494-24d95e598006",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__COL3_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL3_net_0),
		siovref=>(tmpSIOVREF__COL3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL3_net_0);
COL4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a947425b-cb8f-4030-b6e6-3302319aabb8",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__COL4_net_0),
		analog=>(open),
		io=>(tmpIO_0__COL4_net_0),
		siovref=>(tmpSIOVREF__COL4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COL4_net_0);
SDAT_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDAT_1_net_0),
		analog=>(open),
		io=>Net_19,
		siovref=>(tmpSIOVREF__SDAT_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDAT_1_net_0);
SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_25,
		fb=>(tmpFB_0__SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_1_net_0),
		siovref=>(tmpSIOVREF__SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_1_net_0);
\SPIM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM:Net_276\,
		dig_domain_out=>open);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM:Net_276\,
		enable=>one,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BidirMode:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		control=>(\SPIM:BSPIM:control_7\, \SPIM:BSPIM:control_6\, \SPIM:BSPIM:control_5\, \SPIM:BSPIM:control_4\,
			\SPIM:BSPIM:control_3\, \SPIM:BSPIM:control_2\, \SPIM:BSPIM:control_1\, \SPIM:Net_294\));
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_12);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_10);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000010010000000001001000010000000000101100000000010010000000000000001001000000000000100100000011111111000000001111111111111111000000000010001001001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>\SPIM:Net_244\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM:cy_bufoe_2\:cy_bufoe
	PORT MAP(x=>Net_8,
		oe=>\SPIM:Net_294\,
		y=>Net_19,
		yfb=>\SPIM:Net_244\);
SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"61bbf6b3-5647-4299-a1d4-cb681dc25f35",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SS_net_0),
		analog=>(open),
		io=>(tmpIO_0__SS_net_0),
		siovref=>(tmpSIOVREF__SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_net_0);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"161c319f-5379-49e5-9950-1de99fe60542",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_48,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_52,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
RADAR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__RADAR_net_0),
		analog=>(open),
		io=>(tmpIO_0__RADAR_net_0),
		siovref=>(tmpSIOVREF__RADAR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RADAR_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"16666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_78,
		dig_domain_out=>open);
\Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_78,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer:Net_51\,
		compare=>\Timer:Net_261\,
		interrupt=>Net_84);
isr_Timer:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_84);
REED_RELAY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"822e4b6d-ec02-4e24-aff0-2695fd960c2f",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__REED_RELAY_net_0),
		analog=>(open),
		io=>(tmpIO_0__REED_RELAY_net_0),
		siovref=>(tmpSIOVREF__REED_RELAY_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__REED_RELAY_net_0);
BACKLIGHT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c3231cbc-0f21-4ff2-883d-09660d2abe49",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_558,
		fb=>(tmpFB_0__BACKLIGHT_net_0),
		analog=>(open),
		io=>(tmpIO_0__BACKLIGHT_net_0),
		siovref=>(tmpSIOVREF__BACKLIGHT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BACKLIGHT_net_0);
\PWM_BACKLIGHT:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_135,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_BACKLIGHT:Net_63\,
		compare=>Net_558,
		interrupt=>\PWM_BACKLIGHT:Net_54\);
pwn1_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"665a05bf-b65f-4044-9092-5a3d004c6399",
		source_clock_id=>"",
		divisor=>0,
		period=>"16666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_135,
		dig_domain_out=>open);
\PWM_BEEPER:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_578,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_BEEPER:Net_63\,
		compare=>Net_585,
		interrupt=>\PWM_BEEPER:Net_54\);
beeper_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d99848d8-d276-403f-bae0-66a0d83f5bb2",
		source_clock_id=>"",
		divisor=>0,
		period=>"50000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_578,
		dig_domain_out=>open);
BEEPER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc4be174-b6e3-48c0-970e-5c7d6acf74ea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_585,
		fb=>(tmpFB_0__BEEPER_net_0),
		analog=>(open),
		io=>(tmpIO_0__BEEPER_net_0),
		siovref=>(tmpSIOVREF__BEEPER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BEEPER_net_0);
\ADC_SAR_PR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_PR:Net_248\,
		signal2=>\ADC_SAR_PR:Net_235\);
\ADC_SAR_PR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_596);
\ADC_SAR_PR:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"36400f2b-07d4-4edb-8efd-c12f63d147e3/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"976562500",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_PR:Net_385\,
		dig_domain_out=>\ADC_SAR_PR:Net_381\);
\ADC_SAR_PR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_593,
		vminus=>\ADC_SAR_PR:Net_126\,
		ext_pin=>\ADC_SAR_PR:Net_215\,
		vrefhi_out=>\ADC_SAR_PR:Net_257\,
		vref=>\ADC_SAR_PR:Net_248\,
		clock=>\ADC_SAR_PR:Net_385\,
		pump_clock=>\ADC_SAR_PR:Net_385\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_PR:Net_252\,
		next_out=>Net_599,
		data_out=>(\ADC_SAR_PR:Net_207_11\, \ADC_SAR_PR:Net_207_10\, \ADC_SAR_PR:Net_207_9\, \ADC_SAR_PR:Net_207_8\,
			\ADC_SAR_PR:Net_207_7\, \ADC_SAR_PR:Net_207_6\, \ADC_SAR_PR:Net_207_5\, \ADC_SAR_PR:Net_207_4\,
			\ADC_SAR_PR:Net_207_3\, \ADC_SAR_PR:Net_207_2\, \ADC_SAR_PR:Net_207_1\, \ADC_SAR_PR:Net_207_0\),
		eof_udb=>Net_596);
\ADC_SAR_PR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_PR:Net_215\,
		signal2=>\ADC_SAR_PR:Net_209\);
\ADC_SAR_PR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_PR:Net_126\,
		signal2=>\ADC_SAR_PR:Net_149\);
\ADC_SAR_PR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_PR:Net_209\);
\ADC_SAR_PR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_PR:Net_257\,
		signal2=>\ADC_SAR_PR:Net_149\);
\ADC_SAR_PR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_PR:Net_255\);
\ADC_SAR_PR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_PR:Net_235\);
\ADC_SAR_PR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_PR:Net_368\);
PHRES:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84c17e14-dc7e-4702-8afd-0bbd39207e86",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PHRES_net_0),
		analog=>Net_593,
		io=>(tmpIO_0__PHRES_net_0),
		siovref=>(tmpSIOVREF__PHRES_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PHRES_net_0);
Tx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a2313926-08e3-443d-bb30-723bf45cc957",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_637,
		fb=>(tmpFB_0__Tx_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_2_net_0),
		siovref=>Net_646,
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_2_net_0);
\UART_GSM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4e435027-8136-4598-b827-9bc8b65a11a2/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_GSM:Net_9\,
		dig_domain_out=>open);
\UART_GSM:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_GSM:Net_9\,
		enable=>one,
		clock_out=>\UART_GSM:BUART:clock_op\);
\UART_GSM:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GSM:BUART:reset_reg\,
		clk=>\UART_GSM:BUART:clock_op\,
		cs_addr=>(\UART_GSM:BUART:tx_state_1\, \UART_GSM:BUART:tx_state_0\, \UART_GSM:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_GSM:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_GSM:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_GSM:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GSM:BUART:reset_reg\,
		clk=>\UART_GSM:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_GSM:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_GSM:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_GSM:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_GSM:BUART:sc_out_7\, \UART_GSM:BUART:sc_out_6\, \UART_GSM:BUART:sc_out_5\, \UART_GSM:BUART:sc_out_4\,
			\UART_GSM:BUART:sc_out_3\, \UART_GSM:BUART:sc_out_2\, \UART_GSM:BUART:sc_out_1\, \UART_GSM:BUART:sc_out_0\));
\UART_GSM:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_GSM:BUART:reset_reg\,
		clock=>\UART_GSM:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_GSM:BUART:tx_fifo_notfull\,
			\UART_GSM:BUART:tx_status_2\, \UART_GSM:BUART:tx_fifo_empty\, \UART_GSM:BUART:tx_status_0\),
		interrupt=>\UART_GSM:BUART:tx_interrupt_out\);
\UART_GSM:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_GSM:BUART:reset_reg\,
		clk=>\UART_GSM:BUART:clock_op\,
		cs_addr=>(\UART_GSM:BUART:rx_state_1\, \UART_GSM:BUART:rx_state_0\, \UART_GSM:BUART:rx_bitclk_enable\),
		route_si=>\UART_GSM:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_GSM:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_GSM:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_GSM:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_GSM:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_GSM:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_GSM:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_GSM:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_GSM:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_GSM:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_GSM:BUART:clock_op\,
		reset=>\UART_GSM:BUART:reset_reg\,
		load=>\UART_GSM:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\UART_GSM:BUART:rx_count_2\, \UART_GSM:BUART:rx_count_1\, \UART_GSM:BUART:rx_count_0\),
		tc=>\UART_GSM:BUART:rx_count7_tc\);
\UART_GSM:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_GSM:BUART:reset_reg\,
		clock=>\UART_GSM:BUART:clock_op\,
		status=>(zero, \UART_GSM:BUART:rx_status_5\, \UART_GSM:BUART:rx_status_4\, \UART_GSM:BUART:rx_status_3\,
			\UART_GSM:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_GSM:BUART:rx_interrupt_out\);
Rx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0974d86-0fbe-4de9-affb-e3a00b775bbe",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_633,
		analog=>(open),
		io=>(tmpIO_0__Rx_2_net_0),
		siovref=>(tmpSIOVREF__Rx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_2_net_0);
\VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_646,
		iout=>\VDAC8:Net_77\);
\VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8:Net_77\);
GSM_DTR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90504a62-f131-4f9a-ab24-aa3ff6d36ad9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__GSM_DTR_net_0),
		analog=>(open),
		io=>(tmpIO_0__GSM_DTR_net_0),
		siovref=>(tmpSIOVREF__GSM_DTR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GSM_DTR_net_0);
\UART_ESP:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c56f44b5-80f2-4513-bb91-cff38090c240/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_ESP:Net_9\,
		dig_domain_out=>open);
\UART_ESP:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_ESP:Net_9\,
		enable=>one,
		clock_out=>\UART_ESP:BUART:clock_op\);
\UART_ESP:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_ESP:BUART:reset_reg\,
		clk=>\UART_ESP:BUART:clock_op\,
		cs_addr=>(\UART_ESP:BUART:tx_state_1\, \UART_ESP:BUART:tx_state_0\, \UART_ESP:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_ESP:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_ESP:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_ESP:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_ESP:BUART:reset_reg\,
		clk=>\UART_ESP:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_ESP:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_ESP:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_ESP:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_ESP:BUART:sc_out_7\, \UART_ESP:BUART:sc_out_6\, \UART_ESP:BUART:sc_out_5\, \UART_ESP:BUART:sc_out_4\,
			\UART_ESP:BUART:sc_out_3\, \UART_ESP:BUART:sc_out_2\, \UART_ESP:BUART:sc_out_1\, \UART_ESP:BUART:sc_out_0\));
\UART_ESP:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_ESP:BUART:reset_reg\,
		clock=>\UART_ESP:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_ESP:BUART:tx_fifo_notfull\,
			\UART_ESP:BUART:tx_status_2\, \UART_ESP:BUART:tx_fifo_empty\, \UART_ESP:BUART:tx_status_0\),
		interrupt=>\UART_ESP:BUART:tx_interrupt_out\);
\UART_ESP:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_ESP:BUART:reset_reg\,
		clk=>\UART_ESP:BUART:clock_op\,
		cs_addr=>(\UART_ESP:BUART:rx_state_1\, \UART_ESP:BUART:rx_state_0\, \UART_ESP:BUART:rx_bitclk_enable\),
		route_si=>\UART_ESP:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_ESP:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_ESP:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_ESP:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_ESP:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_ESP:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_ESP:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_ESP:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_ESP:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_ESP:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_ESP:BUART:clock_op\,
		reset=>\UART_ESP:BUART:reset_reg\,
		load=>\UART_ESP:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_ESP:BUART:rx_count_6\, \UART_ESP:BUART:rx_count_5\, \UART_ESP:BUART:rx_count_4\, \UART_ESP:BUART:rx_count_3\,
			\UART_ESP:BUART:rx_count_2\, \UART_ESP:BUART:rx_count_1\, \UART_ESP:BUART:rx_count_0\),
		tc=>\UART_ESP:BUART:rx_count7_tc\);
\UART_ESP:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_ESP:BUART:reset_reg\,
		clock=>\UART_ESP:BUART:clock_op\,
		status=>(zero, \UART_ESP:BUART:rx_status_5\, \UART_ESP:BUART:rx_status_4\, \UART_ESP:BUART:rx_status_3\,
			\UART_ESP:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_ESP:BUART:rx_interrupt_out\);
Rx_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b950e7b5-38c6-40f3-8488-6f6c6cab6bf6",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_654,
		analog=>(open),
		io=>(tmpIO_0__Rx_3_net_0),
		siovref=>(tmpSIOVREF__Rx_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_3_net_0);
Tx_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"92a6ebc2-e914-49c3-b0b1-d6cd32b41242",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"1",
		sio_ibuf=>"0",
		sio_info=>"01",
		sio_obuf=>"1",
		sio_refsel=>"1",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_658,
		fb=>(tmpFB_0__Tx_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_3_net_0),
		siovref=>Net_669,
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_3_net_0);
\VDAC8_ESP:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_669,
		iout=>\VDAC8_ESP:Net_77\);
\VDAC8_ESP:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_ESP:Net_77\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_25);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_8);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
Net_11:cy_dff
	PORT MAP(d=>Net_11D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_11);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:ld_ident\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_627:cy_dff
	PORT MAP(d=>Net_627D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_627);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>MODIN1_1);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>MODIN1_0);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\UART_GSM:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:reset_reg\);
\UART_GSM:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:txn\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:txn\);
\UART_GSM:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_state_1\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_state_1\);
\UART_GSM:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_state_0\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_state_0\);
\UART_GSM:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_state_2\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_state_2\);
Net_640:cy_dff
	PORT MAP(d=>Net_640D,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>Net_640);
\UART_GSM:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_bitclk\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_bitclk\);
\UART_GSM:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_ctrl_mark_last\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_ctrl_mark_last\);
\UART_GSM:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_mark\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_mark\);
\UART_GSM:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:tx_parity_bit\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:tx_parity_bit\);
\UART_GSM:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_state_1\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_state_1\);
\UART_GSM:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_state_0\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_state_0\);
\UART_GSM:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_load_fifo\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_load_fifo\);
\UART_GSM:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_state_3\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_state_3\);
\UART_GSM:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_state_2\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_state_2\);
\UART_GSM:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_bitclk_pre\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_bitclk_enable\);
\UART_GSM:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_state_stop1_reg\);
\UART_GSM:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:pollcount_1\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>MODIN5_1);
\UART_GSM:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:pollcount_0\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>MODIN5_0);
\UART_GSM:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_markspace_status\);
\UART_GSM:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_status_2\);
\UART_GSM:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_status_3\);
\UART_GSM:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_addr_match_status\);
\UART_GSM:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_markspace_pre\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_markspace_pre\);
\UART_GSM:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_parity_error_pre\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_parity_error_pre\);
\UART_GSM:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_break_status\);
\UART_GSM:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_address_detected\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_address_detected\);
\UART_GSM:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_last\\D\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_last\);
\UART_GSM:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_GSM:BUART:rx_parity_bit\,
		clk=>\UART_GSM:BUART:clock_op\,
		q=>\UART_GSM:BUART:rx_parity_bit\);
\UART_ESP:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:reset_reg\);
\UART_ESP:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:txn\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:txn\);
\UART_ESP:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_state_1\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_state_1\);
\UART_ESP:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_state_0\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_state_0\);
\UART_ESP:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_state_2\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_state_2\);
Net_679:cy_dff
	PORT MAP(d=>Net_679D,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>Net_679);
\UART_ESP:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_bitclk\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_bitclk\);
\UART_ESP:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_ctrl_mark_last\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_ctrl_mark_last\);
\UART_ESP:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_mark\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_mark\);
\UART_ESP:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:tx_parity_bit\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:tx_parity_bit\);
\UART_ESP:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_state_1\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_state_1\);
\UART_ESP:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_state_0\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_state_0\);
\UART_ESP:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_load_fifo\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_load_fifo\);
\UART_ESP:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_state_3\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_state_3\);
\UART_ESP:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_state_2\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_state_2\);
\UART_ESP:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_bitclk_pre\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_bitclk_enable\);
\UART_ESP:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_state_stop1_reg\);
\UART_ESP:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:pollcount_1\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:pollcount_1\);
\UART_ESP:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:pollcount_0\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:pollcount_0\);
\UART_ESP:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_markspace_status\);
\UART_ESP:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_status_2\);
\UART_ESP:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_status_3\);
\UART_ESP:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_addr_match_status\);
\UART_ESP:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_markspace_pre\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_markspace_pre\);
\UART_ESP:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_parity_error_pre\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_parity_error_pre\);
\UART_ESP:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_break_status\);
\UART_ESP:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_address_detected\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_address_detected\);
\UART_ESP:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_last\\D\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_last\);
\UART_ESP:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_ESP:BUART:rx_parity_bit\,
		clk=>\UART_ESP:BUART:clock_op\,
		q=>\UART_ESP:BUART:rx_parity_bit\);

END R_T_L;
