Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Oct  5 18:34:57 2016
| Host             : magnum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command          : report_power -file audio_testbench_sv_power_routed.rpt -pb audio_testbench_sv_power_summary_routed.pb
| Design           : audio_testbench_sv
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.365 |
| Dynamic (W)              | 0.241 |
| Device Static (W)        | 0.124 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 80.8  |
| Junction Temperature (C) | 29.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        9 |       --- |             --- |
| Slice Logic             |     0.002 |      701 |       --- |             --- |
|   LUT as Logic          |     0.002 |      289 |     53200 |            0.54 |
|   Register              |    <0.001 |      263 |    106400 |            0.25 |
|   CARRY4                |    <0.001 |       21 |     13300 |            0.16 |
|   LUT as Shift Register |    <0.001 |        3 |     17400 |            0.02 |
|   Others                |     0.000 |       40 |       --- |             --- |
| Signals                 |     0.002 |      492 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       140 |            0.36 |
| MMCM                    |     0.230 |        2 |         4 |           50.00 |
| I/O                     |     0.003 |       19 |       200 |            9.50 |
| Static Power            |     0.124 |          |           |                 |
| Total                   |     0.365 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.009 |      0.008 |
| Vccaux    |       1.800 |     0.146 |       0.127 |      0.019 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                                | Constraint (ns) |
+--------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_100                              | clk_100                                                               |            10.0 |
| clk_feedback                         | top/i_clocking/clk_feedback                                           |            50.0 |
| clk_out1_clock_generator_clk_wiz_0_0 | clock_generator_i/clk_wiz_0/inst/clk_out1_clock_generator_clk_wiz_0_0 |             3.9 |
| clk_out2_clock_generator_clk_wiz_0_0 | clock_generator_i/clk_wiz_0/inst/clk_out2_clock_generator_clk_wiz_0_0 |           118.7 |
| clk_out3_clock_generator_clk_wiz_0_0 | clock_generator_i/clk_wiz_0/inst/clk_out3_clock_generator_clk_wiz_0_0 |            10.0 |
| clkfbout_clock_generator_clk_wiz_0_0 | clock_generator_i/clk_wiz_0/inst/clkfbout_clock_generator_clk_wiz_0_0 |            10.0 |
| zed_audio_clk_48M                    | top/i_clocking/zed_audio_clk_48M                                      |            20.8 |
+--------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| audio_testbench_sv                       |     0.241 |
|   clock_generate                         |    <0.001 |
|   clock_generator_i                      |     0.110 |
|     clk_wiz_0                            |     0.110 |
|       inst                               |     0.110 |
|   n                                      |    <0.001 |
|     nc3                                  |    <0.001 |
|       ft                                 |    <0.001 |
|   sq1                                    |     0.003 |
|     cd                                   |     0.001 |
|     fs                                   |    <0.001 |
|     sw                                   |     0.001 |
|       ft                                 |    <0.001 |
|   sq2                                    |    <0.001 |
|     sw1                                  |    <0.001 |
|       ft                                 |    <0.001 |
|   top                                    |     0.123 |
|     Inst_adau1761_izedboard              |     0.002 |
|       Inst_i2c                           |     0.001 |
|         Inst_adau1761_configuraiton_data |    <0.001 |
|         Inst_i3c2                        |    <0.001 |
|       Inst_i2s_data_interface            |    <0.001 |
|       i_ADAU1761_interface               |    <0.001 |
|       i_i2s_sda_obuf                     |     0.000 |
|     i_clocking                           |     0.121 |
|   w                                      |    <0.001 |
|     vw2                                  |    <0.001 |
|       ft                                 |    <0.001 |
+------------------------------------------+-----------+


