

================================================================
== Vitis HLS Report for 'ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4'
================================================================
* Date:           Fri Jun 14 11:19:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS_examen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3_VITIS_LOOP_35_4  |        ?|        ?|        16|          3|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1063|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|    1094|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1094|   1259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln34_1_fu_222_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln34_fu_205_p2         |         +|   0|  0|  135|         128|           1|
    |add_ln35_1_fu_295_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln35_2_fu_281_p2       |         +|   0|  0|   71|          64|           1|
    |add_ln35_3_fu_276_p2       |         +|   0|  0|   64|          64|          64|
    |add_ln35_fu_291_p2         |         +|   0|  0|   64|          64|          64|
    |sumB_1_fu_349_p2           |         +|   0|  0|   39|          32|          32|
    |sumG_1_fu_331_p2           |         +|   0|  0|   39|          32|          32|
    |sumR_1_fu_313_p2           |         +|   0|  0|   39|          32|          32|
    |sub_ln34_fu_251_p2         |         -|   0|  0|   71|          64|          64|
    |sub_ln35_fu_271_p2         |         -|   0|  0|   64|          64|          64|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln34_fu_200_p2        |      icmp|   0|  0|  135|         128|         128|
    |icmp_ln35_fu_217_p2        |      icmp|   0|  0|   71|          64|          64|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln31_fu_228_p3      |    select|   0|  0|   64|           1|           1|
    |select_ln34_fu_234_p3      |    select|   0|  0|   64|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1063|         870|         681|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |indvar17_fu_90                    |   9|          2|   64|        128|
    |indvar19_fu_86                    |   9|          2|   64|        128|
    |indvar_flatten_fu_94              |   9|          2|  128|        256|
    |input_r_blk_n_AR                  |   9|          2|    1|          2|
    |input_r_blk_n_R                   |   9|          2|    1|          2|
    |sumB_fu_74                        |   9|          2|   32|         64|
    |sumG_fu_78                        |   9|          2|   32|         64|
    |sumR_fu_82                        |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 164|         36|  363|        728|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln34_1_reg_462                |   64|   0|   64|          0|
    |add_ln34_reg_441                  |  128|   0|  128|          0|
    |add_ln35_3_reg_479                |   64|   0|   64|          0|
    |ap_CS_fsm                         |    3|   0|    3|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |icmp_ln34_reg_437                 |    1|   0|    1|          0|
    |icmp_ln35_reg_456                 |    1|   0|    1|          0|
    |indvar17_fu_90                    |   64|   0|   64|          0|
    |indvar17_load_reg_451             |   64|   0|   64|          0|
    |indvar19_fu_86                    |   64|   0|   64|          0|
    |indvar19_load_reg_446             |   64|   0|   64|          0|
    |indvar_flatten_fu_94              |  128|   0|  128|          0|
    |input_r_addr_reg_484              |   64|   0|   64|          0|
    |reg_155                           |    8|   0|    8|          0|
    |select_ln31_reg_467               |   64|   0|   64|          0|
    |sext_ln27_cast_reg_432            |   64|   0|   64|          0|
    |sub_ln34_reg_474                  |   57|   0|   64|          7|
    |sumB_fu_74                        |   32|   0|   32|          0|
    |sumG_fu_78                        |   32|   0|   32|          0|
    |sumR_fu_82                        |   32|   0|   32|          0|
    |zext_ln28_1_cast_reg_427          |   21|   0|   64|         43|
    |icmp_ln34_reg_437                 |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1094|  32| 1081|         50|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4|  return value|
|m_axi_input_r_AWVALID   |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWREADY   |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWADDR    |  out|   64|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWID      |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWLEN     |  out|   32|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWSIZE    |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWBURST   |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWLOCK    |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWCACHE   |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWPROT    |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWQOS     |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWREGION  |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_AWUSER    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WVALID    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WREADY    |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WDATA     |  out|    8|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WSTRB     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WLAST     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WID       |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_WUSER     |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARVALID   |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARREADY   |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARADDR    |  out|   64|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARID      |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARLEN     |  out|   32|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARSIZE    |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARBURST   |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARLOCK    |  out|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARCACHE   |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARPROT    |  out|    3|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARQOS     |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARREGION  |  out|    4|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_ARUSER    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RVALID    |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RREADY    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RDATA     |   in|    8|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RLAST     |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RID       |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RFIFONUM  |   in|   11|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RUSER     |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_RRESP     |   in|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BVALID    |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BREADY    |  out|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BRESP     |   in|    2|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BID       |   in|    1|       m_axi|                                                  input_r|       pointer|
|m_axi_input_r_BUSER     |   in|    1|       m_axi|                                                  input_r|       pointer|
|mul_ln31                |   in|  128|     ap_none|                                                 mul_ln31|        scalar|
|sext_ln27               |   in|   11|     ap_none|                                                sext_ln27|        scalar|
|zext_ln28_1             |   in|   21|     ap_none|                                              zext_ln28_1|        scalar|
|imageRGBA               |   in|   64|     ap_none|                                                imageRGBA|        scalar|
|sumR_out                |  out|   32|      ap_vld|                                                 sumR_out|       pointer|
|sumR_out_ap_vld         |  out|    1|      ap_vld|                                                 sumR_out|       pointer|
|sumG_out                |  out|   32|      ap_vld|                                                 sumG_out|       pointer|
|sumG_out_ap_vld         |  out|    1|      ap_vld|                                                 sumG_out|       pointer|
|sumB_out                |  out|   32|      ap_vld|                                                 sumB_out|       pointer|
|sumB_out_ap_vld         |  out|    1|      ap_vld|                                                 sumB_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 3, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sumB = alloca i32 1" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 19 'alloca' 'sumB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sumG = alloca i32 1" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 20 'alloca' 'sumG' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sumR = alloca i32 1" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 21 'alloca' 'sumR' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar19 = alloca i32 1"   --->   Operation 22 'alloca' 'indvar19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar17 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imageRGBA_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %imageRGBA"   --->   Operation 25 'read' 'imageRGBA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28_1_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %zext_ln28_1"   --->   Operation 26 'read' 'zext_ln28_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sext_ln27"   --->   Operation 27 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln31_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln31"   --->   Operation 28 'read' 'mul_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_1_cast = zext i21 %zext_ln28_1_read"   --->   Operation 29 'zext' 'zext_ln28_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i11 %sext_ln27_read"   --->   Operation 30 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_11, i32 0, i32 0, void @empty_12, i32 0, i32 65536, void @empty, void @empty_0, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar17"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar19"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %sumR" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 35 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %sumG" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 36 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 0, i32 %sumB" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 37 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond17"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i128 %indvar_flatten" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (5.35ns)   --->   "%icmp_ln34 = icmp_eq  i128 %indvar_flatten_load, i128 %mul_ln31_read" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 41 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 5.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (5.35ns)   --->   "%add_ln34 = add i128 %indvar_flatten_load, i128 1" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 42 'add' 'add_ln34' <Predicate = true> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc42, void %VITIS_LOOP_52_5.exitStub" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 43 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar19_load = load i64 %indvar19" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 44 'load' 'indvar19_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%indvar17_load = load i64 %indvar17" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 45 'load' 'indvar17_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.52ns)   --->   "%icmp_ln35 = icmp_eq  i64 %indvar19_load, i64 %sext_ln27_cast" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 46 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %indvar17_load, i64 1" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 47 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.00>
ST_3 : Operation 48 [1/1] (1.48ns)   --->   "%select_ln31 = select i1 %icmp_ln35, i64 0, i64 %indvar19_load" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 48 'select' 'select_ln31' <Predicate = (!icmp_ln34)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.48ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i64 %add_ln34_1, i64 %indvar17_load" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 49 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34)   --->   "%shl_ln34 = shl i64 %select_ln34, i64 11" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 50 'shl' 'shl_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln34)   --->   "%shl_ln34_1 = shl i64 %select_ln34, i64 7" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 51 'shl' 'shl_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln34 = sub i64 %shl_ln34, i64 %shl_ln34_1" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 52 'sub' 'sub_ln34' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln34 = store i128 %add_ln34, i128 %indvar_flatten" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln34 = store i64 %select_ln34, i64 %indvar17" [HLS_examen/sources/hls_examen.c:34]   --->   Operation 54 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.30>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln35 = shl i64 %select_ln31, i64 2" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 55 'shl' 'shl_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln35 = sub i64 %shl_ln35, i64 %select_ln31" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 56 'sub' 'sub_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln35_3 = add i64 %sub_ln34, i64 %sub_ln35" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 57 'add' 'add_ln35_3' <Predicate = (!icmp_ln34)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (3.52ns)   --->   "%add_ln35_2 = add i64 %select_ln31, i64 1" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 58 'add' 'add_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln35 = store i64 %add_ln35_2, i64 %indvar19" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 59 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.30>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i64 %zext_ln28_1_cast, i64 %imageRGBA_read" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 60 'add' 'add_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i64 %add_ln35_3, i64 %add_ln35" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 61 'add' 'add_ln35_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln35_1" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 62 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 63 [8/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 64 [7/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 65 [6/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 66 [5/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 67 [4/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 68 [3/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 69 [2/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 70 [1/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %input_r_addr, i32 3" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 71 [1/1] (5.84ns)   --->   "%input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 71 'read' 'input_r_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%sumB_load_1 = load i32 %sumB"   --->   Operation 89 'load' 'sumB_load_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%sumG_load_1 = load i32 %sumG"   --->   Operation 90 'load' 'sumG_load_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%sumR_load_1 = load i32 %sumR"   --->   Operation 91 'load' 'sumR_load_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sumR_out, i32 %sumR_load_1"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sumG_out, i32 %sumG_load_1"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sumB_out, i32 %sumB_load_1"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%sumR_load = load i32 %sumR" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 72 'load' 'sumR_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (5.84ns)   --->   "%input_r_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 73 'read' 'input_r_addr_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %input_r_addr_read" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 74 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (2.55ns)   --->   "%sumR_1 = add i32 %zext_ln37, i32 %sumR_load" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 75 'add' 'sumR_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 %sumR_1, i32 %sumR" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 76 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%sumG_load = load i32 %sumG" [HLS_examen/sources/hls_examen.c:38]   --->   Operation 77 'load' 'sumG_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (5.84ns)   --->   "%input_r_addr_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %input_r_addr" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 78 'read' 'input_r_addr_read_2' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i8 %input_r_addr_read_1" [HLS_examen/sources/hls_examen.c:38]   --->   Operation 79 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (2.55ns)   --->   "%sumG_1 = add i32 %zext_ln38, i32 %sumG_load" [HLS_examen/sources/hls_examen.c:38]   --->   Operation 80 'add' 'sumG_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 %sumG_1, i32 %sumG" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 81 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>

State 17 <SV = 16> <Delay = 4.14>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "%sumB_load = load i32 %sumB" [HLS_examen/sources/hls_examen.c:39]   --->   Operation 82 'load' 'sumB_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_3_VITIS_LOOP_35_4_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [HLS_examen/sources/hls_examen.c:37]   --->   Operation 84 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %input_r_addr_read_2" [HLS_examen/sources/hls_examen.c:39]   --->   Operation 85 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (2.55ns)   --->   "%sumB_1 = add i32 %zext_ln39, i32 %sumB_load" [HLS_examen/sources/hls_examen.c:39]   --->   Operation 86 'add' 'sumB_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln31 = store i32 %sumB_1, i32 %sumB" [HLS_examen/sources/hls_examen.c:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.cond17" [HLS_examen/sources/hls_examen.c:35]   --->   Operation 88 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln28_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imageRGBA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sumR_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sumG_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sumB_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sumB                (alloca       ) [ 011111111111111111]
sumG                (alloca       ) [ 011111111111111110]
sumR                (alloca       ) [ 011111111111111100]
indvar19            (alloca       ) [ 011110000000000000]
indvar17            (alloca       ) [ 011100000000000000]
indvar_flatten      (alloca       ) [ 011100000000000000]
imageRGBA_read      (read         ) [ 011111000000000000]
zext_ln28_1_read    (read         ) [ 000000000000000000]
sext_ln27_read      (read         ) [ 000000000000000000]
mul_ln31_read       (read         ) [ 001000000000000000]
zext_ln28_1_cast    (zext         ) [ 011111000000000000]
sext_ln27_cast      (sext         ) [ 001000000000000000]
specinterface_ln0   (specinterface) [ 000000000000000000]
store_ln0           (store        ) [ 000000000000000000]
store_ln0           (store        ) [ 000000000000000000]
store_ln0           (store        ) [ 000000000000000000]
store_ln31          (store        ) [ 000000000000000000]
store_ln31          (store        ) [ 000000000000000000]
store_ln31          (store        ) [ 000000000000000000]
br_ln0              (br           ) [ 000000000000000000]
indvar_flatten_load (load         ) [ 000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 000000000000000000]
icmp_ln34           (icmp         ) [ 011111111111111000]
add_ln34            (add          ) [ 000100000000000000]
br_ln34             (br           ) [ 000000000000000000]
indvar19_load       (load         ) [ 000100000000000000]
indvar17_load       (load         ) [ 000100000000000000]
icmp_ln35           (icmp         ) [ 000100000000000000]
add_ln34_1          (add          ) [ 000100000000000000]
select_ln31         (select       ) [ 010010000000000000]
select_ln34         (select       ) [ 000000000000000000]
shl_ln34            (shl          ) [ 000000000000000000]
shl_ln34_1          (shl          ) [ 000000000000000000]
sub_ln34            (sub          ) [ 010010000000000000]
store_ln34          (store        ) [ 000000000000000000]
store_ln34          (store        ) [ 000000000000000000]
shl_ln35            (shl          ) [ 000000000000000000]
sub_ln35            (sub          ) [ 000000000000000000]
add_ln35_3          (add          ) [ 001001000000000000]
add_ln35_2          (add          ) [ 000000000000000000]
store_ln35          (store        ) [ 000000000000000000]
add_ln35            (add          ) [ 000000000000000000]
add_ln35_1          (add          ) [ 000000000000000000]
input_r_addr        (getelementptr) [ 011100111111111110]
empty               (readreq      ) [ 000000000000000000]
input_r_addr_read   (read         ) [ 000100000000000100]
sumR_load           (load         ) [ 000000000000000000]
input_r_addr_read_1 (read         ) [ 010000000000000010]
zext_ln37           (zext         ) [ 000000000000000000]
sumR_1              (add          ) [ 000000000000000000]
store_ln31          (store        ) [ 000000000000000000]
sumG_load           (load         ) [ 000000000000000000]
input_r_addr_read_2 (read         ) [ 001000000000000001]
zext_ln38           (zext         ) [ 000000000000000000]
sumG_1              (add          ) [ 000000000000000000]
store_ln31          (store        ) [ 000000000000000000]
sumB_load           (load         ) [ 000000000000000000]
specloopname_ln0    (specloopname ) [ 000000000000000000]
specpipeline_ln37   (specpipeline ) [ 000000000000000000]
zext_ln39           (zext         ) [ 000000000000000000]
sumB_1              (add          ) [ 000000000000000000]
store_ln31          (store        ) [ 000000000000000000]
br_ln35             (br           ) [ 000000000000000000]
sumB_load_1         (load         ) [ 000000000000000000]
sumG_load_1         (load         ) [ 000000000000000000]
sumR_load_1         (load         ) [ 000000000000000000]
write_ln0           (write        ) [ 000000000000000000]
write_ln0           (write        ) [ 000000000000000000]
write_ln0           (write        ) [ 000000000000000000]
ret_ln0             (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln27">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln28_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imageRGBA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imageRGBA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sumR_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumR_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sumG_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumG_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sumB_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumB_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_34_3_VITIS_LOOP_35_4_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="sumB_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumB/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sumG_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumG/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sumR_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumR/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar19_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar19/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar17_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar17/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imageRGBA_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imageRGBA_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln28_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="21" slack="0"/>
<pin id="106" dir="0" index="1" bw="21" slack="0"/>
<pin id="107" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln28_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln27_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln31_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln31_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="1"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="9"/>
<pin id="132" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_addr_read/14 input_r_addr_read_1/15 input_r_addr_read_2/16 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/14 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/14 "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr_read input_r_addr_read_1 input_r_addr_read_2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln28_1_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="21" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="sext_ln27_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="128" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln31_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln31_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln31_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="indvar_flatten_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="1"/>
<pin id="199" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln34_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="0" index="1" bw="128" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln34_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="128" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="indvar19_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar19_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar17_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar17_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln35_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln34_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln31_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="64" slack="1"/>
<pin id="232" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln34_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="64" slack="1"/>
<pin id="237" dir="0" index="2" bw="64" slack="1"/>
<pin id="238" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln34_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="0" index="1" bw="5" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln34/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="shl_ln34_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln34_1/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln34_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln34_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="128" slack="1"/>
<pin id="259" dir="0" index="1" bw="128" slack="2"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln34_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="2"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln35_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_ln35_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="1"/>
<pin id="274" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln35_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln35_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln35_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="3"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln35_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="21" slack="4"/>
<pin id="293" dir="0" index="1" bw="64" slack="4"/>
<pin id="294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln35_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="0" index="1" bw="64" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_r_addr_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sumR_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="14"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumR_load/15 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln37_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sumR_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sumR_1/15 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln31_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="14"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/15 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sumG_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="15"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumG_load/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln38_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/16 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sumG_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sumG_1/16 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln31_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="15"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/16 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sumB_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="16"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumB_load/17 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln39_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/17 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sumB_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sumB_1/17 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln31_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="16"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/17 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sumB_load_1_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="13"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumB_load_1/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sumG_load_1_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="13"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumG_load_1/14 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sumR_load_1_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="13"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumR_load_1/14 "/>
</bind>
</comp>

<comp id="372" class="1005" name="sumB_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumB "/>
</bind>
</comp>

<comp id="380" class="1005" name="sumG_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumG "/>
</bind>
</comp>

<comp id="388" class="1005" name="sumR_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumR "/>
</bind>
</comp>

<comp id="396" class="1005" name="indvar19_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar19 "/>
</bind>
</comp>

<comp id="403" class="1005" name="indvar17_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar17 "/>
</bind>
</comp>

<comp id="410" class="1005" name="indvar_flatten_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="128" slack="0"/>
<pin id="412" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="417" class="1005" name="imageRGBA_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="4"/>
<pin id="419" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="imageRGBA_read "/>
</bind>
</comp>

<comp id="422" class="1005" name="mul_ln31_read_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="128" slack="1"/>
<pin id="424" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31_read "/>
</bind>
</comp>

<comp id="427" class="1005" name="zext_ln28_1_cast_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="4"/>
<pin id="429" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln28_1_cast "/>
</bind>
</comp>

<comp id="432" class="1005" name="sext_ln27_cast_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln27_cast "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln34_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln34_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="128" slack="1"/>
<pin id="443" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="446" class="1005" name="indvar19_load_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar19_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="indvar17_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar17_load "/>
</bind>
</comp>

<comp id="456" class="1005" name="icmp_ln35_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="1"/>
<pin id="458" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="462" class="1005" name="add_ln34_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="select_ln31_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="474" class="1005" name="sub_ln34_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="1"/>
<pin id="476" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln35_3_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="input_r_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="72" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="72" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="129" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="110" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="243"><net_src comp="234" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="234" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="239" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="265"><net_src comp="234" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="155" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="155" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="155" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="375"><net_src comp="74" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="383"><net_src comp="78" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="391"><net_src comp="82" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="399"><net_src comp="86" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="406"><net_src comp="90" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="413"><net_src comp="94" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="420"><net_src comp="98" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="425"><net_src comp="116" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="430"><net_src comp="159" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="435"><net_src comp="163" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="440"><net_src comp="200" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="205" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="449"><net_src comp="211" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="454"><net_src comp="214" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="459"><net_src comp="217" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="465"><net_src comp="222" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="470"><net_src comp="228" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="477"><net_src comp="251" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="482"><net_src comp="276" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="487"><net_src comp="300" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: sumR_out | {14 }
	Port: sumG_out | {14 }
	Port: sumB_out | {14 }
 - Input state : 
	Port: ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 : input_r | {6 7 8 9 10 11 12 13 14 15 16 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 : mul_ln31 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 : sext_ln27 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 : zext_ln28_1 | {1 }
	Port: ImageTransform_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4 : imageRGBA | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
	State 2
		icmp_ln34 : 1
		add_ln34 : 1
		br_ln34 : 2
		icmp_ln35 : 1
		add_ln34_1 : 1
	State 3
		shl_ln34 : 1
		shl_ln34_1 : 1
		sub_ln34 : 1
		store_ln34 : 1
	State 4
		add_ln35_3 : 1
		store_ln35 : 1
	State 5
		add_ln35_1 : 1
		input_r_addr : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 15
		sumR_1 : 1
		store_ln31 : 2
	State 16
		sumG_1 : 1
		store_ln31 : 2
	State 17
		sumB_1 : 1
		store_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln34_fu_205       |    0    |   135   |
|          |       add_ln34_1_fu_222      |    0    |    71   |
|          |       add_ln35_3_fu_276      |    0    |    64   |
|          |       add_ln35_2_fu_281      |    0    |    71   |
|    add   |        add_ln35_fu_291       |    0    |    64   |
|          |       add_ln35_1_fu_295      |    0    |    64   |
|          |         sumR_1_fu_313        |    0    |    39   |
|          |         sumG_1_fu_331        |    0    |    39   |
|          |         sumB_1_fu_349        |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln34_fu_200       |    0    |   135   |
|          |       icmp_ln35_fu_217       |    0    |    71   |
|----------|------------------------------|---------|---------|
|    sub   |        sub_ln34_fu_251       |    0    |    71   |
|          |        sub_ln35_fu_271       |    0    |    64   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln31_fu_228      |    0    |    64   |
|          |      select_ln34_fu_234      |    0    |    64   |
|----------|------------------------------|---------|---------|
|          |   imageRGBA_read_read_fu_98  |    0    |    0    |
|          | zext_ln28_1_read_read_fu_104 |    0    |    0    |
|   read   |  sext_ln27_read_read_fu_110  |    0    |    0    |
|          |   mul_ln31_read_read_fu_116  |    0    |    0    |
|          |        grp_read_fu_129       |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_122      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_134    |    0    |    0    |
|   write  |    write_ln0_write_fu_141    |    0    |    0    |
|          |    write_ln0_write_fu_148    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    zext_ln28_1_cast_fu_159   |    0    |    0    |
|   zext   |       zext_ln37_fu_309       |    0    |    0    |
|          |       zext_ln38_fu_327       |    0    |    0    |
|          |       zext_ln39_fu_345       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln27_cast_fu_163    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        shl_ln34_fu_239       |    0    |    0    |
|    shl   |       shl_ln34_1_fu_245      |    0    |    0    |
|          |        shl_ln35_fu_266       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1055  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln34_1_reg_462   |   64   |
|    add_ln34_reg_441    |   128  |
|   add_ln35_3_reg_479   |   64   |
|    icmp_ln34_reg_437   |    1   |
|    icmp_ln35_reg_456   |    1   |
| imageRGBA_read_reg_417 |   64   |
|  indvar17_load_reg_451 |   64   |
|    indvar17_reg_403    |   64   |
|  indvar19_load_reg_446 |   64   |
|    indvar19_reg_396    |   64   |
| indvar_flatten_reg_410 |   128  |
|  input_r_addr_reg_484  |    8   |
|  mul_ln31_read_reg_422 |   128  |
|         reg_155        |    8   |
|   select_ln31_reg_467  |   64   |
| sext_ln27_cast_reg_432 |   64   |
|    sub_ln34_reg_474    |   64   |
|      sumB_reg_372      |   32   |
|      sumG_reg_380      |   32   |
|      sumR_reg_388      |   32   |
|zext_ln28_1_cast_reg_427|   64   |
+------------------------+--------+
|          Total         |  1202  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1055  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1202  |    -   |
+-----------+--------+--------+
|   Total   |  1202  |  1055  |
+-----------+--------+--------+
