/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_43z;
  wire [2:0] celloutsig_0_48z;
  wire [12:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire [17:0] celloutsig_0_5z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  reg [6:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z[9] & in_data[146]);
  assign celloutsig_1_14z = ~(celloutsig_1_5z[4] & celloutsig_1_7z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] & in_data[9]);
  assign celloutsig_1_18z = !(celloutsig_1_1z[5] ? celloutsig_1_15z[1] : celloutsig_1_1z[6]);
  assign celloutsig_1_7z = ~celloutsig_1_0z[7];
  assign celloutsig_0_12z = ~celloutsig_0_3z;
  assign celloutsig_0_30z = ~((celloutsig_0_12z | celloutsig_0_11z) & in_data[37]);
  assign celloutsig_0_17z = ~(celloutsig_0_15z[6] ^ celloutsig_0_15z[0]);
  assign celloutsig_0_50z = { celloutsig_0_1z, celloutsig_0_48z, celloutsig_0_13z } + { celloutsig_0_15z[8:2], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[62:59] & in_data[16:13];
  assign celloutsig_0_43z = { celloutsig_0_32z[3], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_31z } & { celloutsig_0_40z[7:3], celloutsig_0_25z };
  assign celloutsig_0_48z = celloutsig_0_18z[4:2] & celloutsig_0_43z[5:3];
  assign celloutsig_0_25z = celloutsig_0_10z[3:1] & celloutsig_0_23z;
  assign celloutsig_0_3z = celloutsig_0_2z[10:0] == { in_data[34:28], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_5z[1], celloutsig_0_8z, celloutsig_0_7z } >= in_data[37:35];
  assign celloutsig_0_9z = { celloutsig_0_0z[3:1], celloutsig_0_0z } && celloutsig_0_5z[14:8];
  assign celloutsig_0_22z = celloutsig_0_20z || in_data[41:35];
  assign celloutsig_1_10z = in_data[148:143] < celloutsig_1_5z[5:0];
  assign celloutsig_0_7z = { celloutsig_0_6z[13:11], celloutsig_0_1z } < { celloutsig_0_5z[8:6], celloutsig_0_1z };
  assign celloutsig_0_14z = in_data[34:31] < { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_5z = in_data[70:53] % { 1'h1, in_data[19:12], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_17z } % { 1'h1, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = - celloutsig_1_1z[8:4];
  assign celloutsig_1_19z = - { in_data[119:116], celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_19z = - { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_1_8z = ~ { celloutsig_1_6z[4:2], celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_49z = { celloutsig_0_0z[3], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_43z } | { celloutsig_0_43z[6:1], celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[156:148] | in_data[158:150];
  assign celloutsig_1_15z = { in_data[135:131], celloutsig_1_10z } | { celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_29z = | { in_data[77:73], celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_5z[6] & celloutsig_0_2z[1];
  assign celloutsig_0_32z = { celloutsig_0_5z[0], celloutsig_0_19z } << { celloutsig_0_5z[5:4], celloutsig_0_25z, celloutsig_0_28z };
  assign celloutsig_0_20z = { celloutsig_0_15z[11:10], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z } - { in_data[18:13], celloutsig_0_17z };
  assign celloutsig_0_15z = { celloutsig_0_2z[12:5], celloutsig_0_13z, celloutsig_0_13z } ~^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_0z[1:0], celloutsig_0_9z, celloutsig_0_13z } ~^ { celloutsig_0_5z[12:10], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_1_0z = in_data[180:162] ^ in_data[181:163];
  assign celloutsig_0_6z = { in_data[29:25], celloutsig_0_2z } ^ { celloutsig_0_2z[12:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[56:43] ^ in_data[20:7];
  assign celloutsig_0_31z = celloutsig_0_20z[5:3] ^ celloutsig_0_0z[2:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_40z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_40z = celloutsig_0_2z[12:5];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[122:116];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_10z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_10z = celloutsig_0_2z[4:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_13z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_13z = in_data[81:78];
  assign celloutsig_0_34z = ~((celloutsig_0_14z & celloutsig_0_22z) | (celloutsig_0_30z & celloutsig_0_8z));
  assign celloutsig_0_4z = ~((in_data[89] & celloutsig_0_3z) | (celloutsig_0_2z[1] & celloutsig_0_2z[4]));
  assign celloutsig_0_28z = ~((celloutsig_0_11z & celloutsig_0_19z[4]) | (celloutsig_0_4z & celloutsig_0_2z[13]));
  assign { out_data[128], out_data[101:96], out_data[44:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
