// !!! WARNING !!! THIS FILE WAS AUTOGENERATED !!! DO NOT MODIFY !!!
// !!! WARNING !!! MODIFY INSTEAD: Definitions/ARM64.json

#ifndef __DebugServer2_Architecture_ARM64_RegisterDescriptors_h
#define __DebugServer2_Architecture_ARM64_RegisterDescriptors_h

#include "DebugServer2/Architecture/RegisterLayout.h"

namespace ds2 {
namespace Architecture {
namespace ARM64 {

enum /* dwarf_reg */ {
  reg_dwarf_r0 = 0,
  reg_dwarf_r1 = 1,
  reg_dwarf_r2 = 2,
  reg_dwarf_r3 = 3,
  reg_dwarf_r4 = 4,
  reg_dwarf_r5 = 5,
  reg_dwarf_r6 = 6,
  reg_dwarf_r7 = 7,
  reg_dwarf_r8 = 8,
  reg_dwarf_r9 = 9,
  reg_dwarf_r10 = 10,
  reg_dwarf_r11 = 11,
  reg_dwarf_r12 = 12,
  reg_dwarf_r13 = 13,
  reg_dwarf_r14 = 14,
  reg_dwarf_r15 = 15,
  reg_dwarf_r16 = 16,
  reg_dwarf_r17 = 17,
  reg_dwarf_r18 = 18,
  reg_dwarf_r19 = 19,
  reg_dwarf_r20 = 20,
  reg_dwarf_r21 = 21,
  reg_dwarf_r22 = 22,
  reg_dwarf_r23 = 23,
  reg_dwarf_r24 = 24,
  reg_dwarf_r25 = 25,
  reg_dwarf_r26 = 26,
  reg_dwarf_r27 = 27,
  reg_dwarf_r28 = 28,
  reg_dwarf_r29 = 29,
  reg_dwarf_r30 = 30,
  reg_dwarf_r31 = 31,
  reg_dwarf_pc = 32,
  reg_dwarf_w0 = 0,
  reg_dwarf_w1 = 1,
  reg_dwarf_w2 = 2,
  reg_dwarf_w3 = 3,
  reg_dwarf_w4 = 4,
  reg_dwarf_w5 = 5,
  reg_dwarf_w6 = 6,
  reg_dwarf_w7 = 7,
  reg_dwarf_w8 = 8,
  reg_dwarf_w9 = 9,
  reg_dwarf_w10 = 10,
  reg_dwarf_w11 = 11,
  reg_dwarf_w12 = 12,
  reg_dwarf_w13 = 13,
  reg_dwarf_w14 = 14,
  reg_dwarf_w15 = 15,
  reg_dwarf_w16 = 16,
  reg_dwarf_w17 = 17,
  reg_dwarf_w18 = 18,
  reg_dwarf_w19 = 19,
  reg_dwarf_w20 = 20,
  reg_dwarf_w21 = 21,
  reg_dwarf_w22 = 22,
  reg_dwarf_w23 = 23,
  reg_dwarf_w24 = 24,
  reg_dwarf_w25 = 25,
  reg_dwarf_w26 = 26,
  reg_dwarf_w27 = 27,
  reg_dwarf_w28 = 28,
  reg_dwarf_w29 = 29,
  reg_dwarf_w30 = 30,
  reg_dwarf_cpsr = 33,
};

enum /* gdb_reg */ {
  reg_gdb_r0 = 0,
  reg_gdb_r1 = 1,
  reg_gdb_r2 = 2,
  reg_gdb_r3 = 3,
  reg_gdb_r4 = 4,
  reg_gdb_r5 = 5,
  reg_gdb_r6 = 6,
  reg_gdb_r7 = 7,
  reg_gdb_r8 = 8,
  reg_gdb_r9 = 9,
  reg_gdb_r10 = 10,
  reg_gdb_r11 = 11,
  reg_gdb_r12 = 12,
  reg_gdb_r13 = 13,
  reg_gdb_r14 = 14,
  reg_gdb_r15 = 15,
  reg_gdb_r16 = 16,
  reg_gdb_r17 = 17,
  reg_gdb_r18 = 18,
  reg_gdb_r19 = 19,
  reg_gdb_r20 = 20,
  reg_gdb_r21 = 21,
  reg_gdb_r22 = 22,
  reg_gdb_r23 = 23,
  reg_gdb_r24 = 24,
  reg_gdb_r25 = 25,
  reg_gdb_r26 = 26,
  reg_gdb_r27 = 27,
  reg_gdb_r28 = 28,
  reg_gdb_r29 = 29,
  reg_gdb_r30 = 30,
  reg_gdb_r31 = 31,
  reg_gdb_pc = 32,
  reg_gdb_w0 = 0,
  reg_gdb_w1 = 1,
  reg_gdb_w2 = 2,
  reg_gdb_w3 = 3,
  reg_gdb_w4 = 4,
  reg_gdb_w5 = 5,
  reg_gdb_w6 = 6,
  reg_gdb_w7 = 7,
  reg_gdb_w8 = 8,
  reg_gdb_w9 = 9,
  reg_gdb_w10 = 10,
  reg_gdb_w11 = 11,
  reg_gdb_w12 = 12,
  reg_gdb_w13 = 13,
  reg_gdb_w14 = 14,
  reg_gdb_w15 = 15,
  reg_gdb_w16 = 16,
  reg_gdb_w17 = 17,
  reg_gdb_w18 = 18,
  reg_gdb_w19 = 19,
  reg_gdb_w20 = 20,
  reg_gdb_w21 = 21,
  reg_gdb_w22 = 22,
  reg_gdb_w23 = 23,
  reg_gdb_w24 = 24,
  reg_gdb_w25 = 25,
  reg_gdb_w26 = 26,
  reg_gdb_w27 = 27,
  reg_gdb_w28 = 28,
  reg_gdb_w29 = 29,
  reg_gdb_w30 = 30,
  reg_gdb_cpsr = 25,
};

enum /* gcc_reg */ {
  reg_gcc_r0 = 0,
  reg_gcc_r1 = 1,
  reg_gcc_r2 = 2,
  reg_gcc_r3 = 3,
  reg_gcc_r4 = 4,
  reg_gcc_r5 = 5,
  reg_gcc_r6 = 6,
  reg_gcc_r7 = 7,
  reg_gcc_r8 = 8,
  reg_gcc_r9 = 9,
  reg_gcc_r10 = 10,
  reg_gcc_r11 = 11,
  reg_gcc_r12 = 12,
  reg_gcc_r13 = 13,
  reg_gcc_r14 = 14,
  reg_gcc_r15 = 15,
  reg_gcc_r16 = 16,
  reg_gcc_r17 = 17,
  reg_gcc_r18 = 18,
  reg_gcc_r19 = 19,
  reg_gcc_r20 = 20,
  reg_gcc_r21 = 21,
  reg_gcc_r22 = 22,
  reg_gcc_r23 = 23,
  reg_gcc_r24 = 24,
  reg_gcc_r25 = 25,
  reg_gcc_r26 = 26,
  reg_gcc_r27 = 27,
  reg_gcc_r28 = 28,
  reg_gcc_r29 = 29,
  reg_gcc_r30 = 30,
  reg_gcc_r31 = 31,
  reg_gcc_pc = 32,
  reg_gcc_w0 = 0,
  reg_gcc_w1 = 1,
  reg_gcc_w2 = 2,
  reg_gcc_w3 = 3,
  reg_gcc_w4 = 4,
  reg_gcc_w5 = 5,
  reg_gcc_w6 = 6,
  reg_gcc_w7 = 7,
  reg_gcc_w8 = 8,
  reg_gcc_w9 = 9,
  reg_gcc_w10 = 10,
  reg_gcc_w11 = 11,
  reg_gcc_w12 = 12,
  reg_gcc_w13 = 13,
  reg_gcc_w14 = 14,
  reg_gcc_w15 = 15,
  reg_gcc_w16 = 16,
  reg_gcc_w17 = 17,
  reg_gcc_w18 = 18,
  reg_gcc_w19 = 19,
  reg_gcc_w20 = 20,
  reg_gcc_w21 = 21,
  reg_gcc_w22 = 22,
  reg_gcc_w23 = 23,
  reg_gcc_w24 = 24,
  reg_gcc_w25 = 25,
  reg_gcc_w26 = 26,
  reg_gcc_w27 = 27,
  reg_gcc_w28 = 28,
  reg_gcc_w29 = 29,
  reg_gcc_w30 = 30,
  reg_gcc_cpsr = 33,
};

enum /* lldb_reg */ {
  reg_lldb_r0 = 0,
  reg_lldb_r1 = 1,
  reg_lldb_r2 = 2,
  reg_lldb_r3 = 3,
  reg_lldb_r4 = 4,
  reg_lldb_r5 = 5,
  reg_lldb_r6 = 6,
  reg_lldb_r7 = 7,
  reg_lldb_r8 = 8,
  reg_lldb_r9 = 9,
  reg_lldb_r10 = 10,
  reg_lldb_r11 = 11,
  reg_lldb_r12 = 12,
  reg_lldb_r13 = 13,
  reg_lldb_r14 = 14,
  reg_lldb_r15 = 15,
  reg_lldb_r16 = 16,
  reg_lldb_r17 = 17,
  reg_lldb_r18 = 18,
  reg_lldb_r19 = 19,
  reg_lldb_r20 = 20,
  reg_lldb_r21 = 21,
  reg_lldb_r22 = 22,
  reg_lldb_r23 = 23,
  reg_lldb_r24 = 24,
  reg_lldb_r25 = 25,
  reg_lldb_r26 = 26,
  reg_lldb_r27 = 27,
  reg_lldb_r28 = 28,
  reg_lldb_r29 = 29,
  reg_lldb_r30 = 30,
  reg_lldb_r31 = 31,
  reg_lldb_pc = 32,
  reg_lldb_w0 = 34,
  reg_lldb_w1 = 35,
  reg_lldb_w2 = 36,
  reg_lldb_w3 = 37,
  reg_lldb_w4 = 38,
  reg_lldb_w5 = 39,
  reg_lldb_w6 = 40,
  reg_lldb_w7 = 41,
  reg_lldb_w8 = 42,
  reg_lldb_w9 = 43,
  reg_lldb_w10 = 44,
  reg_lldb_w11 = 45,
  reg_lldb_w12 = 46,
  reg_lldb_w13 = 47,
  reg_lldb_w14 = 48,
  reg_lldb_w15 = 49,
  reg_lldb_w16 = 50,
  reg_lldb_w17 = 51,
  reg_lldb_w18 = 52,
  reg_lldb_w19 = 53,
  reg_lldb_w20 = 54,
  reg_lldb_w21 = 55,
  reg_lldb_w22 = 56,
  reg_lldb_w23 = 57,
  reg_lldb_w24 = 58,
  reg_lldb_w25 = 59,
  reg_lldb_w26 = 60,
  reg_lldb_w27 = 61,
  reg_lldb_w28 = 62,
  reg_lldb_w29 = 63,
  reg_lldb_w30 = 64,
  reg_lldb_cpsr = 33,
};

extern LLDBDescriptor const LLDB;
extern GDBDescriptor const GDB;
}
}
}

#endif // !__DebugServer2_Architecture_ARM64_RegisterDescriptors_h
