-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity norm1 is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of norm1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "norm1_norm1,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=140359,HLS_SYN_TPT=none,HLS_SYN_MEM=238,HLS_SYN_DSP=0,HLS_SYN_FF=28692,HLS_SYN_LUT=41129,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (46 downto 0) := "00000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (46 downto 0) := "00000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (46 downto 0) := "00000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (46 downto 0) := "00000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (46 downto 0) := "00000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (46 downto 0) := "00000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (46 downto 0) := "00001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (46 downto 0) := "00010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (46 downto 0) := "00100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (46 downto 0) := "01000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (46 downto 0) := "10000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv64_11160 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000010001000101100000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_2D9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001011011001";
    constant ap_const_lv64_105FC : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000010000010111111100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_B64 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000101101100100";
    constant ap_const_lv64_16C8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001011011001000";
    constant ap_const_lv64_42EB8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000001000010111010111000";
    constant ap_const_lv64_43A1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000001000011101000011100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inp_img : STD_LOGIC_VECTOR (63 downto 0);
    signal out_img : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem0_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal gmem0_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal out_img_read_reg_999 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_1007 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln2_reg_1013 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln3_reg_1029 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal trunc_ln4_reg_1040 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal trunc_ln5_reg_1051 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal trunc_ln6_reg_1057 : STD_LOGIC_VECTOR (61 downto 0);
    signal inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_ce0 : STD_LOGIC;
    signal inp_image_we0 : STD_LOGIC;
    signal inp_image_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_1_ce0 : STD_LOGIC;
    signal inp_image_1_we0 : STD_LOGIC;
    signal inp_image_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_2_ce0 : STD_LOGIC;
    signal inp_image_2_we0 : STD_LOGIC;
    signal inp_image_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_3_ce0 : STD_LOGIC;
    signal inp_image_3_we0 : STD_LOGIC;
    signal inp_image_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_4_ce0 : STD_LOGIC;
    signal inp_image_4_we0 : STD_LOGIC;
    signal inp_image_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_5_ce0 : STD_LOGIC;
    signal inp_image_5_we0 : STD_LOGIC;
    signal inp_image_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_6_ce0 : STD_LOGIC;
    signal inp_image_6_we0 : STD_LOGIC;
    signal inp_image_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_7_ce0 : STD_LOGIC;
    signal inp_image_7_we0 : STD_LOGIC;
    signal inp_image_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_8_ce0 : STD_LOGIC;
    signal inp_image_8_we0 : STD_LOGIC;
    signal inp_image_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_9_ce0 : STD_LOGIC;
    signal inp_image_9_we0 : STD_LOGIC;
    signal inp_image_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_10_ce0 : STD_LOGIC;
    signal inp_image_10_we0 : STD_LOGIC;
    signal inp_image_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_11_ce0 : STD_LOGIC;
    signal inp_image_11_we0 : STD_LOGIC;
    signal inp_image_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_12_ce0 : STD_LOGIC;
    signal inp_image_12_we0 : STD_LOGIC;
    signal inp_image_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_13_ce0 : STD_LOGIC;
    signal inp_image_13_we0 : STD_LOGIC;
    signal inp_image_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_14_ce0 : STD_LOGIC;
    signal inp_image_14_we0 : STD_LOGIC;
    signal inp_image_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_15_ce0 : STD_LOGIC;
    signal inp_image_15_we0 : STD_LOGIC;
    signal inp_image_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_16_ce0 : STD_LOGIC;
    signal inp_image_16_we0 : STD_LOGIC;
    signal inp_image_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_17_ce0 : STD_LOGIC;
    signal inp_image_17_we0 : STD_LOGIC;
    signal inp_image_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_18_ce0 : STD_LOGIC;
    signal inp_image_18_we0 : STD_LOGIC;
    signal inp_image_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_19_ce0 : STD_LOGIC;
    signal inp_image_19_we0 : STD_LOGIC;
    signal inp_image_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_20_ce0 : STD_LOGIC;
    signal inp_image_20_we0 : STD_LOGIC;
    signal inp_image_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_21_ce0 : STD_LOGIC;
    signal inp_image_21_we0 : STD_LOGIC;
    signal inp_image_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_22_ce0 : STD_LOGIC;
    signal inp_image_22_we0 : STD_LOGIC;
    signal inp_image_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_23_ce0 : STD_LOGIC;
    signal inp_image_23_we0 : STD_LOGIC;
    signal inp_image_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_24_ce0 : STD_LOGIC;
    signal inp_image_24_we0 : STD_LOGIC;
    signal inp_image_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_25_ce0 : STD_LOGIC;
    signal inp_image_25_we0 : STD_LOGIC;
    signal inp_image_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_26_ce0 : STD_LOGIC;
    signal inp_image_26_we0 : STD_LOGIC;
    signal inp_image_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_27_ce0 : STD_LOGIC;
    signal inp_image_27_we0 : STD_LOGIC;
    signal inp_image_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_28_ce0 : STD_LOGIC;
    signal inp_image_28_we0 : STD_LOGIC;
    signal inp_image_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_29_ce0 : STD_LOGIC;
    signal inp_image_29_we0 : STD_LOGIC;
    signal inp_image_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_30_ce0 : STD_LOGIC;
    signal inp_image_30_we0 : STD_LOGIC;
    signal inp_image_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_31_ce0 : STD_LOGIC;
    signal inp_image_31_we0 : STD_LOGIC;
    signal inp_image_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_32_ce0 : STD_LOGIC;
    signal inp_image_32_we0 : STD_LOGIC;
    signal inp_image_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_33_ce0 : STD_LOGIC;
    signal inp_image_33_we0 : STD_LOGIC;
    signal inp_image_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_34_ce0 : STD_LOGIC;
    signal inp_image_34_we0 : STD_LOGIC;
    signal inp_image_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_35_ce0 : STD_LOGIC;
    signal inp_image_35_we0 : STD_LOGIC;
    signal inp_image_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_36_ce0 : STD_LOGIC;
    signal inp_image_36_we0 : STD_LOGIC;
    signal inp_image_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_37_ce0 : STD_LOGIC;
    signal inp_image_37_we0 : STD_LOGIC;
    signal inp_image_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_38_ce0 : STD_LOGIC;
    signal inp_image_38_we0 : STD_LOGIC;
    signal inp_image_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_39_ce0 : STD_LOGIC;
    signal inp_image_39_we0 : STD_LOGIC;
    signal inp_image_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_40_ce0 : STD_LOGIC;
    signal inp_image_40_we0 : STD_LOGIC;
    signal inp_image_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_41_ce0 : STD_LOGIC;
    signal inp_image_41_we0 : STD_LOGIC;
    signal inp_image_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_42_ce0 : STD_LOGIC;
    signal inp_image_42_we0 : STD_LOGIC;
    signal inp_image_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_43_ce0 : STD_LOGIC;
    signal inp_image_43_we0 : STD_LOGIC;
    signal inp_image_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_44_ce0 : STD_LOGIC;
    signal inp_image_44_we0 : STD_LOGIC;
    signal inp_image_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_45_ce0 : STD_LOGIC;
    signal inp_image_45_we0 : STD_LOGIC;
    signal inp_image_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_46_ce0 : STD_LOGIC;
    signal inp_image_46_we0 : STD_LOGIC;
    signal inp_image_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_47_ce0 : STD_LOGIC;
    signal inp_image_47_we0 : STD_LOGIC;
    signal inp_image_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_48_ce0 : STD_LOGIC;
    signal inp_image_48_we0 : STD_LOGIC;
    signal inp_image_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_49_ce0 : STD_LOGIC;
    signal inp_image_49_we0 : STD_LOGIC;
    signal inp_image_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_50_ce0 : STD_LOGIC;
    signal inp_image_50_we0 : STD_LOGIC;
    signal inp_image_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_51_ce0 : STD_LOGIC;
    signal inp_image_51_we0 : STD_LOGIC;
    signal inp_image_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_52_ce0 : STD_LOGIC;
    signal inp_image_52_we0 : STD_LOGIC;
    signal inp_image_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_53_ce0 : STD_LOGIC;
    signal inp_image_53_we0 : STD_LOGIC;
    signal inp_image_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_54_ce0 : STD_LOGIC;
    signal inp_image_54_we0 : STD_LOGIC;
    signal inp_image_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_55_ce0 : STD_LOGIC;
    signal inp_image_55_we0 : STD_LOGIC;
    signal inp_image_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_56_ce0 : STD_LOGIC;
    signal inp_image_56_we0 : STD_LOGIC;
    signal inp_image_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_57_ce0 : STD_LOGIC;
    signal inp_image_57_we0 : STD_LOGIC;
    signal inp_image_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_58_ce0 : STD_LOGIC;
    signal inp_image_58_we0 : STD_LOGIC;
    signal inp_image_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_59_ce0 : STD_LOGIC;
    signal inp_image_59_we0 : STD_LOGIC;
    signal inp_image_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_60_ce0 : STD_LOGIC;
    signal inp_image_60_we0 : STD_LOGIC;
    signal inp_image_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_61_ce0 : STD_LOGIC;
    signal inp_image_61_we0 : STD_LOGIC;
    signal inp_image_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_62_ce0 : STD_LOGIC;
    signal inp_image_62_we0 : STD_LOGIC;
    signal inp_image_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_63_ce0 : STD_LOGIC;
    signal inp_image_63_we0 : STD_LOGIC;
    signal inp_image_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_64_ce0 : STD_LOGIC;
    signal inp_image_64_we0 : STD_LOGIC;
    signal inp_image_64_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_65_ce0 : STD_LOGIC;
    signal inp_image_65_we0 : STD_LOGIC;
    signal inp_image_65_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_66_ce0 : STD_LOGIC;
    signal inp_image_66_we0 : STD_LOGIC;
    signal inp_image_66_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_67_ce0 : STD_LOGIC;
    signal inp_image_67_we0 : STD_LOGIC;
    signal inp_image_67_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_68_ce0 : STD_LOGIC;
    signal inp_image_68_we0 : STD_LOGIC;
    signal inp_image_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_69_ce0 : STD_LOGIC;
    signal inp_image_69_we0 : STD_LOGIC;
    signal inp_image_69_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_70_ce0 : STD_LOGIC;
    signal inp_image_70_we0 : STD_LOGIC;
    signal inp_image_70_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_71_ce0 : STD_LOGIC;
    signal inp_image_71_we0 : STD_LOGIC;
    signal inp_image_71_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_72_ce0 : STD_LOGIC;
    signal inp_image_72_we0 : STD_LOGIC;
    signal inp_image_72_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_73_ce0 : STD_LOGIC;
    signal inp_image_73_we0 : STD_LOGIC;
    signal inp_image_73_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_74_ce0 : STD_LOGIC;
    signal inp_image_74_we0 : STD_LOGIC;
    signal inp_image_74_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_75_ce0 : STD_LOGIC;
    signal inp_image_75_we0 : STD_LOGIC;
    signal inp_image_75_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_76_ce0 : STD_LOGIC;
    signal inp_image_76_we0 : STD_LOGIC;
    signal inp_image_76_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_77_ce0 : STD_LOGIC;
    signal inp_image_77_we0 : STD_LOGIC;
    signal inp_image_77_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_78_ce0 : STD_LOGIC;
    signal inp_image_78_we0 : STD_LOGIC;
    signal inp_image_78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_79_ce0 : STD_LOGIC;
    signal inp_image_79_we0 : STD_LOGIC;
    signal inp_image_79_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_80_ce0 : STD_LOGIC;
    signal inp_image_80_we0 : STD_LOGIC;
    signal inp_image_80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_81_ce0 : STD_LOGIC;
    signal inp_image_81_we0 : STD_LOGIC;
    signal inp_image_81_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_82_ce0 : STD_LOGIC;
    signal inp_image_82_we0 : STD_LOGIC;
    signal inp_image_82_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_83_ce0 : STD_LOGIC;
    signal inp_image_83_we0 : STD_LOGIC;
    signal inp_image_83_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_84_ce0 : STD_LOGIC;
    signal inp_image_84_we0 : STD_LOGIC;
    signal inp_image_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_85_ce0 : STD_LOGIC;
    signal inp_image_85_we0 : STD_LOGIC;
    signal inp_image_85_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_86_ce0 : STD_LOGIC;
    signal inp_image_86_we0 : STD_LOGIC;
    signal inp_image_86_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_87_ce0 : STD_LOGIC;
    signal inp_image_87_we0 : STD_LOGIC;
    signal inp_image_87_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_88_ce0 : STD_LOGIC;
    signal inp_image_88_we0 : STD_LOGIC;
    signal inp_image_88_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_89_ce0 : STD_LOGIC;
    signal inp_image_89_we0 : STD_LOGIC;
    signal inp_image_89_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_90_ce0 : STD_LOGIC;
    signal inp_image_90_we0 : STD_LOGIC;
    signal inp_image_90_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_91_ce0 : STD_LOGIC;
    signal inp_image_91_we0 : STD_LOGIC;
    signal inp_image_91_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_92_ce0 : STD_LOGIC;
    signal inp_image_92_we0 : STD_LOGIC;
    signal inp_image_92_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_93_ce0 : STD_LOGIC;
    signal inp_image_93_we0 : STD_LOGIC;
    signal inp_image_93_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_94_ce0 : STD_LOGIC;
    signal inp_image_94_we0 : STD_LOGIC;
    signal inp_image_94_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inp_image_95_ce0 : STD_LOGIC;
    signal inp_image_95_we0 : STD_LOGIC;
    signal inp_image_95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_ap_start : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_ap_done : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_ap_idle : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_ap_ready : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WLAST : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARVALID : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_RREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0 : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce : STD_LOGIC;
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1103_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1103_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1103_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1103_ap_ce : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1115_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1115_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1115_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1115_ap_ce : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1127_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1127_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1127_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1127_ap_ce : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1139_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1139_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1139_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1139_ap_ce : STD_LOGIC;
    signal grp_pow_generic_float_s_fu_1155_base_r : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1155_exp : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1155_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pow_generic_float_s_fu_1155_ap_ce : STD_LOGIC;
    signal gmem0_0_AWVALID : STD_LOGIC;
    signal gmem0_0_AWREADY : STD_LOGIC;
    signal gmem0_0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_WVALID : STD_LOGIC;
    signal gmem0_0_WREADY : STD_LOGIC;
    signal gmem0_0_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem0_0_ARVALID : STD_LOGIC;
    signal gmem0_0_ARREADY : STD_LOGIC;
    signal gmem0_0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RVALID : STD_LOGIC;
    signal gmem0_0_RREADY : STD_LOGIC;
    signal gmem0_0_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_0_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem0_0_BVALID : STD_LOGIC;
    signal gmem0_0_BREADY : STD_LOGIC;
    signal grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (46 downto 0);
    signal ap_NS_fsm_state10 : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state27 : STD_LOGIC;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal sext_ln49_fu_879_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln59_fu_889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln74_fu_914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln89_fu_939_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln107_fu_979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln120_fu_989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln74_fu_899_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln89_fu_924_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln107_fu_949_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln120_fu_964_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1073_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1073_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1073_ce : STD_LOGIC;
    signal grp_fu_1077_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1077_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1077_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1077_ce : STD_LOGIC;
    signal grp_fu_1081_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1081_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1081_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1081_ce : STD_LOGIC;
    signal grp_fu_1085_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1085_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1085_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1085_ce : STD_LOGIC;
    signal grp_fu_1089_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1089_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1089_ce : STD_LOGIC;
    signal grp_fu_1092_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1092_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1092_ce : STD_LOGIC;
    signal grp_fu_1095_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1095_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1095_ce : STD_LOGIC;
    signal grp_fu_1099_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1099_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1099_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1099_ce : STD_LOGIC;
    signal grp_fu_1151_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1151_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1151_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1151_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component norm1_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln49 : IN STD_LOGIC_VECTOR (61 downto 0);
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_we0 : OUT STD_LOGIC;
        inp_image_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_we0 : OUT STD_LOGIC;
        inp_image_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_we0 : OUT STD_LOGIC;
        inp_image_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_3_ce0 : OUT STD_LOGIC;
        inp_image_3_we0 : OUT STD_LOGIC;
        inp_image_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_4_ce0 : OUT STD_LOGIC;
        inp_image_4_we0 : OUT STD_LOGIC;
        inp_image_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_5_ce0 : OUT STD_LOGIC;
        inp_image_5_we0 : OUT STD_LOGIC;
        inp_image_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_6_ce0 : OUT STD_LOGIC;
        inp_image_6_we0 : OUT STD_LOGIC;
        inp_image_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_7_ce0 : OUT STD_LOGIC;
        inp_image_7_we0 : OUT STD_LOGIC;
        inp_image_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_8_ce0 : OUT STD_LOGIC;
        inp_image_8_we0 : OUT STD_LOGIC;
        inp_image_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_9_ce0 : OUT STD_LOGIC;
        inp_image_9_we0 : OUT STD_LOGIC;
        inp_image_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_10_ce0 : OUT STD_LOGIC;
        inp_image_10_we0 : OUT STD_LOGIC;
        inp_image_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_11_ce0 : OUT STD_LOGIC;
        inp_image_11_we0 : OUT STD_LOGIC;
        inp_image_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_12_ce0 : OUT STD_LOGIC;
        inp_image_12_we0 : OUT STD_LOGIC;
        inp_image_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_13_ce0 : OUT STD_LOGIC;
        inp_image_13_we0 : OUT STD_LOGIC;
        inp_image_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_14_ce0 : OUT STD_LOGIC;
        inp_image_14_we0 : OUT STD_LOGIC;
        inp_image_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_15_ce0 : OUT STD_LOGIC;
        inp_image_15_we0 : OUT STD_LOGIC;
        inp_image_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_16_ce0 : OUT STD_LOGIC;
        inp_image_16_we0 : OUT STD_LOGIC;
        inp_image_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_17_ce0 : OUT STD_LOGIC;
        inp_image_17_we0 : OUT STD_LOGIC;
        inp_image_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_18_ce0 : OUT STD_LOGIC;
        inp_image_18_we0 : OUT STD_LOGIC;
        inp_image_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_19_ce0 : OUT STD_LOGIC;
        inp_image_19_we0 : OUT STD_LOGIC;
        inp_image_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_20_ce0 : OUT STD_LOGIC;
        inp_image_20_we0 : OUT STD_LOGIC;
        inp_image_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_21_ce0 : OUT STD_LOGIC;
        inp_image_21_we0 : OUT STD_LOGIC;
        inp_image_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_22_ce0 : OUT STD_LOGIC;
        inp_image_22_we0 : OUT STD_LOGIC;
        inp_image_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_23_ce0 : OUT STD_LOGIC;
        inp_image_23_we0 : OUT STD_LOGIC;
        inp_image_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_24_ce0 : OUT STD_LOGIC;
        inp_image_24_we0 : OUT STD_LOGIC;
        inp_image_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_25_ce0 : OUT STD_LOGIC;
        inp_image_25_we0 : OUT STD_LOGIC;
        inp_image_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_26_ce0 : OUT STD_LOGIC;
        inp_image_26_we0 : OUT STD_LOGIC;
        inp_image_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_27_ce0 : OUT STD_LOGIC;
        inp_image_27_we0 : OUT STD_LOGIC;
        inp_image_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_28_ce0 : OUT STD_LOGIC;
        inp_image_28_we0 : OUT STD_LOGIC;
        inp_image_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_29_ce0 : OUT STD_LOGIC;
        inp_image_29_we0 : OUT STD_LOGIC;
        inp_image_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_30_ce0 : OUT STD_LOGIC;
        inp_image_30_we0 : OUT STD_LOGIC;
        inp_image_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_31_ce0 : OUT STD_LOGIC;
        inp_image_31_we0 : OUT STD_LOGIC;
        inp_image_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_32_ce0 : OUT STD_LOGIC;
        inp_image_32_we0 : OUT STD_LOGIC;
        inp_image_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_33_ce0 : OUT STD_LOGIC;
        inp_image_33_we0 : OUT STD_LOGIC;
        inp_image_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_34_ce0 : OUT STD_LOGIC;
        inp_image_34_we0 : OUT STD_LOGIC;
        inp_image_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_35_ce0 : OUT STD_LOGIC;
        inp_image_35_we0 : OUT STD_LOGIC;
        inp_image_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_36_ce0 : OUT STD_LOGIC;
        inp_image_36_we0 : OUT STD_LOGIC;
        inp_image_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_37_ce0 : OUT STD_LOGIC;
        inp_image_37_we0 : OUT STD_LOGIC;
        inp_image_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_38_ce0 : OUT STD_LOGIC;
        inp_image_38_we0 : OUT STD_LOGIC;
        inp_image_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_39_ce0 : OUT STD_LOGIC;
        inp_image_39_we0 : OUT STD_LOGIC;
        inp_image_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_40_ce0 : OUT STD_LOGIC;
        inp_image_40_we0 : OUT STD_LOGIC;
        inp_image_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_41_ce0 : OUT STD_LOGIC;
        inp_image_41_we0 : OUT STD_LOGIC;
        inp_image_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_42_ce0 : OUT STD_LOGIC;
        inp_image_42_we0 : OUT STD_LOGIC;
        inp_image_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_43_ce0 : OUT STD_LOGIC;
        inp_image_43_we0 : OUT STD_LOGIC;
        inp_image_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_44_ce0 : OUT STD_LOGIC;
        inp_image_44_we0 : OUT STD_LOGIC;
        inp_image_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_45_ce0 : OUT STD_LOGIC;
        inp_image_45_we0 : OUT STD_LOGIC;
        inp_image_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_46_ce0 : OUT STD_LOGIC;
        inp_image_46_we0 : OUT STD_LOGIC;
        inp_image_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_47_ce0 : OUT STD_LOGIC;
        inp_image_47_we0 : OUT STD_LOGIC;
        inp_image_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_48_ce0 : OUT STD_LOGIC;
        inp_image_48_we0 : OUT STD_LOGIC;
        inp_image_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_49_ce0 : OUT STD_LOGIC;
        inp_image_49_we0 : OUT STD_LOGIC;
        inp_image_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_50_ce0 : OUT STD_LOGIC;
        inp_image_50_we0 : OUT STD_LOGIC;
        inp_image_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_51_ce0 : OUT STD_LOGIC;
        inp_image_51_we0 : OUT STD_LOGIC;
        inp_image_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_52_ce0 : OUT STD_LOGIC;
        inp_image_52_we0 : OUT STD_LOGIC;
        inp_image_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_53_ce0 : OUT STD_LOGIC;
        inp_image_53_we0 : OUT STD_LOGIC;
        inp_image_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_54_ce0 : OUT STD_LOGIC;
        inp_image_54_we0 : OUT STD_LOGIC;
        inp_image_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_55_ce0 : OUT STD_LOGIC;
        inp_image_55_we0 : OUT STD_LOGIC;
        inp_image_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_56_ce0 : OUT STD_LOGIC;
        inp_image_56_we0 : OUT STD_LOGIC;
        inp_image_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_57_ce0 : OUT STD_LOGIC;
        inp_image_57_we0 : OUT STD_LOGIC;
        inp_image_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_58_ce0 : OUT STD_LOGIC;
        inp_image_58_we0 : OUT STD_LOGIC;
        inp_image_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_59_ce0 : OUT STD_LOGIC;
        inp_image_59_we0 : OUT STD_LOGIC;
        inp_image_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_60_ce0 : OUT STD_LOGIC;
        inp_image_60_we0 : OUT STD_LOGIC;
        inp_image_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_61_ce0 : OUT STD_LOGIC;
        inp_image_61_we0 : OUT STD_LOGIC;
        inp_image_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_62_ce0 : OUT STD_LOGIC;
        inp_image_62_we0 : OUT STD_LOGIC;
        inp_image_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_63_ce0 : OUT STD_LOGIC;
        inp_image_63_we0 : OUT STD_LOGIC;
        inp_image_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_64_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_64_ce0 : OUT STD_LOGIC;
        inp_image_64_we0 : OUT STD_LOGIC;
        inp_image_64_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_65_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_65_ce0 : OUT STD_LOGIC;
        inp_image_65_we0 : OUT STD_LOGIC;
        inp_image_65_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_66_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_66_ce0 : OUT STD_LOGIC;
        inp_image_66_we0 : OUT STD_LOGIC;
        inp_image_66_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_67_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_67_ce0 : OUT STD_LOGIC;
        inp_image_67_we0 : OUT STD_LOGIC;
        inp_image_67_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_68_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_68_ce0 : OUT STD_LOGIC;
        inp_image_68_we0 : OUT STD_LOGIC;
        inp_image_68_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_69_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_69_ce0 : OUT STD_LOGIC;
        inp_image_69_we0 : OUT STD_LOGIC;
        inp_image_69_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_70_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_70_ce0 : OUT STD_LOGIC;
        inp_image_70_we0 : OUT STD_LOGIC;
        inp_image_70_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_71_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_71_ce0 : OUT STD_LOGIC;
        inp_image_71_we0 : OUT STD_LOGIC;
        inp_image_71_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_72_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_72_ce0 : OUT STD_LOGIC;
        inp_image_72_we0 : OUT STD_LOGIC;
        inp_image_72_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_73_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_73_ce0 : OUT STD_LOGIC;
        inp_image_73_we0 : OUT STD_LOGIC;
        inp_image_73_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_74_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_74_ce0 : OUT STD_LOGIC;
        inp_image_74_we0 : OUT STD_LOGIC;
        inp_image_74_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_75_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_75_ce0 : OUT STD_LOGIC;
        inp_image_75_we0 : OUT STD_LOGIC;
        inp_image_75_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_76_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_76_ce0 : OUT STD_LOGIC;
        inp_image_76_we0 : OUT STD_LOGIC;
        inp_image_76_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_77_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_77_ce0 : OUT STD_LOGIC;
        inp_image_77_we0 : OUT STD_LOGIC;
        inp_image_77_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_78_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_78_ce0 : OUT STD_LOGIC;
        inp_image_78_we0 : OUT STD_LOGIC;
        inp_image_78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_79_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_79_ce0 : OUT STD_LOGIC;
        inp_image_79_we0 : OUT STD_LOGIC;
        inp_image_79_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_80_ce0 : OUT STD_LOGIC;
        inp_image_80_we0 : OUT STD_LOGIC;
        inp_image_80_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_81_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_81_ce0 : OUT STD_LOGIC;
        inp_image_81_we0 : OUT STD_LOGIC;
        inp_image_81_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_82_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_82_ce0 : OUT STD_LOGIC;
        inp_image_82_we0 : OUT STD_LOGIC;
        inp_image_82_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_83_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_83_ce0 : OUT STD_LOGIC;
        inp_image_83_we0 : OUT STD_LOGIC;
        inp_image_83_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_84_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_84_ce0 : OUT STD_LOGIC;
        inp_image_84_we0 : OUT STD_LOGIC;
        inp_image_84_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_85_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_85_ce0 : OUT STD_LOGIC;
        inp_image_85_we0 : OUT STD_LOGIC;
        inp_image_85_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_86_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_86_ce0 : OUT STD_LOGIC;
        inp_image_86_we0 : OUT STD_LOGIC;
        inp_image_86_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_87_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_87_ce0 : OUT STD_LOGIC;
        inp_image_87_we0 : OUT STD_LOGIC;
        inp_image_87_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_88_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_88_ce0 : OUT STD_LOGIC;
        inp_image_88_we0 : OUT STD_LOGIC;
        inp_image_88_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_89_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_89_ce0 : OUT STD_LOGIC;
        inp_image_89_we0 : OUT STD_LOGIC;
        inp_image_89_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_90_ce0 : OUT STD_LOGIC;
        inp_image_90_we0 : OUT STD_LOGIC;
        inp_image_90_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_91_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_91_ce0 : OUT STD_LOGIC;
        inp_image_91_we0 : OUT STD_LOGIC;
        inp_image_91_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_92_ce0 : OUT STD_LOGIC;
        inp_image_92_we0 : OUT STD_LOGIC;
        inp_image_92_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_we0 : OUT STD_LOGIC;
        inp_image_93_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_we0 : OUT STD_LOGIC;
        inp_image_94_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_we0 : OUT STD_LOGIC;
        inp_image_95_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component norm1_norm1_Pipeline_L2_L3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln59 : IN STD_LOGIC_VECTOR (61 downto 0);
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1092_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1092_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1092_p_ce : OUT STD_LOGIC;
        grp_fu_1095_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1095_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_ce : OUT STD_LOGIC;
        grp_fu_1099_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1103_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1115_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1127_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1139_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_ce : OUT STD_LOGIC );
    end component;


    component norm1_norm1_Pipeline_L5_L6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln74 : IN STD_LOGIC_VECTOR (61 downto 0);
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_3_ce0 : OUT STD_LOGIC;
        inp_image_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1151_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1151_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1092_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1092_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1092_p_ce : OUT STD_LOGIC;
        grp_fu_1095_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1095_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_ce : OUT STD_LOGIC;
        grp_fu_1099_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1103_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1115_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1127_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1139_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1155_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_ce : OUT STD_LOGIC );
    end component;


    component norm1_norm1_Pipeline_L8_L9_L10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln89 : IN STD_LOGIC_VECTOR (61 downto 0);
        inp_image_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_ce0 : OUT STD_LOGIC;
        inp_image_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_1_ce0 : OUT STD_LOGIC;
        inp_image_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_2_ce0 : OUT STD_LOGIC;
        inp_image_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_3_ce0 : OUT STD_LOGIC;
        inp_image_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_4_ce0 : OUT STD_LOGIC;
        inp_image_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_5_ce0 : OUT STD_LOGIC;
        inp_image_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_6_ce0 : OUT STD_LOGIC;
        inp_image_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_7_ce0 : OUT STD_LOGIC;
        inp_image_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_8_ce0 : OUT STD_LOGIC;
        inp_image_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_9_ce0 : OUT STD_LOGIC;
        inp_image_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_10_ce0 : OUT STD_LOGIC;
        inp_image_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_11_ce0 : OUT STD_LOGIC;
        inp_image_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_12_ce0 : OUT STD_LOGIC;
        inp_image_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_13_ce0 : OUT STD_LOGIC;
        inp_image_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_14_ce0 : OUT STD_LOGIC;
        inp_image_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_15_ce0 : OUT STD_LOGIC;
        inp_image_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_16_ce0 : OUT STD_LOGIC;
        inp_image_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_17_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_17_ce0 : OUT STD_LOGIC;
        inp_image_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_18_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_18_ce0 : OUT STD_LOGIC;
        inp_image_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_19_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_19_ce0 : OUT STD_LOGIC;
        inp_image_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_20_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_20_ce0 : OUT STD_LOGIC;
        inp_image_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_21_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_21_ce0 : OUT STD_LOGIC;
        inp_image_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_22_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_22_ce0 : OUT STD_LOGIC;
        inp_image_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_23_ce0 : OUT STD_LOGIC;
        inp_image_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_24_ce0 : OUT STD_LOGIC;
        inp_image_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_25_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_25_ce0 : OUT STD_LOGIC;
        inp_image_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_26_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_26_ce0 : OUT STD_LOGIC;
        inp_image_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_27_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_27_ce0 : OUT STD_LOGIC;
        inp_image_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_28_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_28_ce0 : OUT STD_LOGIC;
        inp_image_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_29_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_29_ce0 : OUT STD_LOGIC;
        inp_image_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_30_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_30_ce0 : OUT STD_LOGIC;
        inp_image_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_31_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_31_ce0 : OUT STD_LOGIC;
        inp_image_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_32_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_32_ce0 : OUT STD_LOGIC;
        inp_image_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_33_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_33_ce0 : OUT STD_LOGIC;
        inp_image_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_34_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_34_ce0 : OUT STD_LOGIC;
        inp_image_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_35_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_35_ce0 : OUT STD_LOGIC;
        inp_image_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_36_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_36_ce0 : OUT STD_LOGIC;
        inp_image_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_37_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_37_ce0 : OUT STD_LOGIC;
        inp_image_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_38_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_38_ce0 : OUT STD_LOGIC;
        inp_image_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_39_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_39_ce0 : OUT STD_LOGIC;
        inp_image_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_40_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_40_ce0 : OUT STD_LOGIC;
        inp_image_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_41_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_41_ce0 : OUT STD_LOGIC;
        inp_image_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_42_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_42_ce0 : OUT STD_LOGIC;
        inp_image_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_43_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_43_ce0 : OUT STD_LOGIC;
        inp_image_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_44_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_44_ce0 : OUT STD_LOGIC;
        inp_image_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_45_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_45_ce0 : OUT STD_LOGIC;
        inp_image_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_46_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_46_ce0 : OUT STD_LOGIC;
        inp_image_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_47_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_47_ce0 : OUT STD_LOGIC;
        inp_image_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_48_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_48_ce0 : OUT STD_LOGIC;
        inp_image_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_49_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_49_ce0 : OUT STD_LOGIC;
        inp_image_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_50_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_50_ce0 : OUT STD_LOGIC;
        inp_image_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_51_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_51_ce0 : OUT STD_LOGIC;
        inp_image_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_52_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_52_ce0 : OUT STD_LOGIC;
        inp_image_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_53_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_53_ce0 : OUT STD_LOGIC;
        inp_image_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_54_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_54_ce0 : OUT STD_LOGIC;
        inp_image_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_55_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_55_ce0 : OUT STD_LOGIC;
        inp_image_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_56_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_56_ce0 : OUT STD_LOGIC;
        inp_image_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_57_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_57_ce0 : OUT STD_LOGIC;
        inp_image_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_58_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_58_ce0 : OUT STD_LOGIC;
        inp_image_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_59_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_59_ce0 : OUT STD_LOGIC;
        inp_image_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_60_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_60_ce0 : OUT STD_LOGIC;
        inp_image_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_61_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_61_ce0 : OUT STD_LOGIC;
        inp_image_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_62_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_62_ce0 : OUT STD_LOGIC;
        inp_image_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_63_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_63_ce0 : OUT STD_LOGIC;
        inp_image_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_64_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_64_ce0 : OUT STD_LOGIC;
        inp_image_64_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_65_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_65_ce0 : OUT STD_LOGIC;
        inp_image_65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_66_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_66_ce0 : OUT STD_LOGIC;
        inp_image_66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_67_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_67_ce0 : OUT STD_LOGIC;
        inp_image_67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_68_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_68_ce0 : OUT STD_LOGIC;
        inp_image_68_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_69_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_69_ce0 : OUT STD_LOGIC;
        inp_image_69_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_70_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_70_ce0 : OUT STD_LOGIC;
        inp_image_70_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_71_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_71_ce0 : OUT STD_LOGIC;
        inp_image_71_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_72_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_72_ce0 : OUT STD_LOGIC;
        inp_image_72_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_73_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_73_ce0 : OUT STD_LOGIC;
        inp_image_73_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_74_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_74_ce0 : OUT STD_LOGIC;
        inp_image_74_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_75_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_75_ce0 : OUT STD_LOGIC;
        inp_image_75_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_76_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_76_ce0 : OUT STD_LOGIC;
        inp_image_76_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_77_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_77_ce0 : OUT STD_LOGIC;
        inp_image_77_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_78_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_78_ce0 : OUT STD_LOGIC;
        inp_image_78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_79_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_79_ce0 : OUT STD_LOGIC;
        inp_image_79_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_80_ce0 : OUT STD_LOGIC;
        inp_image_80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_81_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_81_ce0 : OUT STD_LOGIC;
        inp_image_81_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_82_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_82_ce0 : OUT STD_LOGIC;
        inp_image_82_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_83_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_83_ce0 : OUT STD_LOGIC;
        inp_image_83_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_84_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_84_ce0 : OUT STD_LOGIC;
        inp_image_84_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_85_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_85_ce0 : OUT STD_LOGIC;
        inp_image_85_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_86_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_86_ce0 : OUT STD_LOGIC;
        inp_image_86_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_87_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_87_ce0 : OUT STD_LOGIC;
        inp_image_87_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_88_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_88_ce0 : OUT STD_LOGIC;
        inp_image_88_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_89_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_89_ce0 : OUT STD_LOGIC;
        inp_image_89_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_90_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_90_ce0 : OUT STD_LOGIC;
        inp_image_90_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_91_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_91_ce0 : OUT STD_LOGIC;
        inp_image_91_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_92_ce0 : OUT STD_LOGIC;
        inp_image_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1151_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1151_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1092_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1092_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1092_p_ce : OUT STD_LOGIC;
        grp_fu_1095_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1095_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_ce : OUT STD_LOGIC;
        grp_fu_1099_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1103_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1115_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1127_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1139_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1155_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_ce : OUT STD_LOGIC );
    end component;


    component norm1_norm1_Pipeline_L12_L13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln107 : IN STD_LOGIC_VECTOR (61 downto 0);
        inp_image_92_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_92_ce0 : OUT STD_LOGIC;
        inp_image_92_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1151_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1151_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1151_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1092_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1092_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1092_p_ce : OUT STD_LOGIC;
        grp_fu_1095_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1095_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_ce : OUT STD_LOGIC;
        grp_fu_1099_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1103_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1115_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1127_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1139_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1155_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1155_p_ce : OUT STD_LOGIC );
    end component;


    component norm1_norm1_Pipeline_L15_L16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln120 : IN STD_LOGIC_VECTOR (61 downto 0);
        inp_image_93_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_93_ce0 : OUT STD_LOGIC;
        inp_image_93_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_94_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_94_ce0 : OUT STD_LOGIC;
        inp_image_94_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_image_95_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inp_image_95_ce0 : OUT STD_LOGIC;
        inp_image_95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1073_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1073_p_ce : OUT STD_LOGIC;
        grp_fu_1077_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1077_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1077_p_ce : OUT STD_LOGIC;
        grp_fu_1081_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1081_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1081_p_ce : OUT STD_LOGIC;
        grp_fu_1085_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1085_p_ce : OUT STD_LOGIC;
        grp_fu_1089_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1089_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1089_p_ce : OUT STD_LOGIC;
        grp_fu_1092_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1092_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1092_p_ce : OUT STD_LOGIC;
        grp_fu_1095_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1095_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1095_p_ce : OUT STD_LOGIC;
        grp_fu_1099_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_1099_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1103_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1103_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1115_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1115_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1127_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1127_p_ce : OUT STD_LOGIC;
        grp_pow_generic_float_s_fu_1139_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_pow_generic_float_s_fu_1139_p_ce : OUT STD_LOGIC );
    end component;


    component norm1_pow_generic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        base_r : IN STD_LOGIC_VECTOR (31 downto 0);
        exp : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component norm1_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component norm1_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component norm1_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component norm1_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component norm1_dadd_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component norm1_dmul_64ns_64ns_64_5_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component norm1_inp_image_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component norm1_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        inp_img : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_img : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component norm1_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        CH0_USER_RFIFONUM_WIDTH : INTEGER;
        CH0_USER_DW : INTEGER;
        CH0_USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_CH0_ARVALID : IN STD_LOGIC;
        I_CH0_ARREADY : OUT STD_LOGIC;
        I_CH0_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RVALID : OUT STD_LOGIC;
        I_CH0_RREADY : IN STD_LOGIC;
        I_CH0_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_CH0_AWVALID : IN STD_LOGIC;
        I_CH0_AWREADY : OUT STD_LOGIC;
        I_CH0_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_CH0_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WVALID : IN STD_LOGIC;
        I_CH0_WREADY : OUT STD_LOGIC;
        I_CH0_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_CH0_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_CH0_BVALID : OUT STD_LOGIC;
        I_CH0_BREADY : IN STD_LOGIC );
    end component;



begin
    inp_image_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_address0,
        ce0 => inp_image_ce0,
        we0 => inp_image_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_d0,
        q0 => inp_image_q0);

    inp_image_1_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_1_address0,
        ce0 => inp_image_1_ce0,
        we0 => inp_image_1_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_d0,
        q0 => inp_image_1_q0);

    inp_image_2_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_2_address0,
        ce0 => inp_image_2_ce0,
        we0 => inp_image_2_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_d0,
        q0 => inp_image_2_q0);

    inp_image_3_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_3_address0,
        ce0 => inp_image_3_ce0,
        we0 => inp_image_3_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_d0,
        q0 => inp_image_3_q0);

    inp_image_4_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_4_address0,
        ce0 => inp_image_4_ce0,
        we0 => inp_image_4_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_d0,
        q0 => inp_image_4_q0);

    inp_image_5_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_5_address0,
        ce0 => inp_image_5_ce0,
        we0 => inp_image_5_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_d0,
        q0 => inp_image_5_q0);

    inp_image_6_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_6_address0,
        ce0 => inp_image_6_ce0,
        we0 => inp_image_6_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_d0,
        q0 => inp_image_6_q0);

    inp_image_7_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_7_address0,
        ce0 => inp_image_7_ce0,
        we0 => inp_image_7_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_d0,
        q0 => inp_image_7_q0);

    inp_image_8_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_8_address0,
        ce0 => inp_image_8_ce0,
        we0 => inp_image_8_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_d0,
        q0 => inp_image_8_q0);

    inp_image_9_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_9_address0,
        ce0 => inp_image_9_ce0,
        we0 => inp_image_9_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_d0,
        q0 => inp_image_9_q0);

    inp_image_10_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_10_address0,
        ce0 => inp_image_10_ce0,
        we0 => inp_image_10_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_d0,
        q0 => inp_image_10_q0);

    inp_image_11_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_11_address0,
        ce0 => inp_image_11_ce0,
        we0 => inp_image_11_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_d0,
        q0 => inp_image_11_q0);

    inp_image_12_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_12_address0,
        ce0 => inp_image_12_ce0,
        we0 => inp_image_12_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_d0,
        q0 => inp_image_12_q0);

    inp_image_13_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_13_address0,
        ce0 => inp_image_13_ce0,
        we0 => inp_image_13_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_d0,
        q0 => inp_image_13_q0);

    inp_image_14_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_14_address0,
        ce0 => inp_image_14_ce0,
        we0 => inp_image_14_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_d0,
        q0 => inp_image_14_q0);

    inp_image_15_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_15_address0,
        ce0 => inp_image_15_ce0,
        we0 => inp_image_15_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_d0,
        q0 => inp_image_15_q0);

    inp_image_16_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_16_address0,
        ce0 => inp_image_16_ce0,
        we0 => inp_image_16_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_d0,
        q0 => inp_image_16_q0);

    inp_image_17_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_17_address0,
        ce0 => inp_image_17_ce0,
        we0 => inp_image_17_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_d0,
        q0 => inp_image_17_q0);

    inp_image_18_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_18_address0,
        ce0 => inp_image_18_ce0,
        we0 => inp_image_18_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_d0,
        q0 => inp_image_18_q0);

    inp_image_19_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_19_address0,
        ce0 => inp_image_19_ce0,
        we0 => inp_image_19_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_d0,
        q0 => inp_image_19_q0);

    inp_image_20_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_20_address0,
        ce0 => inp_image_20_ce0,
        we0 => inp_image_20_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_d0,
        q0 => inp_image_20_q0);

    inp_image_21_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_21_address0,
        ce0 => inp_image_21_ce0,
        we0 => inp_image_21_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_d0,
        q0 => inp_image_21_q0);

    inp_image_22_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_22_address0,
        ce0 => inp_image_22_ce0,
        we0 => inp_image_22_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_d0,
        q0 => inp_image_22_q0);

    inp_image_23_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_23_address0,
        ce0 => inp_image_23_ce0,
        we0 => inp_image_23_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_d0,
        q0 => inp_image_23_q0);

    inp_image_24_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_24_address0,
        ce0 => inp_image_24_ce0,
        we0 => inp_image_24_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_d0,
        q0 => inp_image_24_q0);

    inp_image_25_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_25_address0,
        ce0 => inp_image_25_ce0,
        we0 => inp_image_25_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_d0,
        q0 => inp_image_25_q0);

    inp_image_26_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_26_address0,
        ce0 => inp_image_26_ce0,
        we0 => inp_image_26_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_d0,
        q0 => inp_image_26_q0);

    inp_image_27_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_27_address0,
        ce0 => inp_image_27_ce0,
        we0 => inp_image_27_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_d0,
        q0 => inp_image_27_q0);

    inp_image_28_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_28_address0,
        ce0 => inp_image_28_ce0,
        we0 => inp_image_28_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_d0,
        q0 => inp_image_28_q0);

    inp_image_29_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_29_address0,
        ce0 => inp_image_29_ce0,
        we0 => inp_image_29_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_d0,
        q0 => inp_image_29_q0);

    inp_image_30_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_30_address0,
        ce0 => inp_image_30_ce0,
        we0 => inp_image_30_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_d0,
        q0 => inp_image_30_q0);

    inp_image_31_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_31_address0,
        ce0 => inp_image_31_ce0,
        we0 => inp_image_31_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_d0,
        q0 => inp_image_31_q0);

    inp_image_32_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_32_address0,
        ce0 => inp_image_32_ce0,
        we0 => inp_image_32_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_d0,
        q0 => inp_image_32_q0);

    inp_image_33_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_33_address0,
        ce0 => inp_image_33_ce0,
        we0 => inp_image_33_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_d0,
        q0 => inp_image_33_q0);

    inp_image_34_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_34_address0,
        ce0 => inp_image_34_ce0,
        we0 => inp_image_34_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_d0,
        q0 => inp_image_34_q0);

    inp_image_35_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_35_address0,
        ce0 => inp_image_35_ce0,
        we0 => inp_image_35_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_d0,
        q0 => inp_image_35_q0);

    inp_image_36_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_36_address0,
        ce0 => inp_image_36_ce0,
        we0 => inp_image_36_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_d0,
        q0 => inp_image_36_q0);

    inp_image_37_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_37_address0,
        ce0 => inp_image_37_ce0,
        we0 => inp_image_37_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_d0,
        q0 => inp_image_37_q0);

    inp_image_38_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_38_address0,
        ce0 => inp_image_38_ce0,
        we0 => inp_image_38_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_d0,
        q0 => inp_image_38_q0);

    inp_image_39_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_39_address0,
        ce0 => inp_image_39_ce0,
        we0 => inp_image_39_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_d0,
        q0 => inp_image_39_q0);

    inp_image_40_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_40_address0,
        ce0 => inp_image_40_ce0,
        we0 => inp_image_40_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_d0,
        q0 => inp_image_40_q0);

    inp_image_41_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_41_address0,
        ce0 => inp_image_41_ce0,
        we0 => inp_image_41_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_d0,
        q0 => inp_image_41_q0);

    inp_image_42_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_42_address0,
        ce0 => inp_image_42_ce0,
        we0 => inp_image_42_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_d0,
        q0 => inp_image_42_q0);

    inp_image_43_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_43_address0,
        ce0 => inp_image_43_ce0,
        we0 => inp_image_43_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_d0,
        q0 => inp_image_43_q0);

    inp_image_44_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_44_address0,
        ce0 => inp_image_44_ce0,
        we0 => inp_image_44_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_d0,
        q0 => inp_image_44_q0);

    inp_image_45_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_45_address0,
        ce0 => inp_image_45_ce0,
        we0 => inp_image_45_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_d0,
        q0 => inp_image_45_q0);

    inp_image_46_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_46_address0,
        ce0 => inp_image_46_ce0,
        we0 => inp_image_46_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_d0,
        q0 => inp_image_46_q0);

    inp_image_47_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_47_address0,
        ce0 => inp_image_47_ce0,
        we0 => inp_image_47_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_d0,
        q0 => inp_image_47_q0);

    inp_image_48_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_48_address0,
        ce0 => inp_image_48_ce0,
        we0 => inp_image_48_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_d0,
        q0 => inp_image_48_q0);

    inp_image_49_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_49_address0,
        ce0 => inp_image_49_ce0,
        we0 => inp_image_49_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_d0,
        q0 => inp_image_49_q0);

    inp_image_50_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_50_address0,
        ce0 => inp_image_50_ce0,
        we0 => inp_image_50_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_d0,
        q0 => inp_image_50_q0);

    inp_image_51_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_51_address0,
        ce0 => inp_image_51_ce0,
        we0 => inp_image_51_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_d0,
        q0 => inp_image_51_q0);

    inp_image_52_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_52_address0,
        ce0 => inp_image_52_ce0,
        we0 => inp_image_52_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_d0,
        q0 => inp_image_52_q0);

    inp_image_53_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_53_address0,
        ce0 => inp_image_53_ce0,
        we0 => inp_image_53_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_d0,
        q0 => inp_image_53_q0);

    inp_image_54_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_54_address0,
        ce0 => inp_image_54_ce0,
        we0 => inp_image_54_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_d0,
        q0 => inp_image_54_q0);

    inp_image_55_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_55_address0,
        ce0 => inp_image_55_ce0,
        we0 => inp_image_55_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_d0,
        q0 => inp_image_55_q0);

    inp_image_56_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_56_address0,
        ce0 => inp_image_56_ce0,
        we0 => inp_image_56_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_d0,
        q0 => inp_image_56_q0);

    inp_image_57_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_57_address0,
        ce0 => inp_image_57_ce0,
        we0 => inp_image_57_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_d0,
        q0 => inp_image_57_q0);

    inp_image_58_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_58_address0,
        ce0 => inp_image_58_ce0,
        we0 => inp_image_58_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_d0,
        q0 => inp_image_58_q0);

    inp_image_59_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_59_address0,
        ce0 => inp_image_59_ce0,
        we0 => inp_image_59_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_d0,
        q0 => inp_image_59_q0);

    inp_image_60_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_60_address0,
        ce0 => inp_image_60_ce0,
        we0 => inp_image_60_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_d0,
        q0 => inp_image_60_q0);

    inp_image_61_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_61_address0,
        ce0 => inp_image_61_ce0,
        we0 => inp_image_61_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_d0,
        q0 => inp_image_61_q0);

    inp_image_62_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_62_address0,
        ce0 => inp_image_62_ce0,
        we0 => inp_image_62_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_d0,
        q0 => inp_image_62_q0);

    inp_image_63_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_63_address0,
        ce0 => inp_image_63_ce0,
        we0 => inp_image_63_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_d0,
        q0 => inp_image_63_q0);

    inp_image_64_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_64_address0,
        ce0 => inp_image_64_ce0,
        we0 => inp_image_64_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_d0,
        q0 => inp_image_64_q0);

    inp_image_65_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_65_address0,
        ce0 => inp_image_65_ce0,
        we0 => inp_image_65_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_d0,
        q0 => inp_image_65_q0);

    inp_image_66_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_66_address0,
        ce0 => inp_image_66_ce0,
        we0 => inp_image_66_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_d0,
        q0 => inp_image_66_q0);

    inp_image_67_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_67_address0,
        ce0 => inp_image_67_ce0,
        we0 => inp_image_67_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_d0,
        q0 => inp_image_67_q0);

    inp_image_68_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_68_address0,
        ce0 => inp_image_68_ce0,
        we0 => inp_image_68_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_d0,
        q0 => inp_image_68_q0);

    inp_image_69_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_69_address0,
        ce0 => inp_image_69_ce0,
        we0 => inp_image_69_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_d0,
        q0 => inp_image_69_q0);

    inp_image_70_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_70_address0,
        ce0 => inp_image_70_ce0,
        we0 => inp_image_70_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_d0,
        q0 => inp_image_70_q0);

    inp_image_71_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_71_address0,
        ce0 => inp_image_71_ce0,
        we0 => inp_image_71_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_d0,
        q0 => inp_image_71_q0);

    inp_image_72_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_72_address0,
        ce0 => inp_image_72_ce0,
        we0 => inp_image_72_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_d0,
        q0 => inp_image_72_q0);

    inp_image_73_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_73_address0,
        ce0 => inp_image_73_ce0,
        we0 => inp_image_73_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_d0,
        q0 => inp_image_73_q0);

    inp_image_74_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_74_address0,
        ce0 => inp_image_74_ce0,
        we0 => inp_image_74_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_d0,
        q0 => inp_image_74_q0);

    inp_image_75_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_75_address0,
        ce0 => inp_image_75_ce0,
        we0 => inp_image_75_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_d0,
        q0 => inp_image_75_q0);

    inp_image_76_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_76_address0,
        ce0 => inp_image_76_ce0,
        we0 => inp_image_76_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_d0,
        q0 => inp_image_76_q0);

    inp_image_77_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_77_address0,
        ce0 => inp_image_77_ce0,
        we0 => inp_image_77_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_d0,
        q0 => inp_image_77_q0);

    inp_image_78_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_78_address0,
        ce0 => inp_image_78_ce0,
        we0 => inp_image_78_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_d0,
        q0 => inp_image_78_q0);

    inp_image_79_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_79_address0,
        ce0 => inp_image_79_ce0,
        we0 => inp_image_79_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_d0,
        q0 => inp_image_79_q0);

    inp_image_80_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_80_address0,
        ce0 => inp_image_80_ce0,
        we0 => inp_image_80_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_d0,
        q0 => inp_image_80_q0);

    inp_image_81_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_81_address0,
        ce0 => inp_image_81_ce0,
        we0 => inp_image_81_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_d0,
        q0 => inp_image_81_q0);

    inp_image_82_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_82_address0,
        ce0 => inp_image_82_ce0,
        we0 => inp_image_82_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_d0,
        q0 => inp_image_82_q0);

    inp_image_83_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_83_address0,
        ce0 => inp_image_83_ce0,
        we0 => inp_image_83_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_d0,
        q0 => inp_image_83_q0);

    inp_image_84_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_84_address0,
        ce0 => inp_image_84_ce0,
        we0 => inp_image_84_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_d0,
        q0 => inp_image_84_q0);

    inp_image_85_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_85_address0,
        ce0 => inp_image_85_ce0,
        we0 => inp_image_85_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_d0,
        q0 => inp_image_85_q0);

    inp_image_86_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_86_address0,
        ce0 => inp_image_86_ce0,
        we0 => inp_image_86_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_d0,
        q0 => inp_image_86_q0);

    inp_image_87_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_87_address0,
        ce0 => inp_image_87_ce0,
        we0 => inp_image_87_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_d0,
        q0 => inp_image_87_q0);

    inp_image_88_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_88_address0,
        ce0 => inp_image_88_ce0,
        we0 => inp_image_88_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_d0,
        q0 => inp_image_88_q0);

    inp_image_89_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_89_address0,
        ce0 => inp_image_89_ce0,
        we0 => inp_image_89_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_d0,
        q0 => inp_image_89_q0);

    inp_image_90_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_90_address0,
        ce0 => inp_image_90_ce0,
        we0 => inp_image_90_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_d0,
        q0 => inp_image_90_q0);

    inp_image_91_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_91_address0,
        ce0 => inp_image_91_ce0,
        we0 => inp_image_91_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_d0,
        q0 => inp_image_91_q0);

    inp_image_92_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_92_address0,
        ce0 => inp_image_92_ce0,
        we0 => inp_image_92_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_d0,
        q0 => inp_image_92_q0);

    inp_image_93_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_93_address0,
        ce0 => inp_image_93_ce0,
        we0 => inp_image_93_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_d0,
        q0 => inp_image_93_q0);

    inp_image_94_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_94_address0,
        ce0 => inp_image_94_ce0,
        we0 => inp_image_94_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_d0,
        q0 => inp_image_94_q0);

    inp_image_95_U : component norm1_inp_image_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 729,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inp_image_95_address0,
        ce0 => inp_image_95_ce0,
        we0 => inp_image_95_we0,
        d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_d0,
        q0 => inp_image_95_q0);

    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541 : component norm1_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start,
        ap_done => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done,
        ap_idle => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_idle,
        ap_ready => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_0_AWADDR => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => ap_const_logic_0,
        m_axi_gmem0_0_WDATA => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => ap_const_logic_0,
        m_axi_gmem0_0_BREADY => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln49 => trunc_ln_reg_1007,
        inp_image_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0,
        inp_image_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0,
        inp_image_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_d0,
        inp_image_1_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0,
        inp_image_1_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0,
        inp_image_1_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_d0,
        inp_image_2_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0,
        inp_image_2_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0,
        inp_image_2_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_d0,
        inp_image_3_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0,
        inp_image_3_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0,
        inp_image_3_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0,
        inp_image_3_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_d0,
        inp_image_4_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0,
        inp_image_4_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0,
        inp_image_4_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0,
        inp_image_4_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_d0,
        inp_image_5_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0,
        inp_image_5_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0,
        inp_image_5_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0,
        inp_image_5_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_d0,
        inp_image_6_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0,
        inp_image_6_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0,
        inp_image_6_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0,
        inp_image_6_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_d0,
        inp_image_7_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0,
        inp_image_7_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0,
        inp_image_7_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0,
        inp_image_7_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_d0,
        inp_image_8_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0,
        inp_image_8_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0,
        inp_image_8_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0,
        inp_image_8_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_d0,
        inp_image_9_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0,
        inp_image_9_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0,
        inp_image_9_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0,
        inp_image_9_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_d0,
        inp_image_10_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0,
        inp_image_10_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0,
        inp_image_10_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0,
        inp_image_10_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_d0,
        inp_image_11_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0,
        inp_image_11_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0,
        inp_image_11_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0,
        inp_image_11_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_d0,
        inp_image_12_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0,
        inp_image_12_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0,
        inp_image_12_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0,
        inp_image_12_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_d0,
        inp_image_13_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0,
        inp_image_13_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0,
        inp_image_13_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0,
        inp_image_13_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_d0,
        inp_image_14_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0,
        inp_image_14_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0,
        inp_image_14_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0,
        inp_image_14_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_d0,
        inp_image_15_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0,
        inp_image_15_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0,
        inp_image_15_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0,
        inp_image_15_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_d0,
        inp_image_16_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0,
        inp_image_16_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0,
        inp_image_16_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0,
        inp_image_16_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_d0,
        inp_image_17_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0,
        inp_image_17_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0,
        inp_image_17_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0,
        inp_image_17_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_d0,
        inp_image_18_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0,
        inp_image_18_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0,
        inp_image_18_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0,
        inp_image_18_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_d0,
        inp_image_19_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0,
        inp_image_19_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0,
        inp_image_19_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0,
        inp_image_19_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_d0,
        inp_image_20_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0,
        inp_image_20_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0,
        inp_image_20_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0,
        inp_image_20_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_d0,
        inp_image_21_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0,
        inp_image_21_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0,
        inp_image_21_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0,
        inp_image_21_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_d0,
        inp_image_22_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0,
        inp_image_22_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0,
        inp_image_22_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0,
        inp_image_22_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_d0,
        inp_image_23_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0,
        inp_image_23_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0,
        inp_image_23_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0,
        inp_image_23_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_d0,
        inp_image_24_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0,
        inp_image_24_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0,
        inp_image_24_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0,
        inp_image_24_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_d0,
        inp_image_25_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0,
        inp_image_25_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0,
        inp_image_25_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0,
        inp_image_25_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_d0,
        inp_image_26_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0,
        inp_image_26_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0,
        inp_image_26_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0,
        inp_image_26_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_d0,
        inp_image_27_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0,
        inp_image_27_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0,
        inp_image_27_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0,
        inp_image_27_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_d0,
        inp_image_28_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0,
        inp_image_28_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0,
        inp_image_28_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0,
        inp_image_28_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_d0,
        inp_image_29_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0,
        inp_image_29_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0,
        inp_image_29_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0,
        inp_image_29_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_d0,
        inp_image_30_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0,
        inp_image_30_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0,
        inp_image_30_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0,
        inp_image_30_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_d0,
        inp_image_31_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0,
        inp_image_31_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0,
        inp_image_31_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0,
        inp_image_31_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_d0,
        inp_image_32_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0,
        inp_image_32_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0,
        inp_image_32_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0,
        inp_image_32_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_d0,
        inp_image_33_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0,
        inp_image_33_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0,
        inp_image_33_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0,
        inp_image_33_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_d0,
        inp_image_34_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0,
        inp_image_34_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0,
        inp_image_34_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0,
        inp_image_34_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_d0,
        inp_image_35_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0,
        inp_image_35_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0,
        inp_image_35_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0,
        inp_image_35_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_d0,
        inp_image_36_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0,
        inp_image_36_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0,
        inp_image_36_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0,
        inp_image_36_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_d0,
        inp_image_37_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0,
        inp_image_37_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0,
        inp_image_37_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0,
        inp_image_37_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_d0,
        inp_image_38_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0,
        inp_image_38_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0,
        inp_image_38_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0,
        inp_image_38_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_d0,
        inp_image_39_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0,
        inp_image_39_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0,
        inp_image_39_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0,
        inp_image_39_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_d0,
        inp_image_40_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0,
        inp_image_40_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0,
        inp_image_40_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0,
        inp_image_40_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_d0,
        inp_image_41_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0,
        inp_image_41_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0,
        inp_image_41_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0,
        inp_image_41_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_d0,
        inp_image_42_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0,
        inp_image_42_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0,
        inp_image_42_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0,
        inp_image_42_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_d0,
        inp_image_43_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0,
        inp_image_43_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0,
        inp_image_43_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0,
        inp_image_43_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_d0,
        inp_image_44_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0,
        inp_image_44_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0,
        inp_image_44_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0,
        inp_image_44_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_d0,
        inp_image_45_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0,
        inp_image_45_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0,
        inp_image_45_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0,
        inp_image_45_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_d0,
        inp_image_46_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0,
        inp_image_46_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0,
        inp_image_46_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0,
        inp_image_46_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_d0,
        inp_image_47_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0,
        inp_image_47_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0,
        inp_image_47_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0,
        inp_image_47_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_d0,
        inp_image_48_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0,
        inp_image_48_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0,
        inp_image_48_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0,
        inp_image_48_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_d0,
        inp_image_49_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0,
        inp_image_49_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0,
        inp_image_49_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0,
        inp_image_49_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_d0,
        inp_image_50_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0,
        inp_image_50_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0,
        inp_image_50_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0,
        inp_image_50_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_d0,
        inp_image_51_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0,
        inp_image_51_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0,
        inp_image_51_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0,
        inp_image_51_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_d0,
        inp_image_52_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0,
        inp_image_52_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0,
        inp_image_52_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0,
        inp_image_52_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_d0,
        inp_image_53_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0,
        inp_image_53_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0,
        inp_image_53_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0,
        inp_image_53_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_d0,
        inp_image_54_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0,
        inp_image_54_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0,
        inp_image_54_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0,
        inp_image_54_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_d0,
        inp_image_55_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0,
        inp_image_55_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0,
        inp_image_55_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0,
        inp_image_55_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_d0,
        inp_image_56_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0,
        inp_image_56_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0,
        inp_image_56_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0,
        inp_image_56_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_d0,
        inp_image_57_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0,
        inp_image_57_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0,
        inp_image_57_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0,
        inp_image_57_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_d0,
        inp_image_58_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0,
        inp_image_58_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0,
        inp_image_58_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0,
        inp_image_58_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_d0,
        inp_image_59_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0,
        inp_image_59_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0,
        inp_image_59_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0,
        inp_image_59_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_d0,
        inp_image_60_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0,
        inp_image_60_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0,
        inp_image_60_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0,
        inp_image_60_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_d0,
        inp_image_61_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0,
        inp_image_61_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0,
        inp_image_61_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0,
        inp_image_61_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_d0,
        inp_image_62_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0,
        inp_image_62_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0,
        inp_image_62_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0,
        inp_image_62_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_d0,
        inp_image_63_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0,
        inp_image_63_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0,
        inp_image_63_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0,
        inp_image_63_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_d0,
        inp_image_64_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0,
        inp_image_64_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0,
        inp_image_64_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0,
        inp_image_64_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_d0,
        inp_image_65_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0,
        inp_image_65_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0,
        inp_image_65_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0,
        inp_image_65_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_d0,
        inp_image_66_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0,
        inp_image_66_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0,
        inp_image_66_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0,
        inp_image_66_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_d0,
        inp_image_67_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0,
        inp_image_67_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0,
        inp_image_67_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0,
        inp_image_67_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_d0,
        inp_image_68_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0,
        inp_image_68_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0,
        inp_image_68_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0,
        inp_image_68_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_d0,
        inp_image_69_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0,
        inp_image_69_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0,
        inp_image_69_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0,
        inp_image_69_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_d0,
        inp_image_70_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0,
        inp_image_70_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0,
        inp_image_70_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0,
        inp_image_70_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_d0,
        inp_image_71_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0,
        inp_image_71_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0,
        inp_image_71_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0,
        inp_image_71_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_d0,
        inp_image_72_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0,
        inp_image_72_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0,
        inp_image_72_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0,
        inp_image_72_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_d0,
        inp_image_73_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0,
        inp_image_73_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0,
        inp_image_73_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0,
        inp_image_73_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_d0,
        inp_image_74_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0,
        inp_image_74_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0,
        inp_image_74_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0,
        inp_image_74_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_d0,
        inp_image_75_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0,
        inp_image_75_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0,
        inp_image_75_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0,
        inp_image_75_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_d0,
        inp_image_76_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0,
        inp_image_76_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0,
        inp_image_76_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0,
        inp_image_76_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_d0,
        inp_image_77_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0,
        inp_image_77_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0,
        inp_image_77_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0,
        inp_image_77_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_d0,
        inp_image_78_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0,
        inp_image_78_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0,
        inp_image_78_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0,
        inp_image_78_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_d0,
        inp_image_79_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0,
        inp_image_79_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0,
        inp_image_79_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0,
        inp_image_79_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_d0,
        inp_image_80_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0,
        inp_image_80_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0,
        inp_image_80_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0,
        inp_image_80_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_d0,
        inp_image_81_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0,
        inp_image_81_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0,
        inp_image_81_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0,
        inp_image_81_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_d0,
        inp_image_82_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0,
        inp_image_82_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0,
        inp_image_82_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0,
        inp_image_82_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_d0,
        inp_image_83_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0,
        inp_image_83_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0,
        inp_image_83_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0,
        inp_image_83_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_d0,
        inp_image_84_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0,
        inp_image_84_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0,
        inp_image_84_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0,
        inp_image_84_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_d0,
        inp_image_85_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0,
        inp_image_85_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0,
        inp_image_85_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0,
        inp_image_85_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_d0,
        inp_image_86_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0,
        inp_image_86_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0,
        inp_image_86_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0,
        inp_image_86_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_d0,
        inp_image_87_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0,
        inp_image_87_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0,
        inp_image_87_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0,
        inp_image_87_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_d0,
        inp_image_88_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0,
        inp_image_88_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0,
        inp_image_88_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0,
        inp_image_88_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_d0,
        inp_image_89_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0,
        inp_image_89_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0,
        inp_image_89_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0,
        inp_image_89_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_d0,
        inp_image_90_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0,
        inp_image_90_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0,
        inp_image_90_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0,
        inp_image_90_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_d0,
        inp_image_91_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0,
        inp_image_91_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0,
        inp_image_91_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0,
        inp_image_91_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_d0,
        inp_image_92_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0,
        inp_image_92_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0,
        inp_image_92_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0,
        inp_image_92_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_d0,
        inp_image_93_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0,
        inp_image_93_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0,
        inp_image_93_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_d0,
        inp_image_94_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0,
        inp_image_94_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0,
        inp_image_94_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_d0,
        inp_image_95_address0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0,
        inp_image_95_we0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0,
        inp_image_95_d0 => grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_d0);

    grp_norm1_Pipeline_L2_L3_fu_644 : component norm1_norm1_Pipeline_L2_L3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_norm1_Pipeline_L2_L3_fu_644_ap_start,
        ap_done => grp_norm1_Pipeline_L2_L3_fu_644_ap_done,
        ap_idle => grp_norm1_Pipeline_L2_L3_fu_644_ap_idle,
        ap_ready => grp_norm1_Pipeline_L2_L3_fu_644_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln59 => trunc_ln2_reg_1013,
        inp_image_address0 => grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0,
        inp_image_q0 => inp_image_q0,
        inp_image_1_address0 => grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0,
        inp_image_1_q0 => inp_image_1_q0,
        inp_image_2_address0 => grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0,
        inp_image_2_q0 => inp_image_2_q0,
        grp_fu_1073_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1,
        grp_fu_1073_p_opcode => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_opcode,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1,
        grp_fu_1077_p_opcode => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_opcode,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce,
        grp_fu_1081_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce,
        grp_fu_1085_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce,
        grp_fu_1089_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0,
        grp_fu_1089_p_dout0 => grp_fu_1089_p1,
        grp_fu_1089_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce,
        grp_fu_1092_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0,
        grp_fu_1092_p_dout0 => grp_fu_1092_p1,
        grp_fu_1092_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce,
        grp_fu_1095_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0,
        grp_fu_1095_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1,
        grp_fu_1095_p_opcode => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_opcode,
        grp_fu_1095_p_dout0 => grp_fu_1095_p2,
        grp_fu_1095_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce,
        grp_fu_1099_p_din0 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0,
        grp_fu_1099_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1,
        grp_fu_1099_p_dout0 => grp_fu_1099_p2,
        grp_fu_1099_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce,
        grp_pow_generic_float_s_fu_1103_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1,
        grp_pow_generic_float_s_fu_1103_p_din2 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2,
        grp_pow_generic_float_s_fu_1103_p_dout0 => grp_pow_generic_float_s_fu_1103_ap_return,
        grp_pow_generic_float_s_fu_1103_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce,
        grp_pow_generic_float_s_fu_1115_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1,
        grp_pow_generic_float_s_fu_1115_p_din2 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2,
        grp_pow_generic_float_s_fu_1115_p_dout0 => grp_pow_generic_float_s_fu_1115_ap_return,
        grp_pow_generic_float_s_fu_1115_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce,
        grp_pow_generic_float_s_fu_1127_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1,
        grp_pow_generic_float_s_fu_1127_p_din2 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2,
        grp_pow_generic_float_s_fu_1127_p_dout0 => grp_pow_generic_float_s_fu_1127_ap_return,
        grp_pow_generic_float_s_fu_1127_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce,
        grp_pow_generic_float_s_fu_1139_p_din1 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1,
        grp_pow_generic_float_s_fu_1139_p_din2 => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2,
        grp_pow_generic_float_s_fu_1139_p_dout0 => grp_pow_generic_float_s_fu_1139_ap_return,
        grp_pow_generic_float_s_fu_1139_p_ce => grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce);

    grp_norm1_Pipeline_L5_L6_fu_668 : component norm1_norm1_Pipeline_L5_L6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_norm1_Pipeline_L5_L6_fu_668_ap_start,
        ap_done => grp_norm1_Pipeline_L5_L6_fu_668_ap_done,
        ap_idle => grp_norm1_Pipeline_L5_L6_fu_668_ap_idle,
        ap_ready => grp_norm1_Pipeline_L5_L6_fu_668_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln74 => trunc_ln3_reg_1029,
        inp_image_address0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0,
        inp_image_q0 => inp_image_q0,
        inp_image_1_address0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0,
        inp_image_1_q0 => inp_image_1_q0,
        inp_image_2_address0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0,
        inp_image_2_q0 => inp_image_2_q0,
        inp_image_3_address0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0,
        inp_image_3_ce0 => grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0,
        inp_image_3_q0 => inp_image_3_q0,
        grp_fu_1073_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1,
        grp_fu_1073_p_opcode => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_opcode,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1,
        grp_fu_1077_p_opcode => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_opcode,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce,
        grp_fu_1081_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce,
        grp_fu_1151_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0,
        grp_fu_1151_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1,
        grp_fu_1151_p_opcode => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_opcode,
        grp_fu_1151_p_dout0 => grp_fu_1151_p2,
        grp_fu_1151_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce,
        grp_fu_1085_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce,
        grp_fu_1089_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0,
        grp_fu_1089_p_dout0 => grp_fu_1089_p1,
        grp_fu_1089_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce,
        grp_fu_1092_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0,
        grp_fu_1092_p_dout0 => grp_fu_1092_p1,
        grp_fu_1092_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce,
        grp_fu_1095_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0,
        grp_fu_1095_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1,
        grp_fu_1095_p_opcode => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_opcode,
        grp_fu_1095_p_dout0 => grp_fu_1095_p2,
        grp_fu_1095_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce,
        grp_fu_1099_p_din0 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0,
        grp_fu_1099_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1,
        grp_fu_1099_p_dout0 => grp_fu_1099_p2,
        grp_fu_1099_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce,
        grp_pow_generic_float_s_fu_1103_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1,
        grp_pow_generic_float_s_fu_1103_p_din2 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2,
        grp_pow_generic_float_s_fu_1103_p_dout0 => grp_pow_generic_float_s_fu_1103_ap_return,
        grp_pow_generic_float_s_fu_1103_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce,
        grp_pow_generic_float_s_fu_1115_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1,
        grp_pow_generic_float_s_fu_1115_p_din2 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2,
        grp_pow_generic_float_s_fu_1115_p_dout0 => grp_pow_generic_float_s_fu_1115_ap_return,
        grp_pow_generic_float_s_fu_1115_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce,
        grp_pow_generic_float_s_fu_1127_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1,
        grp_pow_generic_float_s_fu_1127_p_din2 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2,
        grp_pow_generic_float_s_fu_1127_p_dout0 => grp_pow_generic_float_s_fu_1127_ap_return,
        grp_pow_generic_float_s_fu_1127_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce,
        grp_pow_generic_float_s_fu_1139_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1,
        grp_pow_generic_float_s_fu_1139_p_din2 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2,
        grp_pow_generic_float_s_fu_1139_p_dout0 => grp_pow_generic_float_s_fu_1139_ap_return,
        grp_pow_generic_float_s_fu_1139_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce,
        grp_pow_generic_float_s_fu_1155_p_din1 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1,
        grp_pow_generic_float_s_fu_1155_p_din2 => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2,
        grp_pow_generic_float_s_fu_1155_p_dout0 => grp_pow_generic_float_s_fu_1155_ap_return,
        grp_pow_generic_float_s_fu_1155_p_ce => grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce);

    grp_norm1_Pipeline_L8_L9_L10_fu_693 : component norm1_norm1_Pipeline_L8_L9_L10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start,
        ap_done => grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done,
        ap_idle => grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_idle,
        ap_ready => grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln89 => trunc_ln4_reg_1040,
        inp_image_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0,
        inp_image_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0,
        inp_image_q0 => inp_image_q0,
        inp_image_1_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0,
        inp_image_1_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0,
        inp_image_1_q0 => inp_image_1_q0,
        inp_image_2_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0,
        inp_image_2_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0,
        inp_image_2_q0 => inp_image_2_q0,
        inp_image_3_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0,
        inp_image_3_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0,
        inp_image_3_q0 => inp_image_3_q0,
        inp_image_4_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0,
        inp_image_4_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0,
        inp_image_4_q0 => inp_image_4_q0,
        inp_image_5_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0,
        inp_image_5_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0,
        inp_image_5_q0 => inp_image_5_q0,
        inp_image_6_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0,
        inp_image_6_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0,
        inp_image_6_q0 => inp_image_6_q0,
        inp_image_7_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0,
        inp_image_7_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0,
        inp_image_7_q0 => inp_image_7_q0,
        inp_image_8_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0,
        inp_image_8_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0,
        inp_image_8_q0 => inp_image_8_q0,
        inp_image_9_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0,
        inp_image_9_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0,
        inp_image_9_q0 => inp_image_9_q0,
        inp_image_10_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0,
        inp_image_10_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0,
        inp_image_10_q0 => inp_image_10_q0,
        inp_image_11_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0,
        inp_image_11_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0,
        inp_image_11_q0 => inp_image_11_q0,
        inp_image_12_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0,
        inp_image_12_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0,
        inp_image_12_q0 => inp_image_12_q0,
        inp_image_13_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0,
        inp_image_13_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0,
        inp_image_13_q0 => inp_image_13_q0,
        inp_image_14_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0,
        inp_image_14_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0,
        inp_image_14_q0 => inp_image_14_q0,
        inp_image_15_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0,
        inp_image_15_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0,
        inp_image_15_q0 => inp_image_15_q0,
        inp_image_16_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0,
        inp_image_16_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0,
        inp_image_16_q0 => inp_image_16_q0,
        inp_image_17_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0,
        inp_image_17_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0,
        inp_image_17_q0 => inp_image_17_q0,
        inp_image_18_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0,
        inp_image_18_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0,
        inp_image_18_q0 => inp_image_18_q0,
        inp_image_19_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0,
        inp_image_19_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0,
        inp_image_19_q0 => inp_image_19_q0,
        inp_image_20_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0,
        inp_image_20_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0,
        inp_image_20_q0 => inp_image_20_q0,
        inp_image_21_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0,
        inp_image_21_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0,
        inp_image_21_q0 => inp_image_21_q0,
        inp_image_22_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0,
        inp_image_22_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0,
        inp_image_22_q0 => inp_image_22_q0,
        inp_image_23_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0,
        inp_image_23_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0,
        inp_image_23_q0 => inp_image_23_q0,
        inp_image_24_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0,
        inp_image_24_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0,
        inp_image_24_q0 => inp_image_24_q0,
        inp_image_25_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0,
        inp_image_25_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0,
        inp_image_25_q0 => inp_image_25_q0,
        inp_image_26_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0,
        inp_image_26_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0,
        inp_image_26_q0 => inp_image_26_q0,
        inp_image_27_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0,
        inp_image_27_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0,
        inp_image_27_q0 => inp_image_27_q0,
        inp_image_28_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0,
        inp_image_28_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0,
        inp_image_28_q0 => inp_image_28_q0,
        inp_image_29_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0,
        inp_image_29_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0,
        inp_image_29_q0 => inp_image_29_q0,
        inp_image_30_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0,
        inp_image_30_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0,
        inp_image_30_q0 => inp_image_30_q0,
        inp_image_31_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0,
        inp_image_31_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0,
        inp_image_31_q0 => inp_image_31_q0,
        inp_image_32_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0,
        inp_image_32_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0,
        inp_image_32_q0 => inp_image_32_q0,
        inp_image_33_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0,
        inp_image_33_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0,
        inp_image_33_q0 => inp_image_33_q0,
        inp_image_34_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0,
        inp_image_34_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0,
        inp_image_34_q0 => inp_image_34_q0,
        inp_image_35_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0,
        inp_image_35_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0,
        inp_image_35_q0 => inp_image_35_q0,
        inp_image_36_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0,
        inp_image_36_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0,
        inp_image_36_q0 => inp_image_36_q0,
        inp_image_37_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0,
        inp_image_37_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0,
        inp_image_37_q0 => inp_image_37_q0,
        inp_image_38_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0,
        inp_image_38_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0,
        inp_image_38_q0 => inp_image_38_q0,
        inp_image_39_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0,
        inp_image_39_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0,
        inp_image_39_q0 => inp_image_39_q0,
        inp_image_40_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0,
        inp_image_40_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0,
        inp_image_40_q0 => inp_image_40_q0,
        inp_image_41_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0,
        inp_image_41_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0,
        inp_image_41_q0 => inp_image_41_q0,
        inp_image_42_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0,
        inp_image_42_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0,
        inp_image_42_q0 => inp_image_42_q0,
        inp_image_43_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0,
        inp_image_43_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0,
        inp_image_43_q0 => inp_image_43_q0,
        inp_image_44_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0,
        inp_image_44_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0,
        inp_image_44_q0 => inp_image_44_q0,
        inp_image_45_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0,
        inp_image_45_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0,
        inp_image_45_q0 => inp_image_45_q0,
        inp_image_46_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0,
        inp_image_46_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0,
        inp_image_46_q0 => inp_image_46_q0,
        inp_image_47_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0,
        inp_image_47_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0,
        inp_image_47_q0 => inp_image_47_q0,
        inp_image_48_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0,
        inp_image_48_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0,
        inp_image_48_q0 => inp_image_48_q0,
        inp_image_49_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0,
        inp_image_49_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0,
        inp_image_49_q0 => inp_image_49_q0,
        inp_image_50_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0,
        inp_image_50_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0,
        inp_image_50_q0 => inp_image_50_q0,
        inp_image_51_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0,
        inp_image_51_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0,
        inp_image_51_q0 => inp_image_51_q0,
        inp_image_52_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0,
        inp_image_52_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0,
        inp_image_52_q0 => inp_image_52_q0,
        inp_image_53_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0,
        inp_image_53_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0,
        inp_image_53_q0 => inp_image_53_q0,
        inp_image_54_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0,
        inp_image_54_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0,
        inp_image_54_q0 => inp_image_54_q0,
        inp_image_55_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0,
        inp_image_55_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0,
        inp_image_55_q0 => inp_image_55_q0,
        inp_image_56_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0,
        inp_image_56_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0,
        inp_image_56_q0 => inp_image_56_q0,
        inp_image_57_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0,
        inp_image_57_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0,
        inp_image_57_q0 => inp_image_57_q0,
        inp_image_58_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0,
        inp_image_58_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0,
        inp_image_58_q0 => inp_image_58_q0,
        inp_image_59_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0,
        inp_image_59_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0,
        inp_image_59_q0 => inp_image_59_q0,
        inp_image_60_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0,
        inp_image_60_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0,
        inp_image_60_q0 => inp_image_60_q0,
        inp_image_61_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0,
        inp_image_61_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0,
        inp_image_61_q0 => inp_image_61_q0,
        inp_image_62_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0,
        inp_image_62_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0,
        inp_image_62_q0 => inp_image_62_q0,
        inp_image_63_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0,
        inp_image_63_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0,
        inp_image_63_q0 => inp_image_63_q0,
        inp_image_64_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0,
        inp_image_64_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0,
        inp_image_64_q0 => inp_image_64_q0,
        inp_image_65_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0,
        inp_image_65_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0,
        inp_image_65_q0 => inp_image_65_q0,
        inp_image_66_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0,
        inp_image_66_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0,
        inp_image_66_q0 => inp_image_66_q0,
        inp_image_67_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0,
        inp_image_67_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0,
        inp_image_67_q0 => inp_image_67_q0,
        inp_image_68_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0,
        inp_image_68_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0,
        inp_image_68_q0 => inp_image_68_q0,
        inp_image_69_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0,
        inp_image_69_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0,
        inp_image_69_q0 => inp_image_69_q0,
        inp_image_70_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0,
        inp_image_70_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0,
        inp_image_70_q0 => inp_image_70_q0,
        inp_image_71_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0,
        inp_image_71_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0,
        inp_image_71_q0 => inp_image_71_q0,
        inp_image_72_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0,
        inp_image_72_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0,
        inp_image_72_q0 => inp_image_72_q0,
        inp_image_73_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0,
        inp_image_73_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0,
        inp_image_73_q0 => inp_image_73_q0,
        inp_image_74_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0,
        inp_image_74_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0,
        inp_image_74_q0 => inp_image_74_q0,
        inp_image_75_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0,
        inp_image_75_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0,
        inp_image_75_q0 => inp_image_75_q0,
        inp_image_76_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0,
        inp_image_76_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0,
        inp_image_76_q0 => inp_image_76_q0,
        inp_image_77_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0,
        inp_image_77_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0,
        inp_image_77_q0 => inp_image_77_q0,
        inp_image_78_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0,
        inp_image_78_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0,
        inp_image_78_q0 => inp_image_78_q0,
        inp_image_79_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0,
        inp_image_79_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0,
        inp_image_79_q0 => inp_image_79_q0,
        inp_image_80_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0,
        inp_image_80_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0,
        inp_image_80_q0 => inp_image_80_q0,
        inp_image_81_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0,
        inp_image_81_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0,
        inp_image_81_q0 => inp_image_81_q0,
        inp_image_82_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0,
        inp_image_82_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0,
        inp_image_82_q0 => inp_image_82_q0,
        inp_image_83_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0,
        inp_image_83_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0,
        inp_image_83_q0 => inp_image_83_q0,
        inp_image_84_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0,
        inp_image_84_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0,
        inp_image_84_q0 => inp_image_84_q0,
        inp_image_85_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0,
        inp_image_85_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0,
        inp_image_85_q0 => inp_image_85_q0,
        inp_image_86_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0,
        inp_image_86_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0,
        inp_image_86_q0 => inp_image_86_q0,
        inp_image_87_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0,
        inp_image_87_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0,
        inp_image_87_q0 => inp_image_87_q0,
        inp_image_88_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0,
        inp_image_88_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0,
        inp_image_88_q0 => inp_image_88_q0,
        inp_image_89_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0,
        inp_image_89_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0,
        inp_image_89_q0 => inp_image_89_q0,
        inp_image_90_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0,
        inp_image_90_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0,
        inp_image_90_q0 => inp_image_90_q0,
        inp_image_91_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0,
        inp_image_91_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0,
        inp_image_91_q0 => inp_image_91_q0,
        inp_image_92_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0,
        inp_image_92_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0,
        inp_image_92_q0 => inp_image_92_q0,
        inp_image_93_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0,
        inp_image_93_q0 => inp_image_93_q0,
        inp_image_94_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0,
        inp_image_94_q0 => inp_image_94_q0,
        inp_image_95_address0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0,
        inp_image_95_q0 => inp_image_95_q0,
        grp_fu_1073_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1,
        grp_fu_1073_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_opcode,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1,
        grp_fu_1077_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_opcode,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce,
        grp_fu_1081_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce,
        grp_fu_1151_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0,
        grp_fu_1151_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1,
        grp_fu_1151_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_opcode,
        grp_fu_1151_p_dout0 => grp_fu_1151_p2,
        grp_fu_1151_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce,
        grp_fu_1085_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce,
        grp_fu_1089_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0,
        grp_fu_1089_p_dout0 => grp_fu_1089_p1,
        grp_fu_1089_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce,
        grp_fu_1092_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0,
        grp_fu_1092_p_dout0 => grp_fu_1092_p1,
        grp_fu_1092_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce,
        grp_fu_1095_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0,
        grp_fu_1095_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1,
        grp_fu_1095_p_opcode => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_opcode,
        grp_fu_1095_p_dout0 => grp_fu_1095_p2,
        grp_fu_1095_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce,
        grp_fu_1099_p_din0 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0,
        grp_fu_1099_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1,
        grp_fu_1099_p_dout0 => grp_fu_1099_p2,
        grp_fu_1099_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce,
        grp_pow_generic_float_s_fu_1103_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1,
        grp_pow_generic_float_s_fu_1103_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2,
        grp_pow_generic_float_s_fu_1103_p_dout0 => grp_pow_generic_float_s_fu_1103_ap_return,
        grp_pow_generic_float_s_fu_1103_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce,
        grp_pow_generic_float_s_fu_1115_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1,
        grp_pow_generic_float_s_fu_1115_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2,
        grp_pow_generic_float_s_fu_1115_p_dout0 => grp_pow_generic_float_s_fu_1115_ap_return,
        grp_pow_generic_float_s_fu_1115_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce,
        grp_pow_generic_float_s_fu_1127_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1,
        grp_pow_generic_float_s_fu_1127_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2,
        grp_pow_generic_float_s_fu_1127_p_dout0 => grp_pow_generic_float_s_fu_1127_ap_return,
        grp_pow_generic_float_s_fu_1127_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce,
        grp_pow_generic_float_s_fu_1139_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1,
        grp_pow_generic_float_s_fu_1139_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2,
        grp_pow_generic_float_s_fu_1139_p_dout0 => grp_pow_generic_float_s_fu_1139_ap_return,
        grp_pow_generic_float_s_fu_1139_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce,
        grp_pow_generic_float_s_fu_1155_p_din1 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1,
        grp_pow_generic_float_s_fu_1155_p_din2 => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2,
        grp_pow_generic_float_s_fu_1155_p_dout0 => grp_pow_generic_float_s_fu_1155_ap_return,
        grp_pow_generic_float_s_fu_1155_p_ce => grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce);

    grp_norm1_Pipeline_L12_L13_fu_810 : component norm1_norm1_Pipeline_L12_L13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_norm1_Pipeline_L12_L13_fu_810_ap_start,
        ap_done => grp_norm1_Pipeline_L12_L13_fu_810_ap_done,
        ap_idle => grp_norm1_Pipeline_L12_L13_fu_810_ap_idle,
        ap_ready => grp_norm1_Pipeline_L12_L13_fu_810_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln107 => trunc_ln5_reg_1051,
        inp_image_92_address0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0,
        inp_image_92_ce0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0,
        inp_image_92_q0 => inp_image_92_q0,
        inp_image_93_address0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0,
        inp_image_93_q0 => inp_image_93_q0,
        inp_image_94_address0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0,
        inp_image_94_q0 => inp_image_94_q0,
        inp_image_95_address0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0,
        inp_image_95_q0 => inp_image_95_q0,
        grp_fu_1073_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1,
        grp_fu_1073_p_opcode => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_opcode,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1,
        grp_fu_1077_p_opcode => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_opcode,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce,
        grp_fu_1081_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce,
        grp_fu_1151_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0,
        grp_fu_1151_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1,
        grp_fu_1151_p_opcode => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_opcode,
        grp_fu_1151_p_dout0 => grp_fu_1151_p2,
        grp_fu_1151_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce,
        grp_fu_1085_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce,
        grp_fu_1089_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0,
        grp_fu_1089_p_dout0 => grp_fu_1089_p1,
        grp_fu_1089_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce,
        grp_fu_1092_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0,
        grp_fu_1092_p_dout0 => grp_fu_1092_p1,
        grp_fu_1092_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce,
        grp_fu_1095_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0,
        grp_fu_1095_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1,
        grp_fu_1095_p_opcode => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_opcode,
        grp_fu_1095_p_dout0 => grp_fu_1095_p2,
        grp_fu_1095_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce,
        grp_fu_1099_p_din0 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0,
        grp_fu_1099_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1,
        grp_fu_1099_p_dout0 => grp_fu_1099_p2,
        grp_fu_1099_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce,
        grp_pow_generic_float_s_fu_1103_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1,
        grp_pow_generic_float_s_fu_1103_p_din2 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2,
        grp_pow_generic_float_s_fu_1103_p_dout0 => grp_pow_generic_float_s_fu_1103_ap_return,
        grp_pow_generic_float_s_fu_1103_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce,
        grp_pow_generic_float_s_fu_1115_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1,
        grp_pow_generic_float_s_fu_1115_p_din2 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2,
        grp_pow_generic_float_s_fu_1115_p_dout0 => grp_pow_generic_float_s_fu_1115_ap_return,
        grp_pow_generic_float_s_fu_1115_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce,
        grp_pow_generic_float_s_fu_1127_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1,
        grp_pow_generic_float_s_fu_1127_p_din2 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2,
        grp_pow_generic_float_s_fu_1127_p_dout0 => grp_pow_generic_float_s_fu_1127_ap_return,
        grp_pow_generic_float_s_fu_1127_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce,
        grp_pow_generic_float_s_fu_1139_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1,
        grp_pow_generic_float_s_fu_1139_p_din2 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2,
        grp_pow_generic_float_s_fu_1139_p_dout0 => grp_pow_generic_float_s_fu_1139_ap_return,
        grp_pow_generic_float_s_fu_1139_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce,
        grp_pow_generic_float_s_fu_1155_p_din1 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1,
        grp_pow_generic_float_s_fu_1155_p_din2 => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2,
        grp_pow_generic_float_s_fu_1155_p_dout0 => grp_pow_generic_float_s_fu_1155_ap_return,
        grp_pow_generic_float_s_fu_1155_p_ce => grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce);

    grp_norm1_Pipeline_L15_L16_fu_835 : component norm1_norm1_Pipeline_L15_L16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_norm1_Pipeline_L15_L16_fu_835_ap_start,
        ap_done => grp_norm1_Pipeline_L15_L16_fu_835_ap_done,
        ap_idle => grp_norm1_Pipeline_L15_L16_fu_835_ap_idle,
        ap_ready => grp_norm1_Pipeline_L15_L16_fu_835_ap_ready,
        m_axi_gmem0_0_AWVALID => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY => gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY => gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY => ap_const_logic_0,
        m_axi_gmem0_0_ARADDR => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID => ap_const_logic_0,
        m_axi_gmem0_0_RREADY => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA => ap_const_lv32_0,
        m_axi_gmem0_0_RLAST => ap_const_logic_0,
        m_axi_gmem0_0_RID => ap_const_lv1_0,
        m_axi_gmem0_0_RFIFONUM => ap_const_lv9_0,
        m_axi_gmem0_0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BVALID => gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY => grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_0_BID => ap_const_lv1_0,
        m_axi_gmem0_0_BUSER => ap_const_lv1_0,
        sext_ln120 => trunc_ln6_reg_1057,
        inp_image_93_address0 => grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0,
        inp_image_93_ce0 => grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0,
        inp_image_93_q0 => inp_image_93_q0,
        inp_image_94_address0 => grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0,
        inp_image_94_ce0 => grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0,
        inp_image_94_q0 => inp_image_94_q0,
        inp_image_95_address0 => grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0,
        inp_image_95_ce0 => grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0,
        inp_image_95_q0 => inp_image_95_q0,
        grp_fu_1073_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0,
        grp_fu_1073_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1,
        grp_fu_1073_p_opcode => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_opcode,
        grp_fu_1073_p_dout0 => grp_fu_1073_p2,
        grp_fu_1073_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce,
        grp_fu_1077_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0,
        grp_fu_1077_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1,
        grp_fu_1077_p_opcode => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_opcode,
        grp_fu_1077_p_dout0 => grp_fu_1077_p2,
        grp_fu_1077_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce,
        grp_fu_1081_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0,
        grp_fu_1081_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1,
        grp_fu_1081_p_opcode => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_opcode,
        grp_fu_1081_p_dout0 => grp_fu_1081_p2,
        grp_fu_1081_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce,
        grp_fu_1085_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0,
        grp_fu_1085_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1,
        grp_fu_1085_p_dout0 => grp_fu_1085_p2,
        grp_fu_1085_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce,
        grp_fu_1089_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0,
        grp_fu_1089_p_dout0 => grp_fu_1089_p1,
        grp_fu_1089_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce,
        grp_fu_1092_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0,
        grp_fu_1092_p_dout0 => grp_fu_1092_p1,
        grp_fu_1092_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce,
        grp_fu_1095_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0,
        grp_fu_1095_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1,
        grp_fu_1095_p_opcode => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_opcode,
        grp_fu_1095_p_dout0 => grp_fu_1095_p2,
        grp_fu_1095_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce,
        grp_fu_1099_p_din0 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0,
        grp_fu_1099_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1,
        grp_fu_1099_p_dout0 => grp_fu_1099_p2,
        grp_fu_1099_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce,
        grp_pow_generic_float_s_fu_1103_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1,
        grp_pow_generic_float_s_fu_1103_p_din2 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2,
        grp_pow_generic_float_s_fu_1103_p_dout0 => grp_pow_generic_float_s_fu_1103_ap_return,
        grp_pow_generic_float_s_fu_1103_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce,
        grp_pow_generic_float_s_fu_1115_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1,
        grp_pow_generic_float_s_fu_1115_p_din2 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2,
        grp_pow_generic_float_s_fu_1115_p_dout0 => grp_pow_generic_float_s_fu_1115_ap_return,
        grp_pow_generic_float_s_fu_1115_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce,
        grp_pow_generic_float_s_fu_1127_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1,
        grp_pow_generic_float_s_fu_1127_p_din2 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2,
        grp_pow_generic_float_s_fu_1127_p_dout0 => grp_pow_generic_float_s_fu_1127_ap_return,
        grp_pow_generic_float_s_fu_1127_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce,
        grp_pow_generic_float_s_fu_1139_p_din1 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1,
        grp_pow_generic_float_s_fu_1139_p_din2 => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2,
        grp_pow_generic_float_s_fu_1139_p_dout0 => grp_pow_generic_float_s_fu_1139_ap_return,
        grp_pow_generic_float_s_fu_1139_p_ce => grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce);

    grp_pow_generic_float_s_fu_1103 : component norm1_pow_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        base_r => grp_pow_generic_float_s_fu_1103_base_r,
        exp => grp_pow_generic_float_s_fu_1103_exp,
        ap_return => grp_pow_generic_float_s_fu_1103_ap_return,
        ap_ce => grp_pow_generic_float_s_fu_1103_ap_ce);

    grp_pow_generic_float_s_fu_1115 : component norm1_pow_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        base_r => grp_pow_generic_float_s_fu_1115_base_r,
        exp => grp_pow_generic_float_s_fu_1115_exp,
        ap_return => grp_pow_generic_float_s_fu_1115_ap_return,
        ap_ce => grp_pow_generic_float_s_fu_1115_ap_ce);

    grp_pow_generic_float_s_fu_1127 : component norm1_pow_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        base_r => grp_pow_generic_float_s_fu_1127_base_r,
        exp => grp_pow_generic_float_s_fu_1127_exp,
        ap_return => grp_pow_generic_float_s_fu_1127_ap_return,
        ap_ce => grp_pow_generic_float_s_fu_1127_ap_ce);

    grp_pow_generic_float_s_fu_1139 : component norm1_pow_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        base_r => grp_pow_generic_float_s_fu_1139_base_r,
        exp => grp_pow_generic_float_s_fu_1139_exp,
        ap_return => grp_pow_generic_float_s_fu_1139_ap_return,
        ap_ce => grp_pow_generic_float_s_fu_1139_ap_ce);

    grp_pow_generic_float_s_fu_1155 : component norm1_pow_generic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        base_r => grp_pow_generic_float_s_fu_1155_base_r,
        exp => grp_pow_generic_float_s_fu_1155_exp,
        ap_return => grp_pow_generic_float_s_fu_1155_ap_return,
        ap_ce => grp_pow_generic_float_s_fu_1155_ap_ce);

    control_s_axi_U : component norm1_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        inp_img => inp_img,
        out_img => out_img,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component norm1_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        CH0_USER_RFIFONUM_WIDTH => 9,
        CH0_USER_DW => 32,
        CH0_USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_CH0_ARVALID => gmem0_0_ARVALID,
        I_CH0_ARREADY => gmem0_0_ARREADY,
        I_CH0_ARADDR => gmem0_0_ARADDR,
        I_CH0_ARLEN => gmem0_0_ARLEN,
        I_CH0_RVALID => gmem0_0_RVALID,
        I_CH0_RREADY => gmem0_0_RREADY,
        I_CH0_RDATA => gmem0_0_RDATA,
        I_CH0_RFIFONUM => gmem0_0_RFIFONUM,
        I_CH0_AWVALID => gmem0_0_AWVALID,
        I_CH0_AWREADY => gmem0_0_AWREADY,
        I_CH0_AWADDR => gmem0_0_AWADDR,
        I_CH0_AWLEN => gmem0_0_AWLEN,
        I_CH0_WVALID => gmem0_0_WVALID,
        I_CH0_WREADY => gmem0_0_WREADY,
        I_CH0_WDATA => gmem0_0_WDATA,
        I_CH0_WSTRB => gmem0_0_WSTRB,
        I_CH0_BVALID => gmem0_0_BVALID,
        I_CH0_BREADY => gmem0_0_BREADY);

    fadd_32ns_32ns_32_4_full_dsp_1_U312 : component norm1_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1073_p0,
        din1 => grp_fu_1073_p1,
        ce => grp_fu_1073_ce,
        dout => grp_fu_1073_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U313 : component norm1_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1077_p0,
        din1 => grp_fu_1077_p1,
        ce => grp_fu_1077_ce,
        dout => grp_fu_1077_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U314 : component norm1_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1081_p0,
        din1 => grp_fu_1081_p1,
        ce => grp_fu_1081_ce,
        dout => grp_fu_1081_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U315 : component norm1_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1085_p0,
        din1 => grp_fu_1085_p1,
        ce => grp_fu_1085_ce,
        dout => grp_fu_1085_p2);

    fptrunc_64ns_32_2_no_dsp_1_U316 : component norm1_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1089_p0,
        ce => grp_fu_1089_ce,
        dout => grp_fu_1089_p1);

    fpext_32ns_64_2_no_dsp_1_U317 : component norm1_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1092_p0,
        ce => grp_fu_1092_ce,
        dout => grp_fu_1092_p1);

    dadd_64ns_64ns_64_5_full_dsp_1_U318 : component norm1_dadd_64ns_64ns_64_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1095_p0,
        din1 => grp_fu_1095_p1,
        ce => grp_fu_1095_ce,
        dout => grp_fu_1095_p2);

    dmul_64ns_64ns_64_5_max_dsp_1_U319 : component norm1_dmul_64ns_64ns_64_5_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1099_p0,
        din1 => grp_fu_1099_p1,
        ce => grp_fu_1099_ce,
        dout => grp_fu_1099_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U320 : component norm1_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1151_p0,
        din1 => grp_fu_1151_p1,
        ce => grp_fu_1151_ce,
        dout => grp_fu_1151_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L12_L13_fu_810_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                    grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L15_L16_fu_835_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state10) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L2_L3_fu_644_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L5_L6_fu_668_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state27) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_ready = ap_const_logic_1)) then 
                    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                out_img_read_reg_999 <= out_img;
                trunc_ln2_reg_1013 <= out_img(63 downto 2);
                trunc_ln_reg_1007 <= inp_img(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                trunc_ln3_reg_1029 <= add_ln74_fu_899_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                trunc_ln4_reg_1040 <= add_ln89_fu_924_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                trunc_ln5_reg_1051 <= add_ln107_fu_949_p2(63 downto 2);
                trunc_ln6_reg_1057 <= add_ln120_fu_964_p2(63 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40, ap_CS_fsm_state47, grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done, grp_norm1_Pipeline_L2_L3_fu_644_ap_done, grp_norm1_Pipeline_L5_L6_fu_668_ap_done, grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done, grp_norm1_Pipeline_L12_L13_fu_810_ap_done, grp_norm1_Pipeline_L15_L16_fu_835_ap_done, gmem0_0_AWREADY, gmem0_0_ARREADY, gmem0_0_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_norm1_Pipeline_L2_L3_fu_644_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_norm1_Pipeline_L5_L6_fu_668_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state28) and (grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_norm1_Pipeline_L12_L13_fu_810_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((grp_norm1_Pipeline_L15_L16_fu_835_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln107_fu_949_p2 <= std_logic_vector(unsigned(out_img_read_reg_999) + unsigned(ap_const_lv64_42EB8));
    add_ln120_fu_964_p2 <= std_logic_vector(unsigned(out_img_read_reg_999) + unsigned(ap_const_lv64_43A1C));
    add_ln74_fu_899_p2 <= std_logic_vector(unsigned(out_img_read_reg_999) + unsigned(ap_const_lv64_B64));
    add_ln89_fu_924_p2 <= std_logic_vector(unsigned(out_img_read_reg_999) + unsigned(ap_const_lv64_16C8));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state10 <= ap_NS_fsm(9);
    ap_NS_fsm_state27 <= ap_NS_fsm(26);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done)
    begin
        if ((grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(gmem0_0_AWREADY)
    begin
        if ((gmem0_0_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_ap_done)
    begin
        if ((grp_norm1_Pipeline_L2_L3_fu_644_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(gmem0_0_AWREADY, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_ap_done)
    begin
        if ((grp_norm1_Pipeline_L5_L6_fu_668_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(gmem0_0_AWREADY, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;

    ap_ST_fsm_state28_blk_assign_proc : process(grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done)
    begin
        if ((grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state28_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state28_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem0_0_ARREADY)
    begin
        if ((gmem0_0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(gmem0_0_AWREADY, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_norm1_Pipeline_L12_L13_fu_810_ap_done)
    begin
        if ((grp_norm1_Pipeline_L12_L13_fu_810_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(gmem0_0_AWREADY, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_norm1_Pipeline_L15_L16_fu_835_ap_done)
    begin
        if ((grp_norm1_Pipeline_L15_L16_fu_835_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(gmem0_0_BVALID)
    begin
        if ((gmem0_0_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state47, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state47, gmem0_0_BVALID)
    begin
        if (((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    gmem0_0_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR, gmem0_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln49_fu_879_p1)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_0_ARADDR <= sext_ln49_fu_879_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_0_ARADDR <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR;
        else 
            gmem0_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN, gmem0_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_0_ARLEN <= ap_const_lv64_11160(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_0_ARLEN <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN;
        else 
            gmem0_0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID, gmem0_0_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((gmem0_0_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            gmem0_0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_0_ARVALID <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID;
        else 
            gmem0_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_AWADDR_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40, grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR, gmem0_0_AWREADY, gmem0_0_BVALID, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42, sext_ln59_fu_889_p1, sext_ln74_fu_914_p1, sext_ln89_fu_939_p1, sext_ln107_fu_979_p1, sext_ln120_fu_989_p1)
    begin
        if ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            gmem0_0_AWADDR <= sext_ln120_fu_989_p1;
        elsif ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            gmem0_0_AWADDR <= sext_ln107_fu_979_p1;
        elsif ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem0_0_AWADDR <= sext_ln89_fu_939_p1;
        elsif ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem0_0_AWADDR <= sext_ln74_fu_914_p1;
        elsif (((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_0_AWADDR <= sext_ln59_fu_889_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_AWADDR <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_AWADDR <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_AWADDR <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_AWADDR <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_AWADDR <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR;
        else 
            gmem0_0_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_AWLEN_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40, grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN, gmem0_0_AWREADY, gmem0_0_BVALID, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if ((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            gmem0_0_AWLEN <= ap_const_lv64_105FC(32 - 1 downto 0);
        elsif (((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            gmem0_0_AWLEN <= ap_const_lv64_2D9(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_AWLEN <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_AWLEN <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_AWLEN <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_AWLEN <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_AWLEN <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN;
        else 
            gmem0_0_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_AWVALID_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40, grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID, gmem0_0_AWREADY, gmem0_0_BVALID, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((gmem0_0_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            gmem0_0_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_AWVALID <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_AWVALID <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_AWVALID <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_AWVALID <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_AWVALID <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID;
        else 
            gmem0_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_BREADY_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40, ap_CS_fsm_state47, grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY, gmem0_0_AWREADY, gmem0_0_BVALID, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if ((((gmem0_0_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state47)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state40)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state33)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state26)) or (not(((gmem0_0_BVALID = ap_const_logic_0) or (gmem0_0_AWREADY = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state19)))) then 
            gmem0_0_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_BREADY <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_BREADY <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_BREADY <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_BREADY <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_BREADY <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY;
        else 
            gmem0_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_RREADY_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            gmem0_0_RREADY <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY;
        else 
            gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_0_WDATA_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_WDATA <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_WDATA <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_WDATA <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_WDATA <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_WDATA <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA;
        else 
            gmem0_0_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_0_WSTRB_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_WSTRB <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_WSTRB <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_WSTRB <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_WSTRB <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_WSTRB <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB;
        else 
            gmem0_0_WSTRB <= "XXXX";
        end if; 
    end process;


    gmem0_0_WVALID_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID, grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID, grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID, grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID, grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state41, ap_CS_fsm_state42)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            gmem0_0_WVALID <= grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34))) then 
            gmem0_0_WVALID <= grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            gmem0_0_WVALID <= grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            gmem0_0_WVALID <= grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            gmem0_0_WVALID <= grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID;
        else 
            gmem0_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_AW_assign_proc : process(m_axi_gmem0_AWREADY, ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            gmem0_blk_n_AW <= m_axi_gmem0_AWREADY;
        else 
            gmem0_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_B_assign_proc : process(m_axi_gmem0_BVALID, ap_CS_fsm_state19, ap_CS_fsm_state26, ap_CS_fsm_state33, ap_CS_fsm_state40, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            gmem0_blk_n_B <= m_axi_gmem0_BVALID;
        else 
            gmem0_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1073_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1073_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1073_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1073_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1073_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1073_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce;
        else 
            grp_fu_1073_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1073_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1073_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1073_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1073_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1073_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1073_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0;
        else 
            grp_fu_1073_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1073_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1073_p1 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1073_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1073_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1073_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1073_p1 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1;
        else 
            grp_fu_1073_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1077_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1077_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1077_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1077_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1077_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1077_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce;
        else 
            grp_fu_1077_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1077_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1077_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1077_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1077_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1077_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1077_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0;
        else 
            grp_fu_1077_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1077_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1077_p1 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1077_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1077_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1077_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1077_p1 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1;
        else 
            grp_fu_1077_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1081_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1081_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1081_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1081_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1081_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1081_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce;
        else 
            grp_fu_1081_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1081_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1081_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1081_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1081_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1081_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1081_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0;
        else 
            grp_fu_1081_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1081_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1081_p1 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1081_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1081_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1081_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1081_p1 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1;
        else 
            grp_fu_1081_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1085_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1085_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1085_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1085_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1085_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1085_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce;
        else 
            grp_fu_1085_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1085_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1085_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1085_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1085_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1085_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1085_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0;
        else 
            grp_fu_1085_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1085_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1085_p1 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1085_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1085_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1085_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1085_p1 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1;
        else 
            grp_fu_1085_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1089_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1089_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1089_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1089_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1089_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1089_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce;
        else 
            grp_fu_1089_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1089_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1089_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1089_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1089_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1089_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1089_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0;
        else 
            grp_fu_1089_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1092_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1092_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1092_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1092_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1092_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1092_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce;
        else 
            grp_fu_1092_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1092_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1092_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1092_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1092_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1092_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1092_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0;
        else 
            grp_fu_1092_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1095_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1095_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1095_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1095_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1095_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1095_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce;
        else 
            grp_fu_1095_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1095_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1095_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1095_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1095_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1095_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1095_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0;
        else 
            grp_fu_1095_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1095_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1095_p1 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1095_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1095_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1095_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1095_p1 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1;
        else 
            grp_fu_1095_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1099_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1099_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1099_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1099_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1099_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1099_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce;
        else 
            grp_fu_1099_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1099_p0_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1099_p0 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1099_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1099_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1099_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1099_p0 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0;
        else 
            grp_fu_1099_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1099_p1_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_fu_1099_p1 <= grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1099_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1099_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1099_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_1099_p1 <= grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1;
        else 
            grp_fu_1099_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1151_ce_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1151_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1151_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1151_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce;
        else 
            grp_fu_1151_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1151_p0_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1151_p0 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1151_p0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1151_p0 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0;
        else 
            grp_fu_1151_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1151_p1_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1151_p1 <= grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_fu_1151_p1 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_1151_p1 <= grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1;
        else 
            grp_fu_1151_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_norm1_Pipeline_L12_L13_fu_810_ap_start <= grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg;
    grp_norm1_Pipeline_L15_L16_fu_835_ap_start <= grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg;
    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg;
    grp_norm1_Pipeline_L2_L3_fu_644_ap_start <= grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg;
    grp_norm1_Pipeline_L5_L6_fu_668_ap_start <= grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg;
    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start <= grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg;

    grp_pow_generic_float_s_fu_1103_ap_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1103_ap_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1103_ap_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1103_ap_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1103_ap_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1103_ap_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_pow_generic_float_s_fu_1103_ap_ce <= ap_const_logic_0;
        else 
            grp_pow_generic_float_s_fu_1103_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1103_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1103_base_r <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1103_base_r <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1103_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1103_base_r <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1103_base_r <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1;
        else 
            grp_pow_generic_float_s_fu_1103_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1103_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1103_exp <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1103_exp <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1103_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1103_exp <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1103_exp <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2;
        else 
            grp_pow_generic_float_s_fu_1103_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1115_ap_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1115_ap_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1115_ap_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1115_ap_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1115_ap_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1115_ap_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_pow_generic_float_s_fu_1115_ap_ce <= ap_const_logic_0;
        else 
            grp_pow_generic_float_s_fu_1115_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1115_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1115_base_r <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1115_base_r <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1115_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1115_base_r <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1115_base_r <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1;
        else 
            grp_pow_generic_float_s_fu_1115_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1115_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1115_exp <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1115_exp <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1115_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1115_exp <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1115_exp <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2;
        else 
            grp_pow_generic_float_s_fu_1115_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1127_ap_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1127_ap_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1127_ap_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1127_ap_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1127_ap_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1127_ap_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_pow_generic_float_s_fu_1127_ap_ce <= ap_const_logic_0;
        else 
            grp_pow_generic_float_s_fu_1127_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1127_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1127_base_r <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1127_base_r <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1127_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1127_base_r <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1127_base_r <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1;
        else 
            grp_pow_generic_float_s_fu_1127_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1127_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1127_exp <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1127_exp <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1127_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1127_exp <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1127_exp <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2;
        else 
            grp_pow_generic_float_s_fu_1127_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1139_ap_ce_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1139_ap_ce <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1139_ap_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1139_ap_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1139_ap_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1139_ap_ce <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_pow_generic_float_s_fu_1139_ap_ce <= ap_const_logic_0;
        else 
            grp_pow_generic_float_s_fu_1139_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1139_base_r_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1139_base_r <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1139_base_r <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1139_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1139_base_r <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1139_base_r <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1;
        else 
            grp_pow_generic_float_s_fu_1139_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1139_exp_assign_proc : process(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2, grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2, grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            grp_pow_generic_float_s_fu_1139_exp <= grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1139_exp <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1139_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1139_exp <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_float_s_fu_1139_exp <= grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2;
        else 
            grp_pow_generic_float_s_fu_1139_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1155_ap_ce_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1155_ap_ce <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1155_ap_ce <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1155_ap_ce <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce;
        elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
            grp_pow_generic_float_s_fu_1155_ap_ce <= ap_const_logic_0;
        else 
            grp_pow_generic_float_s_fu_1155_ap_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1155_base_r_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1155_base_r <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1155_base_r <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1155_base_r <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1;
        else 
            grp_pow_generic_float_s_fu_1155_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_float_s_fu_1155_exp_assign_proc : process(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2, grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2, grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2, ap_CS_fsm_state21, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_pow_generic_float_s_fu_1155_exp <= grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27))) then 
            grp_pow_generic_float_s_fu_1155_exp <= grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_pow_generic_float_s_fu_1155_exp <= grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2;
        else 
            grp_pow_generic_float_s_fu_1155_exp <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inp_image_10_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_10_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_10_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0;
        else 
            inp_image_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_10_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_10_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_10_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0;
        else 
            inp_image_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_10_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_10_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0;
        else 
            inp_image_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_11_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_11_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_11_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0;
        else 
            inp_image_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_11_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_11_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_11_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0;
        else 
            inp_image_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_11_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_11_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0;
        else 
            inp_image_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_12_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_12_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_12_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0;
        else 
            inp_image_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_12_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_12_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_12_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0;
        else 
            inp_image_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_12_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_12_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0;
        else 
            inp_image_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_13_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_13_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_13_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0;
        else 
            inp_image_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_13_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_13_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_13_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0;
        else 
            inp_image_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_13_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_13_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0;
        else 
            inp_image_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_14_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_14_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_14_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0;
        else 
            inp_image_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_14_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_14_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_14_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0;
        else 
            inp_image_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_14_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_14_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0;
        else 
            inp_image_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_15_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_15_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_15_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0;
        else 
            inp_image_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_15_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_15_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_15_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0;
        else 
            inp_image_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_15_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_15_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0;
        else 
            inp_image_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_16_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_16_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_16_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0;
        else 
            inp_image_16_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_16_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_16_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_16_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0;
        else 
            inp_image_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_16_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_16_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0;
        else 
            inp_image_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_17_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_17_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_17_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0;
        else 
            inp_image_17_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_17_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_17_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_17_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0;
        else 
            inp_image_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_17_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_17_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0;
        else 
            inp_image_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_18_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_18_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_18_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0;
        else 
            inp_image_18_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_18_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_18_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_18_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0;
        else 
            inp_image_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_18_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_18_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0;
        else 
            inp_image_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_19_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_19_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_19_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0;
        else 
            inp_image_19_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_19_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_19_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_19_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0;
        else 
            inp_image_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_19_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_19_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0;
        else 
            inp_image_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_1_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0, grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_1_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0;
        else 
            inp_image_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_1_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0, grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_1_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0;
        else 
            inp_image_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_1_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_1_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0;
        else 
            inp_image_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_20_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_20_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_20_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0;
        else 
            inp_image_20_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_20_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_20_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_20_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0;
        else 
            inp_image_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_20_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_20_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0;
        else 
            inp_image_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_21_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_21_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_21_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0;
        else 
            inp_image_21_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_21_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_21_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_21_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0;
        else 
            inp_image_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_21_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_21_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0;
        else 
            inp_image_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_22_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_22_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_22_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0;
        else 
            inp_image_22_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_22_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_22_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_22_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0;
        else 
            inp_image_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_22_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_22_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0;
        else 
            inp_image_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_23_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_23_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_23_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0;
        else 
            inp_image_23_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_23_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_23_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_23_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0;
        else 
            inp_image_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_23_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_23_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0;
        else 
            inp_image_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_24_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_24_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_24_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0;
        else 
            inp_image_24_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_24_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_24_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_24_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0;
        else 
            inp_image_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_24_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_24_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0;
        else 
            inp_image_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_25_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_25_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_25_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0;
        else 
            inp_image_25_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_25_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_25_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_25_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0;
        else 
            inp_image_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_25_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_25_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0;
        else 
            inp_image_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_26_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_26_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_26_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0;
        else 
            inp_image_26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_26_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_26_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_26_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0;
        else 
            inp_image_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_26_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_26_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0;
        else 
            inp_image_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_27_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_27_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_27_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0;
        else 
            inp_image_27_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_27_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_27_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_27_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0;
        else 
            inp_image_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_27_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_27_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0;
        else 
            inp_image_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_28_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_28_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_28_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0;
        else 
            inp_image_28_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_28_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_28_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_28_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0;
        else 
            inp_image_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_28_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_28_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0;
        else 
            inp_image_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_29_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_29_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_29_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0;
        else 
            inp_image_29_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_29_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_29_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_29_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0;
        else 
            inp_image_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_29_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_29_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0;
        else 
            inp_image_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_2_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0, grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_2_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0;
        else 
            inp_image_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_2_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0, grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_2_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0;
        else 
            inp_image_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_2_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_2_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0;
        else 
            inp_image_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_30_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_30_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_30_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0;
        else 
            inp_image_30_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_30_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_30_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_30_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0;
        else 
            inp_image_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_30_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_30_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0;
        else 
            inp_image_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_31_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_31_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_31_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0;
        else 
            inp_image_31_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_31_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_31_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_31_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0;
        else 
            inp_image_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_31_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_31_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0;
        else 
            inp_image_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_32_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_32_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_32_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0;
        else 
            inp_image_32_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_32_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_32_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_32_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0;
        else 
            inp_image_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_32_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_32_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0;
        else 
            inp_image_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_33_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_33_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_33_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0;
        else 
            inp_image_33_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_33_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_33_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_33_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0;
        else 
            inp_image_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_33_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_33_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0;
        else 
            inp_image_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_34_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_34_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_34_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0;
        else 
            inp_image_34_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_34_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_34_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_34_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0;
        else 
            inp_image_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_34_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_34_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0;
        else 
            inp_image_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_35_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_35_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_35_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0;
        else 
            inp_image_35_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_35_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_35_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_35_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0;
        else 
            inp_image_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_35_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_35_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0;
        else 
            inp_image_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_36_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_36_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_36_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0;
        else 
            inp_image_36_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_36_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_36_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_36_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0;
        else 
            inp_image_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_36_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_36_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0;
        else 
            inp_image_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_37_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_37_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_37_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0;
        else 
            inp_image_37_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_37_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_37_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_37_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0;
        else 
            inp_image_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_37_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_37_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0;
        else 
            inp_image_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_38_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_38_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_38_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0;
        else 
            inp_image_38_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_38_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_38_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_38_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0;
        else 
            inp_image_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_38_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_38_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0;
        else 
            inp_image_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_39_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_39_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_39_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0;
        else 
            inp_image_39_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_39_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_39_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_39_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0;
        else 
            inp_image_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_39_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_39_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0;
        else 
            inp_image_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_3_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_3_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_3_address0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_3_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0;
        else 
            inp_image_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_3_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_3_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_3_ce0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_3_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0;
        else 
            inp_image_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_3_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_3_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0;
        else 
            inp_image_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_40_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_40_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_40_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0;
        else 
            inp_image_40_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_40_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_40_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_40_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0;
        else 
            inp_image_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_40_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_40_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0;
        else 
            inp_image_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_41_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_41_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_41_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0;
        else 
            inp_image_41_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_41_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_41_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_41_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0;
        else 
            inp_image_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_41_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_41_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0;
        else 
            inp_image_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_42_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_42_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_42_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0;
        else 
            inp_image_42_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_42_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_42_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_42_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0;
        else 
            inp_image_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_42_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_42_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0;
        else 
            inp_image_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_43_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_43_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_43_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0;
        else 
            inp_image_43_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_43_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_43_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_43_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0;
        else 
            inp_image_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_43_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_43_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0;
        else 
            inp_image_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_44_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_44_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_44_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0;
        else 
            inp_image_44_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_44_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_44_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_44_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0;
        else 
            inp_image_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_44_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_44_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0;
        else 
            inp_image_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_45_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_45_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_45_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0;
        else 
            inp_image_45_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_45_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_45_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_45_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0;
        else 
            inp_image_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_45_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_45_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0;
        else 
            inp_image_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_46_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_46_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_46_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0;
        else 
            inp_image_46_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_46_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_46_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_46_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0;
        else 
            inp_image_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_46_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_46_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0;
        else 
            inp_image_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_47_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_47_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_47_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0;
        else 
            inp_image_47_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_47_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_47_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_47_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0;
        else 
            inp_image_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_47_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_47_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0;
        else 
            inp_image_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_48_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_48_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_48_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0;
        else 
            inp_image_48_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_48_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_48_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_48_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0;
        else 
            inp_image_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_48_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_48_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0;
        else 
            inp_image_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_49_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_49_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_49_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0;
        else 
            inp_image_49_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_49_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_49_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_49_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0;
        else 
            inp_image_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_49_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_49_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0;
        else 
            inp_image_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_4_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_4_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_4_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0;
        else 
            inp_image_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_4_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_4_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_4_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0;
        else 
            inp_image_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_4_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_4_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0;
        else 
            inp_image_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_50_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_50_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_50_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0;
        else 
            inp_image_50_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_50_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_50_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_50_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0;
        else 
            inp_image_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_50_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_50_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0;
        else 
            inp_image_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_51_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_51_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_51_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0;
        else 
            inp_image_51_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_51_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_51_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_51_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0;
        else 
            inp_image_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_51_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_51_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0;
        else 
            inp_image_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_52_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_52_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_52_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0;
        else 
            inp_image_52_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_52_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_52_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_52_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0;
        else 
            inp_image_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_52_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_52_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0;
        else 
            inp_image_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_53_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_53_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_53_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0;
        else 
            inp_image_53_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_53_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_53_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_53_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0;
        else 
            inp_image_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_53_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_53_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0;
        else 
            inp_image_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_54_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_54_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_54_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0;
        else 
            inp_image_54_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_54_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_54_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_54_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0;
        else 
            inp_image_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_54_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_54_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0;
        else 
            inp_image_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_55_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_55_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_55_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0;
        else 
            inp_image_55_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_55_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_55_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_55_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0;
        else 
            inp_image_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_55_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_55_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0;
        else 
            inp_image_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_56_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_56_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_56_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0;
        else 
            inp_image_56_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_56_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_56_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_56_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0;
        else 
            inp_image_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_56_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_56_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0;
        else 
            inp_image_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_57_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_57_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_57_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0;
        else 
            inp_image_57_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_57_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_57_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_57_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0;
        else 
            inp_image_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_57_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_57_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0;
        else 
            inp_image_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_58_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_58_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_58_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0;
        else 
            inp_image_58_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_58_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_58_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_58_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0;
        else 
            inp_image_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_58_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_58_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0;
        else 
            inp_image_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_59_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_59_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_59_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0;
        else 
            inp_image_59_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_59_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_59_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_59_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0;
        else 
            inp_image_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_59_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_59_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0;
        else 
            inp_image_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_5_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_5_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_5_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0;
        else 
            inp_image_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_5_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_5_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_5_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0;
        else 
            inp_image_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_5_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_5_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0;
        else 
            inp_image_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_60_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_60_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_60_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0;
        else 
            inp_image_60_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_60_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_60_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_60_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0;
        else 
            inp_image_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_60_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_60_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0;
        else 
            inp_image_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_61_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_61_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_61_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0;
        else 
            inp_image_61_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_61_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_61_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_61_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0;
        else 
            inp_image_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_61_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_61_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0;
        else 
            inp_image_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_62_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_62_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_62_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0;
        else 
            inp_image_62_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_62_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_62_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_62_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0;
        else 
            inp_image_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_62_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_62_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0;
        else 
            inp_image_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_63_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_63_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_63_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0;
        else 
            inp_image_63_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_63_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_63_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_63_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0;
        else 
            inp_image_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_63_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_63_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0;
        else 
            inp_image_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_64_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_64_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_64_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0;
        else 
            inp_image_64_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_64_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_64_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_64_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0;
        else 
            inp_image_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_64_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_64_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0;
        else 
            inp_image_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_65_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_65_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_65_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0;
        else 
            inp_image_65_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_65_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_65_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_65_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0;
        else 
            inp_image_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_65_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_65_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0;
        else 
            inp_image_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_66_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_66_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_66_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0;
        else 
            inp_image_66_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_66_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_66_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_66_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0;
        else 
            inp_image_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_66_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_66_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0;
        else 
            inp_image_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_67_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_67_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_67_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0;
        else 
            inp_image_67_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_67_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_67_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_67_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0;
        else 
            inp_image_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_67_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_67_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0;
        else 
            inp_image_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_68_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_68_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_68_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0;
        else 
            inp_image_68_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_68_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_68_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_68_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0;
        else 
            inp_image_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_68_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_68_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0;
        else 
            inp_image_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_69_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_69_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_69_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0;
        else 
            inp_image_69_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_69_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_69_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_69_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0;
        else 
            inp_image_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_69_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_69_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0;
        else 
            inp_image_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_6_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_6_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_6_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0;
        else 
            inp_image_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_6_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_6_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_6_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0;
        else 
            inp_image_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_6_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_6_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0;
        else 
            inp_image_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_70_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_70_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_70_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0;
        else 
            inp_image_70_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_70_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_70_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_70_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0;
        else 
            inp_image_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_70_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_70_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0;
        else 
            inp_image_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_71_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_71_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_71_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0;
        else 
            inp_image_71_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_71_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_71_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_71_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0;
        else 
            inp_image_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_71_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_71_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0;
        else 
            inp_image_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_72_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_72_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_72_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0;
        else 
            inp_image_72_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_72_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_72_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_72_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0;
        else 
            inp_image_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_72_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_72_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0;
        else 
            inp_image_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_73_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_73_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_73_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0;
        else 
            inp_image_73_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_73_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_73_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_73_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0;
        else 
            inp_image_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_73_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_73_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0;
        else 
            inp_image_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_74_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_74_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_74_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0;
        else 
            inp_image_74_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_74_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_74_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_74_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0;
        else 
            inp_image_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_74_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_74_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0;
        else 
            inp_image_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_75_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_75_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_75_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0;
        else 
            inp_image_75_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_75_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_75_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_75_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0;
        else 
            inp_image_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_75_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_75_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0;
        else 
            inp_image_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_76_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_76_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_76_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0;
        else 
            inp_image_76_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_76_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_76_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_76_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0;
        else 
            inp_image_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_76_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_76_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0;
        else 
            inp_image_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_77_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_77_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_77_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0;
        else 
            inp_image_77_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_77_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_77_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_77_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0;
        else 
            inp_image_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_77_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_77_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0;
        else 
            inp_image_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_78_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_78_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_78_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0;
        else 
            inp_image_78_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_78_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_78_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_78_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0;
        else 
            inp_image_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_78_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_78_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0;
        else 
            inp_image_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_79_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_79_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_79_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0;
        else 
            inp_image_79_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_79_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_79_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_79_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0;
        else 
            inp_image_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_79_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_79_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0;
        else 
            inp_image_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_7_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_7_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_7_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0;
        else 
            inp_image_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_7_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_7_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_7_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0;
        else 
            inp_image_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_7_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_7_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0;
        else 
            inp_image_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_80_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_80_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_80_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0;
        else 
            inp_image_80_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_80_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_80_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_80_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0;
        else 
            inp_image_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_80_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_80_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0;
        else 
            inp_image_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_81_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_81_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_81_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0;
        else 
            inp_image_81_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_81_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_81_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_81_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0;
        else 
            inp_image_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_81_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_81_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0;
        else 
            inp_image_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_82_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_82_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_82_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0;
        else 
            inp_image_82_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_82_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_82_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_82_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0;
        else 
            inp_image_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_82_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_82_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0;
        else 
            inp_image_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_83_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_83_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_83_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0;
        else 
            inp_image_83_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_83_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_83_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_83_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0;
        else 
            inp_image_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_83_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_83_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0;
        else 
            inp_image_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_84_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_84_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_84_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0;
        else 
            inp_image_84_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_84_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_84_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_84_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0;
        else 
            inp_image_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_84_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_84_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0;
        else 
            inp_image_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_85_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_85_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_85_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0;
        else 
            inp_image_85_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_85_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_85_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_85_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0;
        else 
            inp_image_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_85_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_85_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0;
        else 
            inp_image_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_86_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_86_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_86_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0;
        else 
            inp_image_86_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_86_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_86_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_86_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0;
        else 
            inp_image_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_86_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_86_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0;
        else 
            inp_image_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_87_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_87_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_87_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0;
        else 
            inp_image_87_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_87_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_87_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_87_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0;
        else 
            inp_image_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_87_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_87_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0;
        else 
            inp_image_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_88_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_88_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_88_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0;
        else 
            inp_image_88_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_88_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_88_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_88_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0;
        else 
            inp_image_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_88_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_88_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0;
        else 
            inp_image_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_89_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_89_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_89_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0;
        else 
            inp_image_89_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_89_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_89_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_89_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0;
        else 
            inp_image_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_89_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_89_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0;
        else 
            inp_image_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_8_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_8_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_8_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0;
        else 
            inp_image_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_8_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_8_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_8_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0;
        else 
            inp_image_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_8_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_8_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0;
        else 
            inp_image_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_90_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_90_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_90_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0;
        else 
            inp_image_90_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_90_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_90_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_90_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0;
        else 
            inp_image_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_90_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_90_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0;
        else 
            inp_image_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_91_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_91_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_91_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0;
        else 
            inp_image_91_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_91_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_91_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_91_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0;
        else 
            inp_image_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_91_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_91_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0;
        else 
            inp_image_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_92_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_92_address0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_92_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_92_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0;
        else 
            inp_image_92_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_92_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_92_ce0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_92_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_92_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0;
        else 
            inp_image_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_92_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_92_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0;
        else 
            inp_image_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_93_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0, grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_93_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0;
        else 
            inp_image_93_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_93_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0, grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_93_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0;
        else 
            inp_image_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_93_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_93_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0;
        else 
            inp_image_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_94_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0, grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_94_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0;
        else 
            inp_image_94_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_94_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0, grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_94_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0;
        else 
            inp_image_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_94_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_94_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0;
        else 
            inp_image_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_95_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0, grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_95_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0;
        else 
            inp_image_95_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_95_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0, grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0, grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28, ap_CS_fsm_state35, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_95_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0;
        else 
            inp_image_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_95_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_95_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0;
        else 
            inp_image_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_9_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_9_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_9_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0;
        else 
            inp_image_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_9_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0, ap_CS_fsm_state11, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_9_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_9_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0;
        else 
            inp_image_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_9_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_9_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0;
        else 
            inp_image_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_address0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0, grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_address0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0;
        else 
            inp_image_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inp_image_ce0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0, grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0, grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0, grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state21, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_ce0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0;
        else 
            inp_image_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_image_we0_assign_proc : process(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_image_we0 <= grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0;
        else 
            inp_image_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln107_fu_979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_reg_1051),64));

        sext_ln120_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln6_reg_1057),64));

        sext_ln49_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_1007),64));

        sext_ln59_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_reg_1013),64));

        sext_ln74_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln3_reg_1029),64));

        sext_ln89_fu_939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_1040),64));

end behav;
