vendor_name = ModelSim
source_file = 1, C:/src/mce2vga2/mce2vga.sdc
source_file = 1, C:/src/mce2vga2/schematic.bdf
source_file = 1, C:/src/mce2vga2/pll1.qip
source_file = 1, C:/src/mce2vga2/pll1.vhd
source_file = 1, C:/src/mce2vga2/pll2.qip
source_file = 1, C:/src/mce2vga2/pll2.vhd
source_file = 1, C:/src/mce2vga2/sync_level.vhd
source_file = 1, C:/src/mce2vga2/mda_genlock.vhd
source_file = 1, C:/src/mce2vga2/sram.vhd
source_file = 1, C:/src/mce2vga2/vga_video.vhd
source_file = 1, C:/src/mce2vga2/cga_genlock.vhd
source_file = 1, C:/src/mce2vga2/ega_genlock.vhd
source_file = 1, C:/src/mce2vga2/dual_ram_out.vhd
source_file = 1, C:/src/mce2vga2/dual_ram_in.vhd
source_file = 1, C:/src/mce2vga2/hgc_genlock.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/src/mce2vga2/db/pll2_altpll.v
source_file = 1, C:/src/mce2vga2/db/pll1_altpll.v
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/src/mce2vga2/db/altsyncram_23d1.tdf
source_file = 1, C:/src/mce2vga2/db/altsyncram_csd1.tdf
source_file = 1, C:/src/mce2vga2/db/altsyncram_3ie1.tdf
design_name = schematic
instance = comp, \SRAM_ADDR0~output\, SRAM_ADDR0~output, schematic, 1
instance = comp, \SRAM_ADDR1~output\, SRAM_ADDR1~output, schematic, 1
instance = comp, \SRAM_ADDR2~output\, SRAM_ADDR2~output, schematic, 1
instance = comp, \SRAM_ADDR3~output\, SRAM_ADDR3~output, schematic, 1
instance = comp, \SRAM_ADDR4~output\, SRAM_ADDR4~output, schematic, 1
instance = comp, \SRAM_ADDR5~output\, SRAM_ADDR5~output, schematic, 1
instance = comp, \SRAM_ADDR6~output\, SRAM_ADDR6~output, schematic, 1
instance = comp, \SRAM_ADDR7~output\, SRAM_ADDR7~output, schematic, 1
instance = comp, \SRAM_ADDR8~output\, SRAM_ADDR8~output, schematic, 1
instance = comp, \SRAM_ADDR9~output\, SRAM_ADDR9~output, schematic, 1
instance = comp, \SRAM_ADDR10~output\, SRAM_ADDR10~output, schematic, 1
instance = comp, \SRAM_ADDR11~output\, SRAM_ADDR11~output, schematic, 1
instance = comp, \SRAM_ADDR12~output\, SRAM_ADDR12~output, schematic, 1
instance = comp, \SRAM_ADDR13~output\, SRAM_ADDR13~output, schematic, 1
instance = comp, \SRAM_ADDR14~output\, SRAM_ADDR14~output, schematic, 1
instance = comp, \SRAM_ADDR15~output\, SRAM_ADDR15~output, schematic, 1
instance = comp, \SRAM_ADDR16~output\, SRAM_ADDR16~output, schematic, 1
instance = comp, \SRAM_CE~output\, SRAM_CE~output, schematic, 1
instance = comp, \SRAM_OE~output\, SRAM_OE~output, schematic, 1
instance = comp, \SRAM_WE~output\, SRAM_WE~output, schematic, 1
instance = comp, \SRAM_UB~output\, SRAM_UB~output, schematic, 1
instance = comp, \SRAM_LB~output\, SRAM_LB~output, schematic, 1
instance = comp, \SRAM_ADDR17~output\, SRAM_ADDR17~output, schematic, 1
instance = comp, \R0~output\, R0~output, schematic, 1
instance = comp, \R1~output\, R1~output, schematic, 1
instance = comp, \R2~output\, R2~output, schematic, 1
instance = comp, \G0~output\, G0~output, schematic, 1
instance = comp, \G1~output\, G1~output, schematic, 1
instance = comp, \G2~output\, G2~output, schematic, 1
instance = comp, \B0~output\, B0~output, schematic, 1
instance = comp, \B1~output\, B1~output, schematic, 1
instance = comp, \B2~output\, B2~output, schematic, 1
instance = comp, \HSYNC~output\, HSYNC~output, schematic, 1
instance = comp, \VSYNC~output\, VSYNC~output, schematic, 1
instance = comp, \R3~output\, R3~output, schematic, 1
instance = comp, \G3~output\, G3~output, schematic, 1
instance = comp, \B3~output\, B3~output, schematic, 1
instance = comp, \LED0~output\, LED0~output, schematic, 1
instance = comp, \LED1~output\, LED1~output, schematic, 1
instance = comp, \LED2~output\, LED2~output, schematic, 1
instance = comp, \LED3~output\, LED3~output, schematic, 1
instance = comp, \SRAM_DQ15~output\, SRAM_DQ15~output, schematic, 1
instance = comp, \SRAM_DQ14~output\, SRAM_DQ14~output, schematic, 1
instance = comp, \SRAM_DQ13~output\, SRAM_DQ13~output, schematic, 1
instance = comp, \SRAM_DQ12~output\, SRAM_DQ12~output, schematic, 1
instance = comp, \SRAM_DQ11~output\, SRAM_DQ11~output, schematic, 1
instance = comp, \SRAM_DQ10~output\, SRAM_DQ10~output, schematic, 1
instance = comp, \SRAM_DQ9~output\, SRAM_DQ9~output, schematic, 1
instance = comp, \SRAM_DQ8~output\, SRAM_DQ8~output, schematic, 1
instance = comp, \SRAM_DQ7~output\, SRAM_DQ7~output, schematic, 1
instance = comp, \SRAM_DQ6~output\, SRAM_DQ6~output, schematic, 1
instance = comp, \SRAM_DQ5~output\, SRAM_DQ5~output, schematic, 1
instance = comp, \SRAM_DQ4~output\, SRAM_DQ4~output, schematic, 1
instance = comp, \SRAM_DQ3~output\, SRAM_DQ3~output, schematic, 1
instance = comp, \SRAM_DQ2~output\, SRAM_DQ2~output, schematic, 1
instance = comp, \SRAM_DQ1~output\, SRAM_DQ1~output, schematic, 1
instance = comp, \SRAM_DQ0~output\, SRAM_DQ0~output, schematic, 1
instance = comp, \CLK~input\, CLK~input, schematic, 1
instance = comp, \pll2|altpll_component|auto_generated|pll1\, pll2|altpll_component|auto_generated|pll1, schematic, 1
instance = comp, \pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\, pll2|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, schematic, 1
instance = comp, \cga_sram|SramAdr[0]~enfeeder\, cga_sram|SramAdr[0]~enfeeder, schematic, 1
instance = comp, \pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, pll2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, schematic, 1
instance = comp, \cga_sync_level|hcount[0]~16\, cga_sync_level|hcount[0]~16, schematic, 1
instance = comp, \H~input\, H~input, schematic, 1
instance = comp, \cga_sync_level|peak~31\, cga_sync_level|peak~31, schematic, 1
instance = comp, \cga_sync_level|peak[0]\, cga_sync_level|peak[0], schematic, 1
instance = comp, \cga_sync_level|Add2~0\, cga_sync_level|Add2~0, schematic, 1
instance = comp, \cga_sync_level|Add2~2\, cga_sync_level|Add2~2, schematic, 1
instance = comp, \cga_sync_level|peak~30\, cga_sync_level|peak~30, schematic, 1
instance = comp, \cga_sync_level|peak[1]\, cga_sync_level|peak[1], schematic, 1
instance = comp, \cga_sync_level|Add2~4\, cga_sync_level|Add2~4, schematic, 1
instance = comp, \cga_sync_level|peak~29\, cga_sync_level|peak~29, schematic, 1
instance = comp, \cga_sync_level|peak[2]\, cga_sync_level|peak[2], schematic, 1
instance = comp, \cga_sync_level|Add2~6\, cga_sync_level|Add2~6, schematic, 1
instance = comp, \cga_sync_level|peak~28\, cga_sync_level|peak~28, schematic, 1
instance = comp, \cga_sync_level|peak[3]\, cga_sync_level|peak[3], schematic, 1
instance = comp, \cga_sync_level|Add2~8\, cga_sync_level|Add2~8, schematic, 1
instance = comp, \cga_sync_level|peak~27\, cga_sync_level|peak~27, schematic, 1
instance = comp, \cga_sync_level|peak[4]\, cga_sync_level|peak[4], schematic, 1
instance = comp, \cga_sync_level|Add2~10\, cga_sync_level|Add2~10, schematic, 1
instance = comp, \cga_sync_level|peak~26\, cga_sync_level|peak~26, schematic, 1
instance = comp, \cga_sync_level|peak[5]\, cga_sync_level|peak[5], schematic, 1
instance = comp, \cga_sync_level|Add2~12\, cga_sync_level|Add2~12, schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[5]~feeder\, cga_sync_level|hsync_adjust[5]~feeder, schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[5]\, cga_sync_level|hsync_adjust[5], schematic, 1
instance = comp, \SW1~input\, SW1~input, schematic, 1
instance = comp, \cga_genlock|Add6~0\, cga_genlock|Add6~0, schematic, 1
instance = comp, \RESET~input\, RESET~input, schematic, 1
instance = comp, \cga_genlock|process_0~0\, cga_genlock|process_0~0, schematic, 1
instance = comp, \cga_genlock|Add0~38\, cga_genlock|Add0~38, schematic, 1
instance = comp, \cga_genlock|peak[0]\, cga_genlock|peak[0], schematic, 1
instance = comp, \cga_genlock|Add0~0\, cga_genlock|Add0~0, schematic, 1
instance = comp, \cga_genlock|Add0~2\, cga_genlock|Add0~2, schematic, 1
instance = comp, \cga_genlock|Add0~39\, cga_genlock|Add0~39, schematic, 1
instance = comp, \cga_genlock|peak[1]\, cga_genlock|peak[1], schematic, 1
instance = comp, \cga_genlock|Add0~4\, cga_genlock|Add0~4, schematic, 1
instance = comp, \cga_genlock|Add0~40\, cga_genlock|Add0~40, schematic, 1
instance = comp, \cga_genlock|peak[2]\, cga_genlock|peak[2], schematic, 1
instance = comp, \cga_genlock|Add0~6\, cga_genlock|Add0~6, schematic, 1
instance = comp, \cga_genlock|Add0~41\, cga_genlock|Add0~41, schematic, 1
instance = comp, \cga_genlock|peak[3]\, cga_genlock|peak[3], schematic, 1
instance = comp, \cga_genlock|Add0~8\, cga_genlock|Add0~8, schematic, 1
instance = comp, \cga_genlock|Add0~42\, cga_genlock|Add0~42, schematic, 1
instance = comp, \cga_genlock|peak[4]\, cga_genlock|peak[4], schematic, 1
instance = comp, \cga_genlock|Add0~10\, cga_genlock|Add0~10, schematic, 1
instance = comp, \cga_genlock|Add0~43\, cga_genlock|Add0~43, schematic, 1
instance = comp, \cga_genlock|peak[5]\, cga_genlock|peak[5], schematic, 1
instance = comp, \cga_genlock|Add0~12\, cga_genlock|Add0~12, schematic, 1
instance = comp, \cga_genlock|Add0~44\, cga_genlock|Add0~44, schematic, 1
instance = comp, \cga_genlock|peak[6]\, cga_genlock|peak[6], schematic, 1
instance = comp, \cga_genlock|Add0~14\, cga_genlock|Add0~14, schematic, 1
instance = comp, \cga_genlock|Add0~45\, cga_genlock|Add0~45, schematic, 1
instance = comp, \cga_genlock|peak[7]\, cga_genlock|peak[7], schematic, 1
instance = comp, \cga_genlock|Add0~16\, cga_genlock|Add0~16, schematic, 1
instance = comp, \cga_genlock|Add0~46\, cga_genlock|Add0~46, schematic, 1
instance = comp, \cga_genlock|peak[8]\, cga_genlock|peak[8], schematic, 1
instance = comp, \cga_genlock|Add0~18\, cga_genlock|Add0~18, schematic, 1
instance = comp, \cga_genlock|Add0~47\, cga_genlock|Add0~47, schematic, 1
instance = comp, \cga_genlock|peak[9]\, cga_genlock|peak[9], schematic, 1
instance = comp, \cga_genlock|Add0~20\, cga_genlock|Add0~20, schematic, 1
instance = comp, \cga_genlock|Add0~48\, cga_genlock|Add0~48, schematic, 1
instance = comp, \cga_genlock|peak[10]\, cga_genlock|peak[10], schematic, 1
instance = comp, \cga_genlock|Add0~22\, cga_genlock|Add0~22, schematic, 1
instance = comp, \cga_genlock|Add0~49\, cga_genlock|Add0~49, schematic, 1
instance = comp, \cga_genlock|peak[11]\, cga_genlock|peak[11], schematic, 1
instance = comp, \cga_genlock|Add0~24\, cga_genlock|Add0~24, schematic, 1
instance = comp, \cga_genlock|Add0~50\, cga_genlock|Add0~50, schematic, 1
instance = comp, \cga_genlock|peak[12]\, cga_genlock|peak[12], schematic, 1
instance = comp, \cga_genlock|Add0~26\, cga_genlock|Add0~26, schematic, 1
instance = comp, \cga_genlock|Add0~51\, cga_genlock|Add0~51, schematic, 1
instance = comp, \cga_genlock|peak[13]\, cga_genlock|peak[13], schematic, 1
instance = comp, \cga_genlock|Add0~28\, cga_genlock|Add0~28, schematic, 1
instance = comp, \cga_genlock|Add0~52\, cga_genlock|Add0~52, schematic, 1
instance = comp, \cga_genlock|peak[14]\, cga_genlock|peak[14], schematic, 1
instance = comp, \cga_genlock|Add0~30\, cga_genlock|Add0~30, schematic, 1
instance = comp, \cga_genlock|Add0~53\, cga_genlock|Add0~53, schematic, 1
instance = comp, \cga_genlock|peak[15]\, cga_genlock|peak[15], schematic, 1
instance = comp, \cga_genlock|Add0~32\, cga_genlock|Add0~32, schematic, 1
instance = comp, \cga_genlock|Add0~37\, cga_genlock|Add0~37, schematic, 1
instance = comp, \cga_genlock|peak[16]\, cga_genlock|peak[16], schematic, 1
instance = comp, \cga_genlock|LessThan0~3\, cga_genlock|LessThan0~3, schematic, 1
instance = comp, \cga_genlock|LessThan0~2\, cga_genlock|LessThan0~2, schematic, 1
instance = comp, \cga_genlock|LessThan0~1\, cga_genlock|LessThan0~1, schematic, 1
instance = comp, \cga_genlock|LessThan0~0\, cga_genlock|LessThan0~0, schematic, 1
instance = comp, \cga_genlock|LessThan0~4\, cga_genlock|LessThan0~4, schematic, 1
instance = comp, \cga_genlock|peak~0\, cga_genlock|peak~0, schematic, 1
instance = comp, \cga_genlock|Add0~34\, cga_genlock|Add0~34, schematic, 1
instance = comp, \cga_genlock|Add0~36\, cga_genlock|Add0~36, schematic, 1
instance = comp, \cga_genlock|peak[17]\, cga_genlock|peak[17], schematic, 1
instance = comp, \cga_genlock|adj_trg_reset~0\, cga_genlock|adj_trg_reset~0, schematic, 1
instance = comp, \cga_genlock|latch~0\, cga_genlock|latch~0, schematic, 1
instance = comp, \cga_genlock|latch\, cga_genlock|latch, schematic, 1
instance = comp, \cga_genlock|adj_trg_reset~1\, cga_genlock|adj_trg_reset~1, schematic, 1
instance = comp, \cga_genlock|adj_trg_reset\, cga_genlock|adj_trg_reset, schematic, 1
instance = comp, \cga_genlock|sample_ticks[0]\, cga_genlock|sample_ticks[0], schematic, 1
instance = comp, \cga_genlock|Add6~2\, cga_genlock|Add6~2, schematic, 1
instance = comp, \cga_genlock|sample_ticks[1]~1\, cga_genlock|sample_ticks[1]~1, schematic, 1
instance = comp, \cga_genlock|sample_ticks[1]\, cga_genlock|sample_ticks[1], schematic, 1
instance = comp, \cga_genlock|Add6~4\, cga_genlock|Add6~4, schematic, 1
instance = comp, \cga_genlock|sample_ticks[2]~0\, cga_genlock|sample_ticks[2]~0, schematic, 1
instance = comp, \cga_genlock|sample_ticks[2]\, cga_genlock|sample_ticks[2], schematic, 1
instance = comp, \cga_genlock|Add6~6\, cga_genlock|Add6~6, schematic, 1
instance = comp, \cga_genlock|sample_ticks[3]\, cga_genlock|sample_ticks[3], schematic, 1
instance = comp, \cga_genlock|Add6~8\, cga_genlock|Add6~8, schematic, 1
instance = comp, \cga_genlock|sample_ticks[4]\, cga_genlock|sample_ticks[4], schematic, 1
instance = comp, \cga_genlock|hsync_ticks[2]~feeder\, cga_genlock|hsync_ticks[2]~feeder, schematic, 1
instance = comp, \cga_genlock|hsync_ticks[2]\, cga_genlock|hsync_ticks[2], schematic, 1
instance = comp, \cga_genlock|hsync_ticks[1]~feeder\, cga_genlock|hsync_ticks[1]~feeder, schematic, 1
instance = comp, \cga_genlock|hsync_ticks[1]\, cga_genlock|hsync_ticks[1], schematic, 1
instance = comp, \cga_sync_level|Add0~0\, cga_sync_level|Add0~0, schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[3]\, cga_sync_level|hsync_adjust[3], schematic, 1
instance = comp, \cga_sync_level|Add0~1\, cga_sync_level|Add0~1, schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[2]\, cga_sync_level|hsync_adjust[2], schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[1]~1\, cga_sync_level|hsync_adjust[1]~1, schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[1]\, cga_sync_level|hsync_adjust[1], schematic, 1
instance = comp, \cga_genlock|hsync_ticks[0]~0\, cga_genlock|hsync_ticks[0]~0, schematic, 1
instance = comp, \cga_genlock|hsync_ticks[0]\, cga_genlock|hsync_ticks[0], schematic, 1
instance = comp, \cga_sync_level|hsync_adjust[0]\, cga_sync_level|hsync_adjust[0], schematic, 1
instance = comp, \cga_sync_level|LessThan1~0\, cga_sync_level|LessThan1~0, schematic, 1
instance = comp, \cga_sync_level|LessThan1~1\, cga_sync_level|LessThan1~1, schematic, 1
instance = comp, \cga_sync_level|LessThan1~2\, cga_sync_level|LessThan1~2, schematic, 1
instance = comp, \cga_sync_level|LessThan1~3\, cga_sync_level|LessThan1~3, schematic, 1
instance = comp, \cga_sync_level|sync~0\, cga_sync_level|sync~0, schematic, 1
instance = comp, \cga_sync_level|sync\, cga_sync_level|sync, schematic, 1
instance = comp, \cga_sync_level|hcount~18\, cga_sync_level|hcount~18, schematic, 1
instance = comp, \cga_sync_level|hcount[0]\, cga_sync_level|hcount[0], schematic, 1
instance = comp, \cga_sync_level|hcount[1]~19\, cga_sync_level|hcount[1]~19, schematic, 1
instance = comp, \cga_sync_level|hcount[1]\, cga_sync_level|hcount[1], schematic, 1
instance = comp, \cga_sync_level|hcount[2]~21\, cga_sync_level|hcount[2]~21, schematic, 1
instance = comp, \cga_sync_level|hcount[2]\, cga_sync_level|hcount[2], schematic, 1
instance = comp, \cga_sync_level|hcount[3]~23\, cga_sync_level|hcount[3]~23, schematic, 1
instance = comp, \cga_sync_level|hcount[3]\, cga_sync_level|hcount[3], schematic, 1
instance = comp, \cga_sync_level|Equal0~0\, cga_sync_level|Equal0~0, schematic, 1
instance = comp, \cga_sync_level|hcount[4]~25\, cga_sync_level|hcount[4]~25, schematic, 1
instance = comp, \cga_sync_level|hcount[4]\, cga_sync_level|hcount[4], schematic, 1
instance = comp, \cga_sync_level|hcount[5]~27\, cga_sync_level|hcount[5]~27, schematic, 1
instance = comp, \cga_sync_level|hcount[5]\, cga_sync_level|hcount[5], schematic, 1
instance = comp, \cga_sync_level|hcount[6]~29\, cga_sync_level|hcount[6]~29, schematic, 1
instance = comp, \cga_sync_level|hcount[6]\, cga_sync_level|hcount[6], schematic, 1
instance = comp, \cga_sync_level|hcount[7]~31\, cga_sync_level|hcount[7]~31, schematic, 1
instance = comp, \cga_sync_level|hcount[7]\, cga_sync_level|hcount[7], schematic, 1
instance = comp, \cga_sync_level|Equal0~1\, cga_sync_level|Equal0~1, schematic, 1
instance = comp, \cga_sync_level|hcount[8]~33\, cga_sync_level|hcount[8]~33, schematic, 1
instance = comp, \cga_sync_level|hcount[8]\, cga_sync_level|hcount[8], schematic, 1
instance = comp, \cga_sync_level|hcount[9]~35\, cga_sync_level|hcount[9]~35, schematic, 1
instance = comp, \cga_sync_level|hcount[9]\, cga_sync_level|hcount[9], schematic, 1
instance = comp, \cga_sync_level|hcount[10]~37\, cga_sync_level|hcount[10]~37, schematic, 1
instance = comp, \cga_sync_level|hcount[10]\, cga_sync_level|hcount[10], schematic, 1
instance = comp, \cga_sync_level|hcount[11]~39\, cga_sync_level|hcount[11]~39, schematic, 1
instance = comp, \cga_sync_level|hcount[11]\, cga_sync_level|hcount[11], schematic, 1
instance = comp, \cga_sync_level|Equal0~2\, cga_sync_level|Equal0~2, schematic, 1
instance = comp, \cga_sync_level|hcount[12]~41\, cga_sync_level|hcount[12]~41, schematic, 1
instance = comp, \cga_sync_level|hcount[12]\, cga_sync_level|hcount[12], schematic, 1
instance = comp, \cga_sync_level|hcount[13]~43\, cga_sync_level|hcount[13]~43, schematic, 1
instance = comp, \cga_sync_level|hcount[13]\, cga_sync_level|hcount[13], schematic, 1
instance = comp, \cga_sync_level|hcount[14]~45\, cga_sync_level|hcount[14]~45, schematic, 1
instance = comp, \cga_sync_level|hcount[14]\, cga_sync_level|hcount[14], schematic, 1
instance = comp, \cga_sync_level|hcount[15]~47\, cga_sync_level|hcount[15]~47, schematic, 1
instance = comp, \cga_sync_level|hcount[15]\, cga_sync_level|hcount[15], schematic, 1
instance = comp, \cga_sync_level|Equal0~3\, cga_sync_level|Equal0~3, schematic, 1
instance = comp, \cga_sync_level|Equal0~4\, cga_sync_level|Equal0~4, schematic, 1
instance = comp, \SW3~input\, SW3~input, schematic, 1
instance = comp, \V~input\, V~input, schematic, 1
instance = comp, \cga_sync_level|peak~32\, cga_sync_level|peak~32, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[12]\, cga_sync_level|\process_3:peak[12], schematic, 1
instance = comp, \cga_sync_level|peak~44\, cga_sync_level|peak~44, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[0]\, cga_sync_level|\process_3:peak[0], schematic, 1
instance = comp, \cga_sync_level|Add3~0\, cga_sync_level|Add3~0, schematic, 1
instance = comp, \cga_sync_level|Add3~2\, cga_sync_level|Add3~2, schematic, 1
instance = comp, \cga_sync_level|peak~43\, cga_sync_level|peak~43, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[1]\, cga_sync_level|\process_3:peak[1], schematic, 1
instance = comp, \cga_sync_level|Add3~4\, cga_sync_level|Add3~4, schematic, 1
instance = comp, \cga_sync_level|peak~42\, cga_sync_level|peak~42, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[2]\, cga_sync_level|\process_3:peak[2], schematic, 1
instance = comp, \cga_sync_level|Add3~6\, cga_sync_level|Add3~6, schematic, 1
instance = comp, \cga_sync_level|peak~41\, cga_sync_level|peak~41, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[3]\, cga_sync_level|\process_3:peak[3], schematic, 1
instance = comp, \cga_sync_level|Add3~8\, cga_sync_level|Add3~8, schematic, 1
instance = comp, \cga_sync_level|peak~40\, cga_sync_level|peak~40, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[4]\, cga_sync_level|\process_3:peak[4], schematic, 1
instance = comp, \cga_sync_level|Add3~10\, cga_sync_level|Add3~10, schematic, 1
instance = comp, \cga_sync_level|peak~39\, cga_sync_level|peak~39, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[5]\, cga_sync_level|\process_3:peak[5], schematic, 1
instance = comp, \cga_sync_level|Add3~12\, cga_sync_level|Add3~12, schematic, 1
instance = comp, \cga_sync_level|peak~38\, cga_sync_level|peak~38, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[6]\, cga_sync_level|\process_3:peak[6], schematic, 1
instance = comp, \cga_sync_level|Add3~14\, cga_sync_level|Add3~14, schematic, 1
instance = comp, \cga_sync_level|peak~37\, cga_sync_level|peak~37, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[7]\, cga_sync_level|\process_3:peak[7], schematic, 1
instance = comp, \cga_sync_level|Add3~16\, cga_sync_level|Add3~16, schematic, 1
instance = comp, \cga_sync_level|peak~36\, cga_sync_level|peak~36, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[8]\, cga_sync_level|\process_3:peak[8], schematic, 1
instance = comp, \cga_sync_level|Add3~18\, cga_sync_level|Add3~18, schematic, 1
instance = comp, \cga_sync_level|peak~35\, cga_sync_level|peak~35, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[9]\, cga_sync_level|\process_3:peak[9], schematic, 1
instance = comp, \cga_sync_level|Add3~20\, cga_sync_level|Add3~20, schematic, 1
instance = comp, \cga_sync_level|peak~34\, cga_sync_level|peak~34, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[10]\, cga_sync_level|\process_3:peak[10], schematic, 1
instance = comp, \cga_sync_level|Add3~22\, cga_sync_level|Add3~22, schematic, 1
instance = comp, \cga_sync_level|peak~33\, cga_sync_level|peak~33, schematic, 1
instance = comp, \cga_sync_level|process_3:peak[11]\, cga_sync_level|\process_3:peak[11], schematic, 1
instance = comp, \cga_sync_level|Add3~24\, cga_sync_level|Add3~24, schematic, 1
instance = comp, \cga_sync_level|Add3~26\, cga_sync_level|Add3~26, schematic, 1
instance = comp, \cga_sync_level|LessThan2~3\, cga_sync_level|LessThan2~3, schematic, 1
instance = comp, \cga_sync_level|LessThan2~0\, cga_sync_level|LessThan2~0, schematic, 1
instance = comp, \cga_sync_level|LessThan2~1\, cga_sync_level|LessThan2~1, schematic, 1
instance = comp, \cga_sync_level|LessThan2~2\, cga_sync_level|LessThan2~2, schematic, 1
instance = comp, \cga_sync_level|LessThan2~4\, cga_sync_level|LessThan2~4, schematic, 1
instance = comp, \cga_sync_level|process_3:sync~0\, cga_sync_level|\process_3:sync~0, schematic, 1
instance = comp, \cga_sync_level|process_3:sync\, cga_sync_level|\process_3:sync, schematic, 1
instance = comp, \cga_sync_level|vchange~0\, cga_sync_level|vchange~0, schematic, 1
instance = comp, \cga_sync_level|vchange\, cga_sync_level|vchange, schematic, 1
instance = comp, \cga_sync_level|peak_lo~27\, cga_sync_level|peak_lo~27, schematic, 1
instance = comp, \cga_sync_level|peak_lo[0]\, cga_sync_level|peak_lo[0], schematic, 1
instance = comp, \cga_sync_level|Add4~0\, cga_sync_level|Add4~0, schematic, 1
instance = comp, \cga_sync_level|Add4~2\, cga_sync_level|Add4~2, schematic, 1
instance = comp, \cga_sync_level|peak_lo~26\, cga_sync_level|peak_lo~26, schematic, 1
instance = comp, \cga_sync_level|peak_lo[1]\, cga_sync_level|peak_lo[1], schematic, 1
instance = comp, \cga_sync_level|Add4~4\, cga_sync_level|Add4~4, schematic, 1
instance = comp, \cga_sync_level|peak_lo~25\, cga_sync_level|peak_lo~25, schematic, 1
instance = comp, \cga_sync_level|peak_lo[2]\, cga_sync_level|peak_lo[2], schematic, 1
instance = comp, \cga_sync_level|Add4~6\, cga_sync_level|Add4~6, schematic, 1
instance = comp, \cga_sync_level|peak_lo~24\, cga_sync_level|peak_lo~24, schematic, 1
instance = comp, \cga_sync_level|peak_lo[3]\, cga_sync_level|peak_lo[3], schematic, 1
instance = comp, \cga_sync_level|Add4~8\, cga_sync_level|Add4~8, schematic, 1
instance = comp, \cga_sync_level|peak_lo~23\, cga_sync_level|peak_lo~23, schematic, 1
instance = comp, \cga_sync_level|peak_lo[4]\, cga_sync_level|peak_lo[4], schematic, 1
instance = comp, \cga_sync_level|Add4~10\, cga_sync_level|Add4~10, schematic, 1
instance = comp, \cga_sync_level|peak_lo~22\, cga_sync_level|peak_lo~22, schematic, 1
instance = comp, \cga_sync_level|peak_lo[5]\, cga_sync_level|peak_lo[5], schematic, 1
instance = comp, \cga_sync_level|Add4~12\, cga_sync_level|Add4~12, schematic, 1
instance = comp, \cga_sync_level|peak_lo~21\, cga_sync_level|peak_lo~21, schematic, 1
instance = comp, \cga_sync_level|peak_lo[6]\, cga_sync_level|peak_lo[6], schematic, 1
instance = comp, \cga_sync_level|Add4~14\, cga_sync_level|Add4~14, schematic, 1
instance = comp, \cga_sync_level|peak_lo~20\, cga_sync_level|peak_lo~20, schematic, 1
instance = comp, \cga_sync_level|peak_lo[7]\, cga_sync_level|peak_lo[7], schematic, 1
instance = comp, \cga_sync_level|Add4~16\, cga_sync_level|Add4~16, schematic, 1
instance = comp, \cga_sync_level|peak_lo~19\, cga_sync_level|peak_lo~19, schematic, 1
instance = comp, \cga_sync_level|peak_lo[8]\, cga_sync_level|peak_lo[8], schematic, 1
instance = comp, \cga_sync_level|Add4~18\, cga_sync_level|Add4~18, schematic, 1
instance = comp, \cga_sync_level|peak_lo~18\, cga_sync_level|peak_lo~18, schematic, 1
instance = comp, \cga_sync_level|peak_lo[9]\, cga_sync_level|peak_lo[9], schematic, 1
instance = comp, \cga_sync_level|Add4~20\, cga_sync_level|Add4~20, schematic, 1
instance = comp, \cga_sync_level|peak_lo~17\, cga_sync_level|peak_lo~17, schematic, 1
instance = comp, \cga_sync_level|peak_lo[10]\, cga_sync_level|peak_lo[10], schematic, 1
instance = comp, \cga_sync_level|Add4~22\, cga_sync_level|Add4~22, schematic, 1
instance = comp, \cga_sync_level|peak_lo~16\, cga_sync_level|peak_lo~16, schematic, 1
instance = comp, \cga_sync_level|peak_lo[11]\, cga_sync_level|peak_lo[11], schematic, 1
instance = comp, \cga_sync_level|Add4~24\, cga_sync_level|Add4~24, schematic, 1
instance = comp, \cga_sync_level|peak_lo~15\, cga_sync_level|peak_lo~15, schematic, 1
instance = comp, \cga_sync_level|peak_lo[12]\, cga_sync_level|peak_lo[12], schematic, 1
instance = comp, \cga_sync_level|Add4~26\, cga_sync_level|Add4~26, schematic, 1
instance = comp, \cga_sync_level|peak_lo~14\, cga_sync_level|peak_lo~14, schematic, 1
instance = comp, \cga_sync_level|peak_lo[13]\, cga_sync_level|peak_lo[13], schematic, 1
instance = comp, \cga_sync_level|Add4~28\, cga_sync_level|Add4~28, schematic, 1
instance = comp, \cga_sync_level|peak_lo~13\, cga_sync_level|peak_lo~13, schematic, 1
instance = comp, \cga_sync_level|peak_lo[14]\, cga_sync_level|peak_lo[14], schematic, 1
instance = comp, \cga_sync_level|Add4~30\, cga_sync_level|Add4~30, schematic, 1
instance = comp, \cga_sync_level|peak_lo~12\, cga_sync_level|peak_lo~12, schematic, 1
instance = comp, \cga_sync_level|peak_lo[15]\, cga_sync_level|peak_lo[15], schematic, 1
instance = comp, \cga_sync_level|Add4~32\, cga_sync_level|Add4~32, schematic, 1
instance = comp, \cga_sync_level|peak_lo~11\, cga_sync_level|peak_lo~11, schematic, 1
instance = comp, \cga_sync_level|peak_lo[16]\, cga_sync_level|peak_lo[16], schematic, 1
instance = comp, \cga_sync_level|Add4~34\, cga_sync_level|Add4~34, schematic, 1
instance = comp, \cga_sync_level|peak_lo~10\, cga_sync_level|peak_lo~10, schematic, 1
instance = comp, \cga_sync_level|peak_lo[17]\, cga_sync_level|peak_lo[17], schematic, 1
instance = comp, \cga_sync_level|Add4~36\, cga_sync_level|Add4~36, schematic, 1
instance = comp, \cga_sync_level|peak_lo~9\, cga_sync_level|peak_lo~9, schematic, 1
instance = comp, \cga_sync_level|peak_lo[18]\, cga_sync_level|peak_lo[18], schematic, 1
instance = comp, \cga_sync_level|Add4~38\, cga_sync_level|Add4~38, schematic, 1
instance = comp, \cga_sync_level|peak_lo~8\, cga_sync_level|peak_lo~8, schematic, 1
instance = comp, \cga_sync_level|peak_lo[19]\, cga_sync_level|peak_lo[19], schematic, 1
instance = comp, \cga_sync_level|Add4~40\, cga_sync_level|Add4~40, schematic, 1
instance = comp, \cga_sync_level|peak_lo~7\, cga_sync_level|peak_lo~7, schematic, 1
instance = comp, \cga_sync_level|peak_lo[20]\, cga_sync_level|peak_lo[20], schematic, 1
instance = comp, \cga_sync_level|Add4~42\, cga_sync_level|Add4~42, schematic, 1
instance = comp, \cga_sync_level|peak_lo~6\, cga_sync_level|peak_lo~6, schematic, 1
instance = comp, \cga_sync_level|peak_lo[21]\, cga_sync_level|peak_lo[21], schematic, 1
instance = comp, \cga_sync_level|Add4~44\, cga_sync_level|Add4~44, schematic, 1
instance = comp, \cga_sync_level|peak_lo~5\, cga_sync_level|peak_lo~5, schematic, 1
instance = comp, \cga_sync_level|peak_lo[22]\, cga_sync_level|peak_lo[22], schematic, 1
instance = comp, \cga_sync_level|Add4~46\, cga_sync_level|Add4~46, schematic, 1
instance = comp, \cga_sync_level|peak_lo~4\, cga_sync_level|peak_lo~4, schematic, 1
instance = comp, \cga_sync_level|peak_lo[23]\, cga_sync_level|peak_lo[23], schematic, 1
instance = comp, \cga_sync_level|Add4~48\, cga_sync_level|Add4~48, schematic, 1
instance = comp, \cga_sync_level|peak_lo~3\, cga_sync_level|peak_lo~3, schematic, 1
instance = comp, \cga_sync_level|peak_lo[24]\, cga_sync_level|peak_lo[24], schematic, 1
instance = comp, \cga_sync_level|Add4~50\, cga_sync_level|Add4~50, schematic, 1
instance = comp, \cga_sync_level|peak_lo~2\, cga_sync_level|peak_lo~2, schematic, 1
instance = comp, \cga_sync_level|peak_lo[25]\, cga_sync_level|peak_lo[25], schematic, 1
instance = comp, \cga_sync_level|Add4~52\, cga_sync_level|Add4~52, schematic, 1
instance = comp, \cga_sync_level|peak_lo~1\, cga_sync_level|peak_lo~1, schematic, 1
instance = comp, \cga_sync_level|peak_lo[26]\, cga_sync_level|peak_lo[26], schematic, 1
instance = comp, \cga_sync_level|Add4~54\, cga_sync_level|Add4~54, schematic, 1
instance = comp, \cga_sync_level|peak_lo~0\, cga_sync_level|peak_lo~0, schematic, 1
instance = comp, \cga_sync_level|peak_lo[27]\, cga_sync_level|peak_lo[27], schematic, 1
instance = comp, \cga_sync_level|Add4~56\, cga_sync_level|Add4~56, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[2]~0\, cga_sync_level|vsync_lo[2]~0, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[27]\, cga_sync_level|vsync_lo[27], schematic, 1
instance = comp, \cga_sync_level|peak_hi~0\, cga_sync_level|peak_hi~0, schematic, 1
instance = comp, \cga_sync_level|peak_hi[27]\, cga_sync_level|peak_hi[27], schematic, 1
instance = comp, \cga_sync_level|peak_hi~27\, cga_sync_level|peak_hi~27, schematic, 1
instance = comp, \cga_sync_level|peak_hi[0]\, cga_sync_level|peak_hi[0], schematic, 1
instance = comp, \cga_sync_level|Add5~0\, cga_sync_level|Add5~0, schematic, 1
instance = comp, \cga_sync_level|Add5~2\, cga_sync_level|Add5~2, schematic, 1
instance = comp, \cga_sync_level|peak_hi~26\, cga_sync_level|peak_hi~26, schematic, 1
instance = comp, \cga_sync_level|peak_hi[1]\, cga_sync_level|peak_hi[1], schematic, 1
instance = comp, \cga_sync_level|Add5~4\, cga_sync_level|Add5~4, schematic, 1
instance = comp, \cga_sync_level|peak_hi~25\, cga_sync_level|peak_hi~25, schematic, 1
instance = comp, \cga_sync_level|peak_hi[2]\, cga_sync_level|peak_hi[2], schematic, 1
instance = comp, \cga_sync_level|Add5~6\, cga_sync_level|Add5~6, schematic, 1
instance = comp, \cga_sync_level|peak_hi~24\, cga_sync_level|peak_hi~24, schematic, 1
instance = comp, \cga_sync_level|peak_hi[3]\, cga_sync_level|peak_hi[3], schematic, 1
instance = comp, \cga_sync_level|Add5~8\, cga_sync_level|Add5~8, schematic, 1
instance = comp, \cga_sync_level|peak_hi~23\, cga_sync_level|peak_hi~23, schematic, 1
instance = comp, \cga_sync_level|peak_hi[4]\, cga_sync_level|peak_hi[4], schematic, 1
instance = comp, \cga_sync_level|Add5~10\, cga_sync_level|Add5~10, schematic, 1
instance = comp, \cga_sync_level|peak_hi~22\, cga_sync_level|peak_hi~22, schematic, 1
instance = comp, \cga_sync_level|peak_hi[5]\, cga_sync_level|peak_hi[5], schematic, 1
instance = comp, \cga_sync_level|Add5~12\, cga_sync_level|Add5~12, schematic, 1
instance = comp, \cga_sync_level|peak_hi~21\, cga_sync_level|peak_hi~21, schematic, 1
instance = comp, \cga_sync_level|peak_hi[6]\, cga_sync_level|peak_hi[6], schematic, 1
instance = comp, \cga_sync_level|Add5~14\, cga_sync_level|Add5~14, schematic, 1
instance = comp, \cga_sync_level|peak_hi~20\, cga_sync_level|peak_hi~20, schematic, 1
instance = comp, \cga_sync_level|peak_hi[7]\, cga_sync_level|peak_hi[7], schematic, 1
instance = comp, \cga_sync_level|Add5~16\, cga_sync_level|Add5~16, schematic, 1
instance = comp, \cga_sync_level|peak_hi~19\, cga_sync_level|peak_hi~19, schematic, 1
instance = comp, \cga_sync_level|peak_hi[8]\, cga_sync_level|peak_hi[8], schematic, 1
instance = comp, \cga_sync_level|Add5~18\, cga_sync_level|Add5~18, schematic, 1
instance = comp, \cga_sync_level|peak_hi~18\, cga_sync_level|peak_hi~18, schematic, 1
instance = comp, \cga_sync_level|peak_hi[9]\, cga_sync_level|peak_hi[9], schematic, 1
instance = comp, \cga_sync_level|Add5~20\, cga_sync_level|Add5~20, schematic, 1
instance = comp, \cga_sync_level|peak_hi~17\, cga_sync_level|peak_hi~17, schematic, 1
instance = comp, \cga_sync_level|peak_hi[10]\, cga_sync_level|peak_hi[10], schematic, 1
instance = comp, \cga_sync_level|Add5~22\, cga_sync_level|Add5~22, schematic, 1
instance = comp, \cga_sync_level|peak_hi~16\, cga_sync_level|peak_hi~16, schematic, 1
instance = comp, \cga_sync_level|peak_hi[11]\, cga_sync_level|peak_hi[11], schematic, 1
instance = comp, \cga_sync_level|Add5~24\, cga_sync_level|Add5~24, schematic, 1
instance = comp, \cga_sync_level|peak_hi~15\, cga_sync_level|peak_hi~15, schematic, 1
instance = comp, \cga_sync_level|peak_hi[12]\, cga_sync_level|peak_hi[12], schematic, 1
instance = comp, \cga_sync_level|Add5~26\, cga_sync_level|Add5~26, schematic, 1
instance = comp, \cga_sync_level|peak_hi~14\, cga_sync_level|peak_hi~14, schematic, 1
instance = comp, \cga_sync_level|peak_hi[13]\, cga_sync_level|peak_hi[13], schematic, 1
instance = comp, \cga_sync_level|Add5~28\, cga_sync_level|Add5~28, schematic, 1
instance = comp, \cga_sync_level|peak_hi~13\, cga_sync_level|peak_hi~13, schematic, 1
instance = comp, \cga_sync_level|peak_hi[14]\, cga_sync_level|peak_hi[14], schematic, 1
instance = comp, \cga_sync_level|Add5~30\, cga_sync_level|Add5~30, schematic, 1
instance = comp, \cga_sync_level|peak_hi~12\, cga_sync_level|peak_hi~12, schematic, 1
instance = comp, \cga_sync_level|peak_hi[15]\, cga_sync_level|peak_hi[15], schematic, 1
instance = comp, \cga_sync_level|Add5~32\, cga_sync_level|Add5~32, schematic, 1
instance = comp, \cga_sync_level|peak_hi~11\, cga_sync_level|peak_hi~11, schematic, 1
instance = comp, \cga_sync_level|peak_hi[16]\, cga_sync_level|peak_hi[16], schematic, 1
instance = comp, \cga_sync_level|Add5~34\, cga_sync_level|Add5~34, schematic, 1
instance = comp, \cga_sync_level|peak_hi~10\, cga_sync_level|peak_hi~10, schematic, 1
instance = comp, \cga_sync_level|peak_hi[17]\, cga_sync_level|peak_hi[17], schematic, 1
instance = comp, \cga_sync_level|Add5~36\, cga_sync_level|Add5~36, schematic, 1
instance = comp, \cga_sync_level|peak_hi~9\, cga_sync_level|peak_hi~9, schematic, 1
instance = comp, \cga_sync_level|peak_hi[18]\, cga_sync_level|peak_hi[18], schematic, 1
instance = comp, \cga_sync_level|Add5~38\, cga_sync_level|Add5~38, schematic, 1
instance = comp, \cga_sync_level|peak_hi~8\, cga_sync_level|peak_hi~8, schematic, 1
instance = comp, \cga_sync_level|peak_hi[19]\, cga_sync_level|peak_hi[19], schematic, 1
instance = comp, \cga_sync_level|Add5~40\, cga_sync_level|Add5~40, schematic, 1
instance = comp, \cga_sync_level|peak_hi~7\, cga_sync_level|peak_hi~7, schematic, 1
instance = comp, \cga_sync_level|peak_hi[20]\, cga_sync_level|peak_hi[20], schematic, 1
instance = comp, \cga_sync_level|Add5~42\, cga_sync_level|Add5~42, schematic, 1
instance = comp, \cga_sync_level|peak_hi~6\, cga_sync_level|peak_hi~6, schematic, 1
instance = comp, \cga_sync_level|peak_hi[21]\, cga_sync_level|peak_hi[21], schematic, 1
instance = comp, \cga_sync_level|Add5~44\, cga_sync_level|Add5~44, schematic, 1
instance = comp, \cga_sync_level|peak_hi~5\, cga_sync_level|peak_hi~5, schematic, 1
instance = comp, \cga_sync_level|peak_hi[22]\, cga_sync_level|peak_hi[22], schematic, 1
instance = comp, \cga_sync_level|Add5~46\, cga_sync_level|Add5~46, schematic, 1
instance = comp, \cga_sync_level|peak_hi~4\, cga_sync_level|peak_hi~4, schematic, 1
instance = comp, \cga_sync_level|peak_hi[23]\, cga_sync_level|peak_hi[23], schematic, 1
instance = comp, \cga_sync_level|Add5~48\, cga_sync_level|Add5~48, schematic, 1
instance = comp, \cga_sync_level|peak_hi~3\, cga_sync_level|peak_hi~3, schematic, 1
instance = comp, \cga_sync_level|peak_hi[24]\, cga_sync_level|peak_hi[24], schematic, 1
instance = comp, \cga_sync_level|Add5~50\, cga_sync_level|Add5~50, schematic, 1
instance = comp, \cga_sync_level|peak_hi~2\, cga_sync_level|peak_hi~2, schematic, 1
instance = comp, \cga_sync_level|peak_hi[25]\, cga_sync_level|peak_hi[25], schematic, 1
instance = comp, \cga_sync_level|Add5~52\, cga_sync_level|Add5~52, schematic, 1
instance = comp, \cga_sync_level|peak_hi~1\, cga_sync_level|peak_hi~1, schematic, 1
instance = comp, \cga_sync_level|peak_hi[26]\, cga_sync_level|peak_hi[26], schematic, 1
instance = comp, \cga_sync_level|Add5~54\, cga_sync_level|Add5~54, schematic, 1
instance = comp, \cga_sync_level|Add5~56\, cga_sync_level|Add5~56, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[7]~0\, cga_sync_level|vsync_hi[7]~0, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[27]\, cga_sync_level|vsync_hi[27], schematic, 1
instance = comp, \cga_sync_level|Add4~57\, cga_sync_level|Add4~57, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[26]\, cga_sync_level|vsync_lo[26], schematic, 1
instance = comp, \cga_sync_level|Add5~57\, cga_sync_level|Add5~57, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[26]\, cga_sync_level|vsync_hi[26], schematic, 1
instance = comp, \cga_sync_level|Add4~58\, cga_sync_level|Add4~58, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[25]\, cga_sync_level|vsync_lo[25], schematic, 1
instance = comp, \cga_sync_level|Add5~58\, cga_sync_level|Add5~58, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[25]\, cga_sync_level|vsync_hi[25], schematic, 1
instance = comp, \cga_sync_level|Add4~59\, cga_sync_level|Add4~59, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[24]\, cga_sync_level|vsync_lo[24], schematic, 1
instance = comp, \cga_sync_level|Add5~59\, cga_sync_level|Add5~59, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[24]\, cga_sync_level|vsync_hi[24], schematic, 1
instance = comp, \cga_sync_level|Add4~60\, cga_sync_level|Add4~60, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[23]\, cga_sync_level|vsync_lo[23], schematic, 1
instance = comp, \cga_sync_level|Add5~60\, cga_sync_level|Add5~60, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[23]\, cga_sync_level|vsync_hi[23], schematic, 1
instance = comp, \cga_sync_level|Add4~61\, cga_sync_level|Add4~61, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[22]\, cga_sync_level|vsync_lo[22], schematic, 1
instance = comp, \cga_sync_level|Add5~61\, cga_sync_level|Add5~61, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[22]\, cga_sync_level|vsync_hi[22], schematic, 1
instance = comp, \cga_sync_level|Add5~62\, cga_sync_level|Add5~62, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[21]\, cga_sync_level|vsync_hi[21], schematic, 1
instance = comp, \cga_sync_level|Add4~62\, cga_sync_level|Add4~62, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[21]\, cga_sync_level|vsync_lo[21], schematic, 1
instance = comp, \cga_sync_level|Add5~63\, cga_sync_level|Add5~63, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[20]\, cga_sync_level|vsync_hi[20], schematic, 1
instance = comp, \cga_sync_level|Add4~63\, cga_sync_level|Add4~63, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[20]\, cga_sync_level|vsync_lo[20], schematic, 1
instance = comp, \cga_sync_level|Add4~64\, cga_sync_level|Add4~64, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[19]\, cga_sync_level|vsync_lo[19], schematic, 1
instance = comp, \cga_sync_level|Add5~64\, cga_sync_level|Add5~64, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[19]\, cga_sync_level|vsync_hi[19], schematic, 1
instance = comp, \cga_sync_level|Add4~65\, cga_sync_level|Add4~65, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[18]\, cga_sync_level|vsync_lo[18], schematic, 1
instance = comp, \cga_sync_level|Add5~65\, cga_sync_level|Add5~65, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[18]\, cga_sync_level|vsync_hi[18], schematic, 1
instance = comp, \cga_sync_level|Add5~66\, cga_sync_level|Add5~66, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[17]\, cga_sync_level|vsync_hi[17], schematic, 1
instance = comp, \cga_sync_level|Add4~66\, cga_sync_level|Add4~66, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[17]\, cga_sync_level|vsync_lo[17], schematic, 1
instance = comp, \cga_sync_level|Add5~67\, cga_sync_level|Add5~67, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[16]\, cga_sync_level|vsync_hi[16], schematic, 1
instance = comp, \cga_sync_level|Add4~67\, cga_sync_level|Add4~67, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[16]\, cga_sync_level|vsync_lo[16], schematic, 1
instance = comp, \cga_sync_level|Add4~68\, cga_sync_level|Add4~68, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[15]\, cga_sync_level|vsync_lo[15], schematic, 1
instance = comp, \cga_sync_level|Add5~68\, cga_sync_level|Add5~68, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[15]\, cga_sync_level|vsync_hi[15], schematic, 1
instance = comp, \cga_sync_level|Add5~69\, cga_sync_level|Add5~69, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[14]\, cga_sync_level|vsync_hi[14], schematic, 1
instance = comp, \cga_sync_level|Add4~69\, cga_sync_level|Add4~69, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[14]\, cga_sync_level|vsync_lo[14], schematic, 1
instance = comp, \cga_sync_level|Add5~70\, cga_sync_level|Add5~70, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[13]\, cga_sync_level|vsync_hi[13], schematic, 1
instance = comp, \cga_sync_level|Add4~70\, cga_sync_level|Add4~70, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[13]\, cga_sync_level|vsync_lo[13], schematic, 1
instance = comp, \cga_sync_level|Add5~71\, cga_sync_level|Add5~71, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[12]\, cga_sync_level|vsync_hi[12], schematic, 1
instance = comp, \cga_sync_level|Add4~71\, cga_sync_level|Add4~71, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[12]\, cga_sync_level|vsync_lo[12], schematic, 1
instance = comp, \cga_sync_level|Add4~72\, cga_sync_level|Add4~72, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[11]\, cga_sync_level|vsync_lo[11], schematic, 1
instance = comp, \cga_sync_level|Add5~72\, cga_sync_level|Add5~72, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[11]\, cga_sync_level|vsync_hi[11], schematic, 1
instance = comp, \cga_sync_level|Add4~73\, cga_sync_level|Add4~73, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[10]\, cga_sync_level|vsync_lo[10], schematic, 1
instance = comp, \cga_sync_level|Add5~73\, cga_sync_level|Add5~73, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[10]\, cga_sync_level|vsync_hi[10], schematic, 1
instance = comp, \cga_sync_level|Add5~74\, cga_sync_level|Add5~74, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[9]\, cga_sync_level|vsync_hi[9], schematic, 1
instance = comp, \cga_sync_level|Add4~74\, cga_sync_level|Add4~74, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[9]\, cga_sync_level|vsync_lo[9], schematic, 1
instance = comp, \cga_sync_level|Add5~75\, cga_sync_level|Add5~75, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[8]\, cga_sync_level|vsync_hi[8], schematic, 1
instance = comp, \cga_sync_level|Add4~75\, cga_sync_level|Add4~75, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[8]\, cga_sync_level|vsync_lo[8], schematic, 1
instance = comp, \cga_sync_level|Add5~76\, cga_sync_level|Add5~76, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[7]\, cga_sync_level|vsync_hi[7], schematic, 1
instance = comp, \cga_sync_level|Add4~76\, cga_sync_level|Add4~76, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[7]\, cga_sync_level|vsync_lo[7], schematic, 1
instance = comp, \cga_sync_level|Add5~77\, cga_sync_level|Add5~77, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[6]\, cga_sync_level|vsync_hi[6], schematic, 1
instance = comp, \cga_sync_level|Add4~77\, cga_sync_level|Add4~77, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[6]\, cga_sync_level|vsync_lo[6], schematic, 1
instance = comp, \cga_sync_level|Add4~78\, cga_sync_level|Add4~78, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[5]\, cga_sync_level|vsync_lo[5], schematic, 1
instance = comp, \cga_sync_level|Add5~78\, cga_sync_level|Add5~78, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[5]\, cga_sync_level|vsync_hi[5], schematic, 1
instance = comp, \cga_sync_level|Add4~79\, cga_sync_level|Add4~79, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[4]\, cga_sync_level|vsync_lo[4], schematic, 1
instance = comp, \cga_sync_level|Add5~79\, cga_sync_level|Add5~79, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[4]\, cga_sync_level|vsync_hi[4], schematic, 1
instance = comp, \cga_sync_level|Add5~80\, cga_sync_level|Add5~80, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[3]\, cga_sync_level|vsync_hi[3], schematic, 1
instance = comp, \cga_sync_level|Add4~80\, cga_sync_level|Add4~80, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[3]\, cga_sync_level|vsync_lo[3], schematic, 1
instance = comp, \cga_sync_level|Add4~81\, cga_sync_level|Add4~81, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[2]\, cga_sync_level|vsync_lo[2], schematic, 1
instance = comp, \cga_sync_level|Add5~81\, cga_sync_level|Add5~81, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[2]\, cga_sync_level|vsync_hi[2], schematic, 1
instance = comp, \cga_sync_level|Add4~82\, cga_sync_level|Add4~82, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[1]\, cga_sync_level|vsync_lo[1], schematic, 1
instance = comp, \cga_sync_level|Add5~82\, cga_sync_level|Add5~82, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[1]\, cga_sync_level|vsync_hi[1], schematic, 1
instance = comp, \cga_sync_level|Add5~83\, cga_sync_level|Add5~83, schematic, 1
instance = comp, \cga_sync_level|vsync_hi[0]\, cga_sync_level|vsync_hi[0], schematic, 1
instance = comp, \cga_sync_level|Add4~83\, cga_sync_level|Add4~83, schematic, 1
instance = comp, \cga_sync_level|vsync_lo[0]\, cga_sync_level|vsync_lo[0], schematic, 1
instance = comp, \cga_sync_level|LessThan6~1\, cga_sync_level|LessThan6~1, schematic, 1
instance = comp, \cga_sync_level|LessThan6~3\, cga_sync_level|LessThan6~3, schematic, 1
instance = comp, \cga_sync_level|LessThan6~5\, cga_sync_level|LessThan6~5, schematic, 1
instance = comp, \cga_sync_level|LessThan6~7\, cga_sync_level|LessThan6~7, schematic, 1
instance = comp, \cga_sync_level|LessThan6~9\, cga_sync_level|LessThan6~9, schematic, 1
instance = comp, \cga_sync_level|LessThan6~11\, cga_sync_level|LessThan6~11, schematic, 1
instance = comp, \cga_sync_level|LessThan6~13\, cga_sync_level|LessThan6~13, schematic, 1
instance = comp, \cga_sync_level|LessThan6~15\, cga_sync_level|LessThan6~15, schematic, 1
instance = comp, \cga_sync_level|LessThan6~17\, cga_sync_level|LessThan6~17, schematic, 1
instance = comp, \cga_sync_level|LessThan6~19\, cga_sync_level|LessThan6~19, schematic, 1
instance = comp, \cga_sync_level|LessThan6~21\, cga_sync_level|LessThan6~21, schematic, 1
instance = comp, \cga_sync_level|LessThan6~23\, cga_sync_level|LessThan6~23, schematic, 1
instance = comp, \cga_sync_level|LessThan6~25\, cga_sync_level|LessThan6~25, schematic, 1
instance = comp, \cga_sync_level|LessThan6~27\, cga_sync_level|LessThan6~27, schematic, 1
instance = comp, \cga_sync_level|LessThan6~29\, cga_sync_level|LessThan6~29, schematic, 1
instance = comp, \cga_sync_level|LessThan6~31\, cga_sync_level|LessThan6~31, schematic, 1
instance = comp, \cga_sync_level|LessThan6~33\, cga_sync_level|LessThan6~33, schematic, 1
instance = comp, \cga_sync_level|LessThan6~35\, cga_sync_level|LessThan6~35, schematic, 1
instance = comp, \cga_sync_level|LessThan6~37\, cga_sync_level|LessThan6~37, schematic, 1
instance = comp, \cga_sync_level|LessThan6~39\, cga_sync_level|LessThan6~39, schematic, 1
instance = comp, \cga_sync_level|LessThan6~41\, cga_sync_level|LessThan6~41, schematic, 1
instance = comp, \cga_sync_level|LessThan6~43\, cga_sync_level|LessThan6~43, schematic, 1
instance = comp, \cga_sync_level|LessThan6~45\, cga_sync_level|LessThan6~45, schematic, 1
instance = comp, \cga_sync_level|LessThan6~47\, cga_sync_level|LessThan6~47, schematic, 1
instance = comp, \cga_sync_level|LessThan6~49\, cga_sync_level|LessThan6~49, schematic, 1
instance = comp, \cga_sync_level|LessThan6~51\, cga_sync_level|LessThan6~51, schematic, 1
instance = comp, \cga_sync_level|LessThan6~53\, cga_sync_level|LessThan6~53, schematic, 1
instance = comp, \cga_sync_level|LessThan6~54\, cga_sync_level|LessThan6~54, schematic, 1
instance = comp, \cga_sync_level|video_enable~0\, cga_sync_level|video_enable~0, schematic, 1
instance = comp, \cga_sync_level|video_cnt[0]~28\, cga_sync_level|video_cnt[0]~28, schematic, 1
instance = comp, \~GND\, ~GND, schematic, 1
instance = comp, \cga_sync_level|video_cnt[0]\, cga_sync_level|video_cnt[0], schematic, 1
instance = comp, \cga_sync_level|video_cnt[1]~30\, cga_sync_level|video_cnt[1]~30, schematic, 1
instance = comp, \cga_sync_level|video_cnt[1]\, cga_sync_level|video_cnt[1], schematic, 1
instance = comp, \cga_sync_level|video_cnt[2]~32\, cga_sync_level|video_cnt[2]~32, schematic, 1
instance = comp, \cga_sync_level|video_cnt[2]\, cga_sync_level|video_cnt[2], schematic, 1
instance = comp, \cga_sync_level|video_cnt[3]~34\, cga_sync_level|video_cnt[3]~34, schematic, 1
instance = comp, \cga_sync_level|video_cnt[3]\, cga_sync_level|video_cnt[3], schematic, 1
instance = comp, \cga_sync_level|video_cnt[4]~36\, cga_sync_level|video_cnt[4]~36, schematic, 1
instance = comp, \cga_sync_level|video_cnt[4]\, cga_sync_level|video_cnt[4], schematic, 1
instance = comp, \cga_sync_level|video_cnt[5]~38\, cga_sync_level|video_cnt[5]~38, schematic, 1
instance = comp, \cga_sync_level|video_cnt[5]\, cga_sync_level|video_cnt[5], schematic, 1
instance = comp, \cga_sync_level|video_cnt[6]~40\, cga_sync_level|video_cnt[6]~40, schematic, 1
instance = comp, \cga_sync_level|video_cnt[6]\, cga_sync_level|video_cnt[6], schematic, 1
instance = comp, \cga_sync_level|video_cnt[7]~42\, cga_sync_level|video_cnt[7]~42, schematic, 1
instance = comp, \cga_sync_level|video_cnt[7]\, cga_sync_level|video_cnt[7], schematic, 1
instance = comp, \cga_sync_level|video_cnt[8]~44\, cga_sync_level|video_cnt[8]~44, schematic, 1
instance = comp, \cga_sync_level|video_cnt[8]\, cga_sync_level|video_cnt[8], schematic, 1
instance = comp, \cga_sync_level|video_cnt[9]~46\, cga_sync_level|video_cnt[9]~46, schematic, 1
instance = comp, \cga_sync_level|video_cnt[9]\, cga_sync_level|video_cnt[9], schematic, 1
instance = comp, \cga_sync_level|video_cnt[10]~48\, cga_sync_level|video_cnt[10]~48, schematic, 1
instance = comp, \cga_sync_level|video_cnt[10]\, cga_sync_level|video_cnt[10], schematic, 1
instance = comp, \cga_sync_level|video_cnt[11]~50\, cga_sync_level|video_cnt[11]~50, schematic, 1
instance = comp, \cga_sync_level|video_cnt[11]\, cga_sync_level|video_cnt[11], schematic, 1
instance = comp, \cga_sync_level|video_cnt[12]~52\, cga_sync_level|video_cnt[12]~52, schematic, 1
instance = comp, \cga_sync_level|video_cnt[12]\, cga_sync_level|video_cnt[12], schematic, 1
instance = comp, \cga_sync_level|video_cnt[13]~54\, cga_sync_level|video_cnt[13]~54, schematic, 1
instance = comp, \cga_sync_level|video_cnt[13]\, cga_sync_level|video_cnt[13], schematic, 1
instance = comp, \cga_sync_level|video_cnt[14]~56\, cga_sync_level|video_cnt[14]~56, schematic, 1
instance = comp, \cga_sync_level|video_cnt[14]\, cga_sync_level|video_cnt[14], schematic, 1
instance = comp, \cga_sync_level|video_cnt[15]~58\, cga_sync_level|video_cnt[15]~58, schematic, 1
instance = comp, \cga_sync_level|video_cnt[15]\, cga_sync_level|video_cnt[15], schematic, 1
instance = comp, \cga_sync_level|video_cnt[16]~60\, cga_sync_level|video_cnt[16]~60, schematic, 1
instance = comp, \cga_sync_level|video_cnt[16]\, cga_sync_level|video_cnt[16], schematic, 1
instance = comp, \cga_sync_level|video_cnt[17]~62\, cga_sync_level|video_cnt[17]~62, schematic, 1
instance = comp, \cga_sync_level|video_cnt[17]\, cga_sync_level|video_cnt[17], schematic, 1
instance = comp, \cga_sync_level|video_cnt[18]~64\, cga_sync_level|video_cnt[18]~64, schematic, 1
instance = comp, \cga_sync_level|video_cnt[18]\, cga_sync_level|video_cnt[18], schematic, 1
instance = comp, \cga_sync_level|video_cnt[19]~66\, cga_sync_level|video_cnt[19]~66, schematic, 1
instance = comp, \cga_sync_level|video_cnt[19]\, cga_sync_level|video_cnt[19], schematic, 1
instance = comp, \cga_sync_level|LessThan5~5\, cga_sync_level|LessThan5~5, schematic, 1
instance = comp, \cga_sync_level|video_cnt[20]~68\, cga_sync_level|video_cnt[20]~68, schematic, 1
instance = comp, \cga_sync_level|video_cnt[20]\, cga_sync_level|video_cnt[20], schematic, 1
instance = comp, \cga_sync_level|video_cnt[21]~70\, cga_sync_level|video_cnt[21]~70, schematic, 1
instance = comp, \cga_sync_level|video_cnt[21]\, cga_sync_level|video_cnt[21], schematic, 1
instance = comp, \cga_sync_level|video_cnt[22]~72\, cga_sync_level|video_cnt[22]~72, schematic, 1
instance = comp, \cga_sync_level|video_cnt[22]\, cga_sync_level|video_cnt[22], schematic, 1
instance = comp, \cga_sync_level|video_cnt[23]~74\, cga_sync_level|video_cnt[23]~74, schematic, 1
instance = comp, \cga_sync_level|video_cnt[23]\, cga_sync_level|video_cnt[23], schematic, 1
instance = comp, \cga_sync_level|LessThan5~6\, cga_sync_level|LessThan5~6, schematic, 1
instance = comp, \cga_sync_level|LessThan5~0\, cga_sync_level|LessThan5~0, schematic, 1
instance = comp, \cga_sync_level|LessThan5~1\, cga_sync_level|LessThan5~1, schematic, 1
instance = comp, \cga_sync_level|LessThan5~2\, cga_sync_level|LessThan5~2, schematic, 1
instance = comp, \cga_sync_level|LessThan5~3\, cga_sync_level|LessThan5~3, schematic, 1
instance = comp, \cga_sync_level|LessThan5~4\, cga_sync_level|LessThan5~4, schematic, 1
instance = comp, \cga_sync_level|video_cnt[24]~76\, cga_sync_level|video_cnt[24]~76, schematic, 1
instance = comp, \cga_sync_level|video_cnt[24]\, cga_sync_level|video_cnt[24], schematic, 1
instance = comp, \cga_sync_level|video_cnt[25]~78\, cga_sync_level|video_cnt[25]~78, schematic, 1
instance = comp, \cga_sync_level|video_cnt[25]\, cga_sync_level|video_cnt[25], schematic, 1
instance = comp, \cga_sync_level|video_cnt[26]~80\, cga_sync_level|video_cnt[26]~80, schematic, 1
instance = comp, \cga_sync_level|video_cnt[26]\, cga_sync_level|video_cnt[26], schematic, 1
instance = comp, \cga_sync_level|video_cnt[27]~82\, cga_sync_level|video_cnt[27]~82, schematic, 1
instance = comp, \cga_sync_level|video_cnt[27]\, cga_sync_level|video_cnt[27], schematic, 1
instance = comp, \cga_sync_level|LessThan5~7\, cga_sync_level|LessThan5~7, schematic, 1
instance = comp, \cga_sync_level|LessThan5~8\, cga_sync_level|LessThan5~8, schematic, 1
instance = comp, \cga_sync_level|video_trg~feeder\, cga_sync_level|video_trg~feeder, schematic, 1
instance = comp, \cga_sync_level|video_trg\, cga_sync_level|video_trg, schematic, 1
instance = comp, \cga_sync_level|video_enable\, cga_sync_level|video_enable, schematic, 1
instance = comp, \cga_sync_level|video_enable~clkctrl\, cga_sync_level|video_enable~clkctrl, schematic, 1
instance = comp, \cga_genlock|vcount[0]~14\, cga_genlock|vcount[0]~14, schematic, 1
instance = comp, \cga_sync_level|hblank~0\, cga_sync_level|hblank~0, schematic, 1
instance = comp, \cga_sync_level|hblank\, cga_sync_level|hblank, schematic, 1
instance = comp, \cga_sync_level|vblank~0\, cga_sync_level|vblank~0, schematic, 1
instance = comp, \cga_sync_level|vblank\, cga_sync_level|vblank, schematic, 1
instance = comp, \cga_genlock|vcount~26\, cga_genlock|vcount~26, schematic, 1
instance = comp, \cga_genlock|vcount[0]\, cga_genlock|vcount[0], schematic, 1
instance = comp, \cga_genlock|vcount[1]~16\, cga_genlock|vcount[1]~16, schematic, 1
instance = comp, \cga_genlock|vcount[1]\, cga_genlock|vcount[1], schematic, 1
instance = comp, \cga_genlock|vcount[2]~18\, cga_genlock|vcount[2]~18, schematic, 1
instance = comp, \cga_genlock|vcount[2]\, cga_genlock|vcount[2], schematic, 1
instance = comp, \cga_genlock|vcount[3]~20\, cga_genlock|vcount[3]~20, schematic, 1
instance = comp, \cga_genlock|vcount[3]\, cga_genlock|vcount[3], schematic, 1
instance = comp, \cga_genlock|vcount[4]~22\, cga_genlock|vcount[4]~22, schematic, 1
instance = comp, \cga_genlock|vcount[4]\, cga_genlock|vcount[4], schematic, 1
instance = comp, \cga_genlock|vcount[5]~24\, cga_genlock|vcount[5]~24, schematic, 1
instance = comp, \cga_genlock|vcount[5]\, cga_genlock|vcount[5], schematic, 1
instance = comp, \cga_genlock|vcount[6]~27\, cga_genlock|vcount[6]~27, schematic, 1
instance = comp, \cga_genlock|vcount[6]\, cga_genlock|vcount[6], schematic, 1
instance = comp, \cga_genlock|vcount[7]~29\, cga_genlock|vcount[7]~29, schematic, 1
instance = comp, \cga_genlock|vcount[7]\, cga_genlock|vcount[7], schematic, 1
instance = comp, \cga_genlock|process_12~6\, cga_genlock|process_12~6, schematic, 1
instance = comp, \cga_genlock|process_12~7\, cga_genlock|process_12~7, schematic, 1
instance = comp, \cga_genlock|vcount[8]~31\, cga_genlock|vcount[8]~31, schematic, 1
instance = comp, \cga_genlock|vcount[8]\, cga_genlock|vcount[8], schematic, 1
instance = comp, \cga_genlock|vcount[9]~33\, cga_genlock|vcount[9]~33, schematic, 1
instance = comp, \cga_genlock|vcount[9]\, cga_genlock|vcount[9], schematic, 1
instance = comp, \cga_genlock|vcount[10]~35\, cga_genlock|vcount[10]~35, schematic, 1
instance = comp, \cga_genlock|vcount[10]\, cga_genlock|vcount[10], schematic, 1
instance = comp, \cga_genlock|vcount[11]~37\, cga_genlock|vcount[11]~37, schematic, 1
instance = comp, \cga_genlock|vcount[11]\, cga_genlock|vcount[11], schematic, 1
instance = comp, \cga_genlock|vcount[12]~39\, cga_genlock|vcount[12]~39, schematic, 1
instance = comp, \cga_genlock|vcount[12]\, cga_genlock|vcount[12], schematic, 1
instance = comp, \cga_genlock|vcount[13]~41\, cga_genlock|vcount[13]~41, schematic, 1
instance = comp, \cga_genlock|vcount[13]\, cga_genlock|vcount[13], schematic, 1
instance = comp, \cga_genlock|process_12~2\, cga_genlock|process_12~2, schematic, 1
instance = comp, \cga_genlock|process_12~3\, cga_genlock|process_12~3, schematic, 1
instance = comp, \cga_genlock|process_12~4\, cga_genlock|process_12~4, schematic, 1
instance = comp, \cga_genlock|process_12~5\, cga_genlock|process_12~5, schematic, 1
instance = comp, \cga_genlock|process_12~9\, cga_genlock|process_12~9, schematic, 1
instance = comp, \cga_genlock|store_trg~0\, cga_genlock|store_trg~0, schematic, 1
instance = comp, \cga_genlock|store_trg\, cga_genlock|store_trg, schematic, 1
instance = comp, \cga_genlock|wr_req~0\, cga_genlock|wr_req~0, schematic, 1
instance = comp, \pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, pll2|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, schematic, 1
instance = comp, \cga_vga_video|Add1~0\, cga_vga_video|Add1~0, schematic, 1
instance = comp, \cga_vga_video|Add1~2\, cga_vga_video|Add1~2, schematic, 1
instance = comp, \cga_vga_video|Add1~4\, cga_vga_video|Add1~4, schematic, 1
instance = comp, \cga_vga_video|hcount[2]\, cga_vga_video|hcount[2], schematic, 1
instance = comp, \cga_vga_video|Add1~6\, cga_vga_video|Add1~6, schematic, 1
instance = comp, \cga_vga_video|hcount[3]\, cga_vga_video|hcount[3], schematic, 1
instance = comp, \cga_vga_video|Add1~8\, cga_vga_video|Add1~8, schematic, 1
instance = comp, \cga_vga_video|hcount[4]\, cga_vga_video|hcount[4], schematic, 1
instance = comp, \cga_vga_video|Equal0~2\, cga_vga_video|Equal0~2, schematic, 1
instance = comp, \cga_vga_video|Add1~10\, cga_vga_video|Add1~10, schematic, 1
instance = comp, \cga_vga_video|hcount~1\, cga_vga_video|hcount~1, schematic, 1
instance = comp, \cga_vga_video|hcount[5]\, cga_vga_video|hcount[5], schematic, 1
instance = comp, \cga_vga_video|Add1~12\, cga_vga_video|Add1~12, schematic, 1
instance = comp, \cga_vga_video|hcount[6]\, cga_vga_video|hcount[6], schematic, 1
instance = comp, \cga_vga_video|Add1~14\, cga_vga_video|Add1~14, schematic, 1
instance = comp, \cga_vga_video|hcount[7]\, cga_vga_video|hcount[7], schematic, 1
instance = comp, \cga_vga_video|Add1~16\, cga_vga_video|Add1~16, schematic, 1
instance = comp, \cga_vga_video|Add1~18\, cga_vga_video|Add1~18, schematic, 1
instance = comp, \cga_vga_video|hcount~4\, cga_vga_video|hcount~4, schematic, 1
instance = comp, \cga_vga_video|hcount[9]\, cga_vga_video|hcount[9], schematic, 1
instance = comp, \cga_vga_video|Add1~20\, cga_vga_video|Add1~20, schematic, 1
instance = comp, \cga_vga_video|hcount[10]\, cga_vga_video|hcount[10], schematic, 1
instance = comp, \cga_vga_video|Add1~22\, cga_vga_video|Add1~22, schematic, 1
instance = comp, \cga_vga_video|hcount[11]\, cga_vga_video|hcount[11], schematic, 1
instance = comp, \cga_vga_video|Add1~24\, cga_vga_video|Add1~24, schematic, 1
instance = comp, \cga_vga_video|hcount[12]\, cga_vga_video|hcount[12], schematic, 1
instance = comp, \cga_vga_video|Add1~26\, cga_vga_video|Add1~26, schematic, 1
instance = comp, \cga_vga_video|hcount[13]\, cga_vga_video|hcount[13], schematic, 1
instance = comp, \cga_vga_video|Add1~28\, cga_vga_video|Add1~28, schematic, 1
instance = comp, \cga_vga_video|hcount[14]\, cga_vga_video|hcount[14], schematic, 1
instance = comp, \cga_vga_video|Add1~30\, cga_vga_video|Add1~30, schematic, 1
instance = comp, \cga_vga_video|hcount[15]\, cga_vga_video|hcount[15], schematic, 1
instance = comp, \cga_vga_video|Equal0~0\, cga_vga_video|Equal0~0, schematic, 1
instance = comp, \cga_vga_video|Equal0~1\, cga_vga_video|Equal0~1, schematic, 1
instance = comp, \cga_vga_video|Equal0~3\, cga_vga_video|Equal0~3, schematic, 1
instance = comp, \cga_vga_video|Equal0~6\, cga_vga_video|Equal0~6, schematic, 1
instance = comp, \cga_vga_video|hcount~2\, cga_vga_video|hcount~2, schematic, 1
instance = comp, \cga_vga_video|hcount[0]\, cga_vga_video|hcount[0], schematic, 1
instance = comp, \cga_vga_video|hcount~3\, cga_vga_video|hcount~3, schematic, 1
instance = comp, \cga_vga_video|hcount[1]\, cga_vga_video|hcount[1], schematic, 1
instance = comp, \cga_vga_video|hcount~0\, cga_vga_video|hcount~0, schematic, 1
instance = comp, \cga_vga_video|hcount[8]\, cga_vga_video|hcount[8], schematic, 1
instance = comp, \cga_vga_video|process_5~0\, cga_vga_video|process_5~0, schematic, 1
instance = comp, \cga_vga_video|Equal3~1\, cga_vga_video|Equal3~1, schematic, 1
instance = comp, \cga_vga_video|Equal5~0\, cga_vga_video|Equal5~0, schematic, 1
instance = comp, \cga_vga_video|rd_req~0\, cga_vga_video|rd_req~0, schematic, 1
instance = comp, \cga_sram|Selector11~2\, cga_sram|Selector11~2, schematic, 1
instance = comp, \cga_sram|Selector11~1\, cga_sram|Selector11~1, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[0]\, cga_sram|SramRoutineSeq[0], schematic, 1
instance = comp, \cga_sram|Add0~0\, cga_sram|Add0~0, schematic, 1
instance = comp, \cga_sram|Add0~2\, cga_sram|Add0~2, schematic, 1
instance = comp, \cga_sram|Selector10~0\, cga_sram|Selector10~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[1]\, cga_sram|SramRoutineSeq[1], schematic, 1
instance = comp, \cga_sram|Add0~4\, cga_sram|Add0~4, schematic, 1
instance = comp, \cga_sram|Selector9~0\, cga_sram|Selector9~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[2]\, cga_sram|SramRoutineSeq[2], schematic, 1
instance = comp, \cga_sram|Add0~6\, cga_sram|Add0~6, schematic, 1
instance = comp, \cga_sram|Selector8~0\, cga_sram|Selector8~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[3]\, cga_sram|SramRoutineSeq[3], schematic, 1
instance = comp, \cga_sram|Add0~8\, cga_sram|Add0~8, schematic, 1
instance = comp, \cga_sram|Selector7~0\, cga_sram|Selector7~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[4]\, cga_sram|SramRoutineSeq[4], schematic, 1
instance = comp, \cga_sram|Add0~10\, cga_sram|Add0~10, schematic, 1
instance = comp, \cga_sram|Selector6~0\, cga_sram|Selector6~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[5]\, cga_sram|SramRoutineSeq[5], schematic, 1
instance = comp, \cga_sram|Add0~12\, cga_sram|Add0~12, schematic, 1
instance = comp, \cga_sram|Add0~14\, cga_sram|Add0~14, schematic, 1
instance = comp, \cga_sram|Add0~16\, cga_sram|Add0~16, schematic, 1
instance = comp, \cga_sram|Selector3~0\, cga_sram|Selector3~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[8]\, cga_sram|SramRoutineSeq[8], schematic, 1
instance = comp, \cga_sram|Add0~18\, cga_sram|Add0~18, schematic, 1
instance = comp, \cga_sram|Selector2~0\, cga_sram|Selector2~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[9]\, cga_sram|SramRoutineSeq[9], schematic, 1
instance = comp, \cga_sram|Add0~20\, cga_sram|Add0~20, schematic, 1
instance = comp, \cga_sram|Selector1~0\, cga_sram|Selector1~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[10]\, cga_sram|SramRoutineSeq[10], schematic, 1
instance = comp, \cga_sram|Add0~22\, cga_sram|Add0~22, schematic, 1
instance = comp, \cga_sram|Selector0~2\, cga_sram|Selector0~2, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[11]\, cga_sram|SramRoutineSeq[11], schematic, 1
instance = comp, \cga_sram|LessThan0~0\, cga_sram|LessThan0~0, schematic, 1
instance = comp, \cga_sram|Equal0~0\, cga_sram|Equal0~0, schematic, 1
instance = comp, \cga_sram|LessThan0~1\, cga_sram|LessThan0~1, schematic, 1
instance = comp, \cga_sram|rd_ack\, cga_sram|rd_ack, schematic, 1
instance = comp, \cga_vga_video|rd_req\, cga_vga_video|rd_req, schematic, 1
instance = comp, \cga_sram|Selector32~0\, cga_sram|Selector32~0, schematic, 1
instance = comp, \cga_sram|SramRoutine.SramRoutine_Store\, cga_sram|SramRoutine.SramRoutine_Store, schematic, 1
instance = comp, \cga_sram|Selector4~0\, cga_sram|Selector4~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[7]\, cga_sram|SramRoutineSeq[7], schematic, 1
instance = comp, \cga_sram|Equal0~1\, cga_sram|Equal0~1, schematic, 1
instance = comp, \cga_sram|Equal0~2\, cga_sram|Equal0~2, schematic, 1
instance = comp, \cga_sram|Equal0~3\, cga_sram|Equal0~3, schematic, 1
instance = comp, \cga_sram|store_col~0\, cga_sram|store_col~0, schematic, 1
instance = comp, \cga_sram|Selector5~0\, cga_sram|Selector5~0, schematic, 1
instance = comp, \cga_sram|SramRoutineSeq[6]\, cga_sram|SramRoutineSeq[6], schematic, 1
instance = comp, \cga_sram|LessThan1~0\, cga_sram|LessThan1~0, schematic, 1
instance = comp, \cga_sram|Equal0~4\, cga_sram|Equal0~4, schematic, 1
instance = comp, \cga_sram|LessThan1~1\, cga_sram|LessThan1~1, schematic, 1
instance = comp, \cga_sram|LessThan1~2\, cga_sram|LessThan1~2, schematic, 1
instance = comp, \cga_sram|wr_ack\, cga_sram|wr_ack, schematic, 1
instance = comp, \cga_genlock|wr_req\, cga_genlock|wr_req, schematic, 1
instance = comp, \cga_sram|SramAdr[17]~18\, cga_sram|SramAdr[17]~18, schematic, 1
instance = comp, \cga_sram|SramRoutine.SramRoutine_Idle~0\, cga_sram|SramRoutine.SramRoutine_Idle~0, schematic, 1
instance = comp, \cga_sram|SramRoutine.SramRoutine_Idle~feeder\, cga_sram|SramRoutine.SramRoutine_Idle~feeder, schematic, 1
instance = comp, \cga_sram|SramRoutine.SramRoutine_Idle\, cga_sram|SramRoutine.SramRoutine_Idle, schematic, 1
instance = comp, \cga_sram|Selector31~0\, cga_sram|Selector31~0, schematic, 1
instance = comp, \cga_sram|SramRoutine.SramRoutine_Load\, cga_sram|SramRoutine.SramRoutine_Load, schematic, 1
instance = comp, \cga_sram|Selector11~0\, cga_sram|Selector11~0, schematic, 1
instance = comp, \cga_sram|Selector0~3\, cga_sram|Selector0~3, schematic, 1
instance = comp, \cga_sram|SramAdr[0]~en\, cga_sram|SramAdr[0]~en, schematic, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, schematic, 1
instance = comp, \pll1|altpll_component|auto_generated|pll1\, pll1|altpll_component|auto_generated|pll1, schematic, 1
instance = comp, \pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, pll1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, schematic, 1
instance = comp, \SW2~input\, SW2~input, schematic, 1
instance = comp, \hgc_sync_level|hcount[0]~16\, hgc_sync_level|hcount[0]~16, schematic, 1
instance = comp, \mda_sync_level|hsync_adjust[3]~feeder\, mda_sync_level|hsync_adjust[3]~feeder, schematic, 1
instance = comp, \mda_sync_level|hsync_adjust[3]\, mda_sync_level|hsync_adjust[3], schematic, 1
instance = comp, \hgc_sync_level|peak~7\, hgc_sync_level|peak~7, schematic, 1
instance = comp, \hgc_sync_level|peak[0]\, hgc_sync_level|peak[0], schematic, 1
instance = comp, \hgc_sync_level|Add1~0\, hgc_sync_level|Add1~0, schematic, 1
instance = comp, \hgc_sync_level|Add1~2\, hgc_sync_level|Add1~2, schematic, 1
instance = comp, \hgc_sync_level|peak~6\, hgc_sync_level|peak~6, schematic, 1
instance = comp, \hgc_sync_level|peak[1]\, hgc_sync_level|peak[1], schematic, 1
instance = comp, \hgc_sync_level|Add1~4\, hgc_sync_level|Add1~4, schematic, 1
instance = comp, \hgc_sync_level|peak~5\, hgc_sync_level|peak~5, schematic, 1
instance = comp, \hgc_sync_level|peak[2]\, hgc_sync_level|peak[2], schematic, 1
instance = comp, \hgc_sync_level|Add1~6\, hgc_sync_level|Add1~6, schematic, 1
instance = comp, \hgc_sync_level|peak~4\, hgc_sync_level|peak~4, schematic, 1
instance = comp, \hgc_sync_level|peak[3]\, hgc_sync_level|peak[3], schematic, 1
instance = comp, \hgc_sync_level|Add1~8\, hgc_sync_level|Add1~8, schematic, 1
instance = comp, \hgc_sync_level|peak~3\, hgc_sync_level|peak~3, schematic, 1
instance = comp, \hgc_sync_level|peak[4]\, hgc_sync_level|peak[4], schematic, 1
instance = comp, \hgc_sync_level|Add1~10\, hgc_sync_level|Add1~10, schematic, 1
instance = comp, \hgc_sync_level|peak~2\, hgc_sync_level|peak~2, schematic, 1
instance = comp, \hgc_sync_level|peak[5]\, hgc_sync_level|peak[5], schematic, 1
instance = comp, \hgc_sync_level|Add1~12\, hgc_sync_level|Add1~12, schematic, 1
instance = comp, \hgc_sync_level|peak~1\, hgc_sync_level|peak~1, schematic, 1
instance = comp, \hgc_sync_level|peak[6]\, hgc_sync_level|peak[6], schematic, 1
instance = comp, \hgc_sync_level|Add1~14\, hgc_sync_level|Add1~14, schematic, 1
instance = comp, \hgc_sync_level|peak~0\, hgc_sync_level|peak~0, schematic, 1
instance = comp, \hgc_sync_level|peak[7]\, hgc_sync_level|peak[7], schematic, 1
instance = comp, \hgc_sync_level|Add1~16\, hgc_sync_level|Add1~16, schematic, 1
instance = comp, \hgc_genlock|Add6~0\, hgc_genlock|Add6~0, schematic, 1
instance = comp, \hgc_genlock|Add0~38\, hgc_genlock|Add0~38, schematic, 1
instance = comp, \hgc_genlock|peak[0]\, hgc_genlock|peak[0], schematic, 1
instance = comp, \hgc_genlock|Add0~0\, hgc_genlock|Add0~0, schematic, 1
instance = comp, \hgc_genlock|Add0~2\, hgc_genlock|Add0~2, schematic, 1
instance = comp, \hgc_genlock|Add0~39\, hgc_genlock|Add0~39, schematic, 1
instance = comp, \hgc_genlock|peak[1]\, hgc_genlock|peak[1], schematic, 1
instance = comp, \hgc_genlock|Add0~4\, hgc_genlock|Add0~4, schematic, 1
instance = comp, \hgc_genlock|Add0~40\, hgc_genlock|Add0~40, schematic, 1
instance = comp, \hgc_genlock|peak[2]\, hgc_genlock|peak[2], schematic, 1
instance = comp, \hgc_genlock|Add0~6\, hgc_genlock|Add0~6, schematic, 1
instance = comp, \hgc_genlock|Add0~41\, hgc_genlock|Add0~41, schematic, 1
instance = comp, \hgc_genlock|peak[3]\, hgc_genlock|peak[3], schematic, 1
instance = comp, \hgc_genlock|Add0~8\, hgc_genlock|Add0~8, schematic, 1
instance = comp, \hgc_genlock|Add0~42\, hgc_genlock|Add0~42, schematic, 1
instance = comp, \hgc_genlock|peak[4]\, hgc_genlock|peak[4], schematic, 1
instance = comp, \hgc_genlock|Add0~10\, hgc_genlock|Add0~10, schematic, 1
instance = comp, \hgc_genlock|Add0~43\, hgc_genlock|Add0~43, schematic, 1
instance = comp, \hgc_genlock|peak[5]\, hgc_genlock|peak[5], schematic, 1
instance = comp, \hgc_genlock|Add0~12\, hgc_genlock|Add0~12, schematic, 1
instance = comp, \hgc_genlock|Add0~44\, hgc_genlock|Add0~44, schematic, 1
instance = comp, \hgc_genlock|peak[6]\, hgc_genlock|peak[6], schematic, 1
instance = comp, \hgc_genlock|Add0~14\, hgc_genlock|Add0~14, schematic, 1
instance = comp, \hgc_genlock|Add0~45\, hgc_genlock|Add0~45, schematic, 1
instance = comp, \hgc_genlock|peak[7]\, hgc_genlock|peak[7], schematic, 1
instance = comp, \hgc_genlock|Add0~16\, hgc_genlock|Add0~16, schematic, 1
instance = comp, \hgc_genlock|Add0~46\, hgc_genlock|Add0~46, schematic, 1
instance = comp, \hgc_genlock|peak[8]\, hgc_genlock|peak[8], schematic, 1
instance = comp, \hgc_genlock|Add0~18\, hgc_genlock|Add0~18, schematic, 1
instance = comp, \hgc_genlock|Add0~47\, hgc_genlock|Add0~47, schematic, 1
instance = comp, \hgc_genlock|peak[9]\, hgc_genlock|peak[9], schematic, 1
instance = comp, \hgc_genlock|Add0~20\, hgc_genlock|Add0~20, schematic, 1
instance = comp, \hgc_genlock|Add0~48\, hgc_genlock|Add0~48, schematic, 1
instance = comp, \hgc_genlock|peak[10]\, hgc_genlock|peak[10], schematic, 1
instance = comp, \hgc_genlock|Add0~22\, hgc_genlock|Add0~22, schematic, 1
instance = comp, \hgc_genlock|Add0~49\, hgc_genlock|Add0~49, schematic, 1
instance = comp, \hgc_genlock|peak[11]\, hgc_genlock|peak[11], schematic, 1
instance = comp, \hgc_genlock|Add0~24\, hgc_genlock|Add0~24, schematic, 1
instance = comp, \hgc_genlock|Add0~50\, hgc_genlock|Add0~50, schematic, 1
instance = comp, \hgc_genlock|peak[12]\, hgc_genlock|peak[12], schematic, 1
instance = comp, \hgc_genlock|Add0~26\, hgc_genlock|Add0~26, schematic, 1
instance = comp, \hgc_genlock|Add0~51\, hgc_genlock|Add0~51, schematic, 1
instance = comp, \hgc_genlock|peak[13]\, hgc_genlock|peak[13], schematic, 1
instance = comp, \hgc_genlock|Add0~28\, hgc_genlock|Add0~28, schematic, 1
instance = comp, \hgc_genlock|Add0~52\, hgc_genlock|Add0~52, schematic, 1
instance = comp, \hgc_genlock|peak[14]\, hgc_genlock|peak[14], schematic, 1
instance = comp, \hgc_genlock|Add0~30\, hgc_genlock|Add0~30, schematic, 1
instance = comp, \hgc_genlock|Add0~53\, hgc_genlock|Add0~53, schematic, 1
instance = comp, \hgc_genlock|peak[15]\, hgc_genlock|peak[15], schematic, 1
instance = comp, \hgc_genlock|Add0~32\, hgc_genlock|Add0~32, schematic, 1
instance = comp, \hgc_genlock|Add0~37\, hgc_genlock|Add0~37, schematic, 1
instance = comp, \hgc_genlock|peak[16]\, hgc_genlock|peak[16], schematic, 1
instance = comp, \hgc_genlock|LessThan0~3\, hgc_genlock|LessThan0~3, schematic, 1
instance = comp, \hgc_genlock|LessThan0~1\, hgc_genlock|LessThan0~1, schematic, 1
instance = comp, \hgc_genlock|LessThan0~2\, hgc_genlock|LessThan0~2, schematic, 1
instance = comp, \hgc_genlock|LessThan0~0\, hgc_genlock|LessThan0~0, schematic, 1
instance = comp, \hgc_genlock|LessThan0~4\, hgc_genlock|LessThan0~4, schematic, 1
instance = comp, \hgc_genlock|process_0~0\, hgc_genlock|process_0~0, schematic, 1
instance = comp, \hgc_genlock|peak~0\, hgc_genlock|peak~0, schematic, 1
instance = comp, \hgc_genlock|Add0~34\, hgc_genlock|Add0~34, schematic, 1
instance = comp, \hgc_genlock|Add0~36\, hgc_genlock|Add0~36, schematic, 1
instance = comp, \hgc_genlock|peak[17]\, hgc_genlock|peak[17], schematic, 1
instance = comp, \hgc_genlock|adj_trg_reset~0\, hgc_genlock|adj_trg_reset~0, schematic, 1
instance = comp, \hgc_genlock|latch~0\, hgc_genlock|latch~0, schematic, 1
instance = comp, \hgc_genlock|latch\, hgc_genlock|latch, schematic, 1
instance = comp, \hgc_genlock|adj_trg_reset~1\, hgc_genlock|adj_trg_reset~1, schematic, 1
instance = comp, \hgc_genlock|adj_trg_reset\, hgc_genlock|adj_trg_reset, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[0]\, hgc_genlock|sample_ticks[0], schematic, 1
instance = comp, \hgc_genlock|Add6~2\, hgc_genlock|Add6~2, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[1]~2\, hgc_genlock|sample_ticks[1]~2, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[1]\, hgc_genlock|sample_ticks[1], schematic, 1
instance = comp, \hgc_genlock|Add6~4\, hgc_genlock|Add6~4, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[2]\, hgc_genlock|sample_ticks[2], schematic, 1
instance = comp, \hgc_genlock|Add6~6\, hgc_genlock|Add6~6, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[3]~1\, hgc_genlock|sample_ticks[3]~1, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[3]\, hgc_genlock|sample_ticks[3], schematic, 1
instance = comp, \hgc_genlock|Add6~8\, hgc_genlock|Add6~8, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[4]~0\, hgc_genlock|sample_ticks[4]~0, schematic, 1
instance = comp, \hgc_genlock|sample_ticks[4]\, hgc_genlock|sample_ticks[4], schematic, 1
instance = comp, \hgc_genlock|hsync_ticks[2]~0\, hgc_genlock|hsync_ticks[2]~0, schematic, 1
instance = comp, \hgc_genlock|hsync_ticks[2]\, hgc_genlock|hsync_ticks[2], schematic, 1
instance = comp, \hgc_sync_level|hsync_adjust[2]\, hgc_sync_level|hsync_adjust[2], schematic, 1
instance = comp, \hgc_genlock|hsync_ticks[0]~feeder\, hgc_genlock|hsync_ticks[0]~feeder, schematic, 1
instance = comp, \hgc_genlock|hsync_ticks[0]\, hgc_genlock|hsync_ticks[0], schematic, 1
instance = comp, \hgc_sync_level|hsync_adjust[0]\, hgc_sync_level|hsync_adjust[0], schematic, 1
instance = comp, \hgc_genlock|hsync_ticks[1]~1\, hgc_genlock|hsync_ticks[1]~1, schematic, 1
instance = comp, \hgc_genlock|hsync_ticks[1]\, hgc_genlock|hsync_ticks[1], schematic, 1
instance = comp, \hgc_sync_level|hsync_adjust[1]\, hgc_sync_level|hsync_adjust[1], schematic, 1
instance = comp, \hgc_sync_level|LessThan1~0\, hgc_sync_level|LessThan1~0, schematic, 1
instance = comp, \hgc_sync_level|LessThan1~1\, hgc_sync_level|LessThan1~1, schematic, 1
instance = comp, \hgc_sync_level|LessThan1~2\, hgc_sync_level|LessThan1~2, schematic, 1
instance = comp, \hgc_sync_level|LessThan1~3\, hgc_sync_level|LessThan1~3, schematic, 1
instance = comp, \hgc_sync_level|LessThan1~4\, hgc_sync_level|LessThan1~4, schematic, 1
instance = comp, \hgc_sync_level|sync~0\, hgc_sync_level|sync~0, schematic, 1
instance = comp, \hgc_sync_level|sync\, hgc_sync_level|sync, schematic, 1
instance = comp, \hgc_sync_level|hcount~18\, hgc_sync_level|hcount~18, schematic, 1
instance = comp, \hgc_sync_level|hcount[0]\, hgc_sync_level|hcount[0], schematic, 1
instance = comp, \hgc_sync_level|hcount[1]~19\, hgc_sync_level|hcount[1]~19, schematic, 1
instance = comp, \hgc_sync_level|hcount[1]\, hgc_sync_level|hcount[1], schematic, 1
instance = comp, \hgc_sync_level|hcount[2]~21\, hgc_sync_level|hcount[2]~21, schematic, 1
instance = comp, \hgc_sync_level|hcount[2]\, hgc_sync_level|hcount[2], schematic, 1
instance = comp, \hgc_sync_level|hcount[3]~23\, hgc_sync_level|hcount[3]~23, schematic, 1
instance = comp, \hgc_sync_level|hcount[3]\, hgc_sync_level|hcount[3], schematic, 1
instance = comp, \hgc_sync_level|hcount[4]~25\, hgc_sync_level|hcount[4]~25, schematic, 1
instance = comp, \hgc_sync_level|hcount[4]\, hgc_sync_level|hcount[4], schematic, 1
instance = comp, \hgc_sync_level|hcount[5]~27\, hgc_sync_level|hcount[5]~27, schematic, 1
instance = comp, \hgc_sync_level|hcount[5]\, hgc_sync_level|hcount[5], schematic, 1
instance = comp, \hgc_sync_level|hcount[6]~29\, hgc_sync_level|hcount[6]~29, schematic, 1
instance = comp, \hgc_sync_level|hcount[6]\, hgc_sync_level|hcount[6], schematic, 1
instance = comp, \hgc_sync_level|hcount[7]~31\, hgc_sync_level|hcount[7]~31, schematic, 1
instance = comp, \hgc_sync_level|hcount[7]\, hgc_sync_level|hcount[7], schematic, 1
instance = comp, \hgc_sync_level|hcount[8]~33\, hgc_sync_level|hcount[8]~33, schematic, 1
instance = comp, \hgc_sync_level|hcount[8]\, hgc_sync_level|hcount[8], schematic, 1
instance = comp, \hgc_sync_level|hcount[9]~35\, hgc_sync_level|hcount[9]~35, schematic, 1
instance = comp, \hgc_sync_level|hcount[9]\, hgc_sync_level|hcount[9], schematic, 1
instance = comp, \hgc_sync_level|hcount[10]~37\, hgc_sync_level|hcount[10]~37, schematic, 1
instance = comp, \hgc_sync_level|hcount[10]\, hgc_sync_level|hcount[10], schematic, 1
instance = comp, \hgc_sync_level|hcount[11]~39\, hgc_sync_level|hcount[11]~39, schematic, 1
instance = comp, \hgc_sync_level|hcount[11]\, hgc_sync_level|hcount[11], schematic, 1
instance = comp, \hgc_sync_level|Equal0~2\, hgc_sync_level|Equal0~2, schematic, 1
instance = comp, \hgc_sync_level|hcount[12]~41\, hgc_sync_level|hcount[12]~41, schematic, 1
instance = comp, \hgc_sync_level|hcount[12]\, hgc_sync_level|hcount[12], schematic, 1
instance = comp, \hgc_sync_level|hcount[13]~43\, hgc_sync_level|hcount[13]~43, schematic, 1
instance = comp, \hgc_sync_level|hcount[13]\, hgc_sync_level|hcount[13], schematic, 1
instance = comp, \hgc_sync_level|hcount[14]~45\, hgc_sync_level|hcount[14]~45, schematic, 1
instance = comp, \hgc_sync_level|hcount[14]\, hgc_sync_level|hcount[14], schematic, 1
instance = comp, \hgc_sync_level|hcount[15]~47\, hgc_sync_level|hcount[15]~47, schematic, 1
instance = comp, \hgc_sync_level|hcount[15]\, hgc_sync_level|hcount[15], schematic, 1
instance = comp, \hgc_sync_level|Equal0~3\, hgc_sync_level|Equal0~3, schematic, 1
instance = comp, \hgc_sync_level|Equal0~0\, hgc_sync_level|Equal0~0, schematic, 1
instance = comp, \hgc_sync_level|Equal0~1\, hgc_sync_level|Equal0~1, schematic, 1
instance = comp, \hgc_sync_level|Equal0~4\, hgc_sync_level|Equal0~4, schematic, 1
instance = comp, \ega_sync_level|peak~9_RESYN16\, ega_sync_level|peak~9_RESYN16, schematic, 1
instance = comp, \ega_sync_level|peak~9_RESYN18\, ega_sync_level|peak~9_RESYN18, schematic, 1
instance = comp, \ega_sync_level|LessThan2~2_RESYN4\, ega_sync_level|LessThan2~2_RESYN4, schematic, 1
instance = comp, \ega_sync_level|LessThan2~2_RESYN2\, ega_sync_level|LessThan2~2_RESYN2, schematic, 1
instance = comp, \ega_sync_level|LessThan2~2\, ega_sync_level|LessThan2~2, schematic, 1
instance = comp, \ega_sync_level|peak~9\, ega_sync_level|peak~9, schematic, 1
instance = comp, \ega_sync_level|peak~22\, ega_sync_level|peak~22, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[0]\, ega_sync_level|\process_3:peak[0], schematic, 1
instance = comp, \ega_sync_level|Add3~0\, ega_sync_level|Add3~0, schematic, 1
instance = comp, \ega_sync_level|Add3~2\, ega_sync_level|Add3~2, schematic, 1
instance = comp, \ega_sync_level|peak~21\, ega_sync_level|peak~21, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[1]\, ega_sync_level|\process_3:peak[1], schematic, 1
instance = comp, \ega_sync_level|Add3~4\, ega_sync_level|Add3~4, schematic, 1
instance = comp, \ega_sync_level|peak~20\, ega_sync_level|peak~20, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[2]\, ega_sync_level|\process_3:peak[2], schematic, 1
instance = comp, \ega_sync_level|Add3~6\, ega_sync_level|Add3~6, schematic, 1
instance = comp, \ega_sync_level|peak~19\, ega_sync_level|peak~19, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[3]\, ega_sync_level|\process_3:peak[3], schematic, 1
instance = comp, \ega_sync_level|Add3~8\, ega_sync_level|Add3~8, schematic, 1
instance = comp, \ega_sync_level|peak~18\, ega_sync_level|peak~18, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[4]\, ega_sync_level|\process_3:peak[4], schematic, 1
instance = comp, \ega_sync_level|Add3~10\, ega_sync_level|Add3~10, schematic, 1
instance = comp, \ega_sync_level|peak~17\, ega_sync_level|peak~17, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[5]\, ega_sync_level|\process_3:peak[5], schematic, 1
instance = comp, \ega_sync_level|Add3~12\, ega_sync_level|Add3~12, schematic, 1
instance = comp, \ega_sync_level|peak~16\, ega_sync_level|peak~16, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[6]\, ega_sync_level|\process_3:peak[6], schematic, 1
instance = comp, \ega_sync_level|Add3~14\, ega_sync_level|Add3~14, schematic, 1
instance = comp, \ega_sync_level|peak~15\, ega_sync_level|peak~15, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[7]\, ega_sync_level|\process_3:peak[7], schematic, 1
instance = comp, \ega_sync_level|Add3~16\, ega_sync_level|Add3~16, schematic, 1
instance = comp, \ega_sync_level|peak~14\, ega_sync_level|peak~14, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[8]\, ega_sync_level|\process_3:peak[8], schematic, 1
instance = comp, \ega_sync_level|Add3~18\, ega_sync_level|Add3~18, schematic, 1
instance = comp, \ega_sync_level|peak~13\, ega_sync_level|peak~13, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[9]\, ega_sync_level|\process_3:peak[9], schematic, 1
instance = comp, \ega_sync_level|Add3~20\, ega_sync_level|Add3~20, schematic, 1
instance = comp, \ega_sync_level|peak~12\, ega_sync_level|peak~12, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[10]\, ega_sync_level|\process_3:peak[10], schematic, 1
instance = comp, \ega_sync_level|Add3~22\, ega_sync_level|Add3~22, schematic, 1
instance = comp, \ega_sync_level|peak~11\, ega_sync_level|peak~11, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[11]\, ega_sync_level|\process_3:peak[11], schematic, 1
instance = comp, \ega_sync_level|Add3~24\, ega_sync_level|Add3~24, schematic, 1
instance = comp, \ega_sync_level|peak~10\, ega_sync_level|peak~10, schematic, 1
instance = comp, \ega_sync_level|process_3:peak[12]\, ega_sync_level|\process_3:peak[12], schematic, 1
instance = comp, \ega_sync_level|Add3~26\, ega_sync_level|Add3~26, schematic, 1
instance = comp, \ega_sync_level|LessThan2~3\, ega_sync_level|LessThan2~3, schematic, 1
instance = comp, \ega_sync_level|process_3:sync~0\, ega_sync_level|\process_3:sync~0, schematic, 1
instance = comp, \ega_sync_level|process_3:sync\, ega_sync_level|\process_3:sync, schematic, 1
instance = comp, \ega_sync_level|vchange~0\, ega_sync_level|vchange~0, schematic, 1
instance = comp, \ega_sync_level|vchange\, ega_sync_level|vchange, schematic, 1
instance = comp, \ega_sync_level|peak_hi~27\, ega_sync_level|peak_hi~27, schematic, 1
instance = comp, \ega_sync_level|peak_hi[0]\, ega_sync_level|peak_hi[0], schematic, 1
instance = comp, \ega_sync_level|Add5~0\, ega_sync_level|Add5~0, schematic, 1
instance = comp, \ega_sync_level|Add5~2\, ega_sync_level|Add5~2, schematic, 1
instance = comp, \ega_sync_level|peak_hi~26\, ega_sync_level|peak_hi~26, schematic, 1
instance = comp, \ega_sync_level|peak_hi[1]\, ega_sync_level|peak_hi[1], schematic, 1
instance = comp, \ega_sync_level|Add5~4\, ega_sync_level|Add5~4, schematic, 1
instance = comp, \ega_sync_level|peak_hi~25\, ega_sync_level|peak_hi~25, schematic, 1
instance = comp, \ega_sync_level|peak_hi[2]\, ega_sync_level|peak_hi[2], schematic, 1
instance = comp, \ega_sync_level|Add5~6\, ega_sync_level|Add5~6, schematic, 1
instance = comp, \ega_sync_level|peak_hi~24\, ega_sync_level|peak_hi~24, schematic, 1
instance = comp, \ega_sync_level|peak_hi[3]\, ega_sync_level|peak_hi[3], schematic, 1
instance = comp, \ega_sync_level|Add5~8\, ega_sync_level|Add5~8, schematic, 1
instance = comp, \ega_sync_level|peak_hi~23\, ega_sync_level|peak_hi~23, schematic, 1
instance = comp, \ega_sync_level|peak_hi[4]\, ega_sync_level|peak_hi[4], schematic, 1
instance = comp, \ega_sync_level|Add5~10\, ega_sync_level|Add5~10, schematic, 1
instance = comp, \ega_sync_level|peak_hi~22\, ega_sync_level|peak_hi~22, schematic, 1
instance = comp, \ega_sync_level|peak_hi[5]\, ega_sync_level|peak_hi[5], schematic, 1
instance = comp, \ega_sync_level|Add5~12\, ega_sync_level|Add5~12, schematic, 1
instance = comp, \ega_sync_level|peak_hi~21\, ega_sync_level|peak_hi~21, schematic, 1
instance = comp, \ega_sync_level|peak_hi[6]\, ega_sync_level|peak_hi[6], schematic, 1
instance = comp, \ega_sync_level|Add5~14\, ega_sync_level|Add5~14, schematic, 1
instance = comp, \ega_sync_level|peak_hi~20\, ega_sync_level|peak_hi~20, schematic, 1
instance = comp, \ega_sync_level|peak_hi[7]\, ega_sync_level|peak_hi[7], schematic, 1
instance = comp, \ega_sync_level|Add5~16\, ega_sync_level|Add5~16, schematic, 1
instance = comp, \ega_sync_level|peak_hi~19\, ega_sync_level|peak_hi~19, schematic, 1
instance = comp, \ega_sync_level|peak_hi[8]\, ega_sync_level|peak_hi[8], schematic, 1
instance = comp, \ega_sync_level|Add5~18\, ega_sync_level|Add5~18, schematic, 1
instance = comp, \ega_sync_level|peak_hi~18\, ega_sync_level|peak_hi~18, schematic, 1
instance = comp, \ega_sync_level|peak_hi[9]\, ega_sync_level|peak_hi[9], schematic, 1
instance = comp, \ega_sync_level|Add5~20\, ega_sync_level|Add5~20, schematic, 1
instance = comp, \ega_sync_level|peak_hi~17\, ega_sync_level|peak_hi~17, schematic, 1
instance = comp, \ega_sync_level|peak_hi[10]\, ega_sync_level|peak_hi[10], schematic, 1
instance = comp, \ega_sync_level|Add5~22\, ega_sync_level|Add5~22, schematic, 1
instance = comp, \ega_sync_level|peak_hi~16\, ega_sync_level|peak_hi~16, schematic, 1
instance = comp, \ega_sync_level|peak_hi[11]\, ega_sync_level|peak_hi[11], schematic, 1
instance = comp, \ega_sync_level|Add5~24\, ega_sync_level|Add5~24, schematic, 1
instance = comp, \ega_sync_level|peak_hi~15\, ega_sync_level|peak_hi~15, schematic, 1
instance = comp, \ega_sync_level|peak_hi[12]\, ega_sync_level|peak_hi[12], schematic, 1
instance = comp, \ega_sync_level|Add5~26\, ega_sync_level|Add5~26, schematic, 1
instance = comp, \ega_sync_level|peak_hi~14\, ega_sync_level|peak_hi~14, schematic, 1
instance = comp, \ega_sync_level|peak_hi[13]\, ega_sync_level|peak_hi[13], schematic, 1
instance = comp, \ega_sync_level|Add5~28\, ega_sync_level|Add5~28, schematic, 1
instance = comp, \ega_sync_level|peak_hi~13\, ega_sync_level|peak_hi~13, schematic, 1
instance = comp, \ega_sync_level|peak_hi[14]\, ega_sync_level|peak_hi[14], schematic, 1
instance = comp, \ega_sync_level|Add5~30\, ega_sync_level|Add5~30, schematic, 1
instance = comp, \ega_sync_level|peak_hi~12\, ega_sync_level|peak_hi~12, schematic, 1
instance = comp, \ega_sync_level|peak_hi[15]\, ega_sync_level|peak_hi[15], schematic, 1
instance = comp, \ega_sync_level|Add5~32\, ega_sync_level|Add5~32, schematic, 1
instance = comp, \ega_sync_level|peak_hi~11\, ega_sync_level|peak_hi~11, schematic, 1
instance = comp, \ega_sync_level|peak_hi[16]\, ega_sync_level|peak_hi[16], schematic, 1
instance = comp, \ega_sync_level|Add5~34\, ega_sync_level|Add5~34, schematic, 1
instance = comp, \ega_sync_level|peak_hi~10\, ega_sync_level|peak_hi~10, schematic, 1
instance = comp, \ega_sync_level|peak_hi[17]\, ega_sync_level|peak_hi[17], schematic, 1
instance = comp, \ega_sync_level|Add5~36\, ega_sync_level|Add5~36, schematic, 1
instance = comp, \ega_sync_level|peak_hi~9\, ega_sync_level|peak_hi~9, schematic, 1
instance = comp, \ega_sync_level|peak_hi[18]\, ega_sync_level|peak_hi[18], schematic, 1
instance = comp, \ega_sync_level|Add5~38\, ega_sync_level|Add5~38, schematic, 1
instance = comp, \ega_sync_level|peak_hi~8\, ega_sync_level|peak_hi~8, schematic, 1
instance = comp, \ega_sync_level|peak_hi[19]\, ega_sync_level|peak_hi[19], schematic, 1
instance = comp, \ega_sync_level|Add5~40\, ega_sync_level|Add5~40, schematic, 1
instance = comp, \ega_sync_level|peak_hi~7\, ega_sync_level|peak_hi~7, schematic, 1
instance = comp, \ega_sync_level|peak_hi[20]\, ega_sync_level|peak_hi[20], schematic, 1
instance = comp, \ega_sync_level|Add5~42\, ega_sync_level|Add5~42, schematic, 1
instance = comp, \ega_sync_level|peak_hi~6\, ega_sync_level|peak_hi~6, schematic, 1
instance = comp, \ega_sync_level|peak_hi[21]\, ega_sync_level|peak_hi[21], schematic, 1
instance = comp, \ega_sync_level|Add5~44\, ega_sync_level|Add5~44, schematic, 1
instance = comp, \ega_sync_level|peak_hi~5\, ega_sync_level|peak_hi~5, schematic, 1
instance = comp, \ega_sync_level|peak_hi[22]\, ega_sync_level|peak_hi[22], schematic, 1
instance = comp, \ega_sync_level|Add5~46\, ega_sync_level|Add5~46, schematic, 1
instance = comp, \ega_sync_level|peak_hi~4\, ega_sync_level|peak_hi~4, schematic, 1
instance = comp, \ega_sync_level|peak_hi[23]\, ega_sync_level|peak_hi[23], schematic, 1
instance = comp, \ega_sync_level|Add5~48\, ega_sync_level|Add5~48, schematic, 1
instance = comp, \ega_sync_level|peak_hi~3\, ega_sync_level|peak_hi~3, schematic, 1
instance = comp, \ega_sync_level|peak_hi[24]\, ega_sync_level|peak_hi[24], schematic, 1
instance = comp, \ega_sync_level|Add5~50\, ega_sync_level|Add5~50, schematic, 1
instance = comp, \ega_sync_level|peak_hi~2\, ega_sync_level|peak_hi~2, schematic, 1
instance = comp, \ega_sync_level|peak_hi[25]\, ega_sync_level|peak_hi[25], schematic, 1
instance = comp, \ega_sync_level|Add5~52\, ega_sync_level|Add5~52, schematic, 1
instance = comp, \ega_sync_level|peak_hi~1\, ega_sync_level|peak_hi~1, schematic, 1
instance = comp, \ega_sync_level|peak_hi[26]\, ega_sync_level|peak_hi[26], schematic, 1
instance = comp, \ega_sync_level|Add5~54\, ega_sync_level|Add5~54, schematic, 1
instance = comp, \ega_sync_level|peak_hi~0\, ega_sync_level|peak_hi~0, schematic, 1
instance = comp, \ega_sync_level|peak_hi[27]\, ega_sync_level|peak_hi[27], schematic, 1
instance = comp, \ega_sync_level|Add5~56\, ega_sync_level|Add5~56, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[25]~0\, ega_sync_level|vsync_hi[25]~0, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[27]\, ega_sync_level|vsync_hi[27], schematic, 1
instance = comp, \ega_sync_level|peak_lo~27\, ega_sync_level|peak_lo~27, schematic, 1
instance = comp, \ega_sync_level|peak_lo[0]\, ega_sync_level|peak_lo[0], schematic, 1
instance = comp, \ega_sync_level|Add4~0\, ega_sync_level|Add4~0, schematic, 1
instance = comp, \ega_sync_level|Add4~2\, ega_sync_level|Add4~2, schematic, 1
instance = comp, \ega_sync_level|peak_lo~26\, ega_sync_level|peak_lo~26, schematic, 1
instance = comp, \ega_sync_level|peak_lo[1]\, ega_sync_level|peak_lo[1], schematic, 1
instance = comp, \ega_sync_level|Add4~4\, ega_sync_level|Add4~4, schematic, 1
instance = comp, \ega_sync_level|peak_lo~25\, ega_sync_level|peak_lo~25, schematic, 1
instance = comp, \ega_sync_level|peak_lo[2]\, ega_sync_level|peak_lo[2], schematic, 1
instance = comp, \ega_sync_level|Add4~6\, ega_sync_level|Add4~6, schematic, 1
instance = comp, \ega_sync_level|peak_lo~24\, ega_sync_level|peak_lo~24, schematic, 1
instance = comp, \ega_sync_level|peak_lo[3]\, ega_sync_level|peak_lo[3], schematic, 1
instance = comp, \ega_sync_level|Add4~8\, ega_sync_level|Add4~8, schematic, 1
instance = comp, \ega_sync_level|peak_lo~23\, ega_sync_level|peak_lo~23, schematic, 1
instance = comp, \ega_sync_level|peak_lo[4]\, ega_sync_level|peak_lo[4], schematic, 1
instance = comp, \ega_sync_level|Add4~10\, ega_sync_level|Add4~10, schematic, 1
instance = comp, \ega_sync_level|peak_lo~22\, ega_sync_level|peak_lo~22, schematic, 1
instance = comp, \ega_sync_level|peak_lo[5]\, ega_sync_level|peak_lo[5], schematic, 1
instance = comp, \ega_sync_level|Add4~12\, ega_sync_level|Add4~12, schematic, 1
instance = comp, \ega_sync_level|peak_lo~21\, ega_sync_level|peak_lo~21, schematic, 1
instance = comp, \ega_sync_level|peak_lo[6]\, ega_sync_level|peak_lo[6], schematic, 1
instance = comp, \ega_sync_level|Add4~14\, ega_sync_level|Add4~14, schematic, 1
instance = comp, \ega_sync_level|peak_lo~20\, ega_sync_level|peak_lo~20, schematic, 1
instance = comp, \ega_sync_level|peak_lo[7]\, ega_sync_level|peak_lo[7], schematic, 1
instance = comp, \ega_sync_level|Add4~16\, ega_sync_level|Add4~16, schematic, 1
instance = comp, \ega_sync_level|peak_lo~19\, ega_sync_level|peak_lo~19, schematic, 1
instance = comp, \ega_sync_level|peak_lo[8]\, ega_sync_level|peak_lo[8], schematic, 1
instance = comp, \ega_sync_level|Add4~18\, ega_sync_level|Add4~18, schematic, 1
instance = comp, \ega_sync_level|peak_lo~18\, ega_sync_level|peak_lo~18, schematic, 1
instance = comp, \ega_sync_level|peak_lo[9]\, ega_sync_level|peak_lo[9], schematic, 1
instance = comp, \ega_sync_level|Add4~20\, ega_sync_level|Add4~20, schematic, 1
instance = comp, \ega_sync_level|peak_lo~17\, ega_sync_level|peak_lo~17, schematic, 1
instance = comp, \ega_sync_level|peak_lo[10]\, ega_sync_level|peak_lo[10], schematic, 1
instance = comp, \ega_sync_level|Add4~22\, ega_sync_level|Add4~22, schematic, 1
instance = comp, \ega_sync_level|peak_lo~16\, ega_sync_level|peak_lo~16, schematic, 1
instance = comp, \ega_sync_level|peak_lo[11]\, ega_sync_level|peak_lo[11], schematic, 1
instance = comp, \ega_sync_level|Add4~24\, ega_sync_level|Add4~24, schematic, 1
instance = comp, \ega_sync_level|peak_lo~15\, ega_sync_level|peak_lo~15, schematic, 1
instance = comp, \ega_sync_level|peak_lo[12]\, ega_sync_level|peak_lo[12], schematic, 1
instance = comp, \ega_sync_level|Add4~26\, ega_sync_level|Add4~26, schematic, 1
instance = comp, \ega_sync_level|peak_lo~14\, ega_sync_level|peak_lo~14, schematic, 1
instance = comp, \ega_sync_level|peak_lo[13]\, ega_sync_level|peak_lo[13], schematic, 1
instance = comp, \ega_sync_level|Add4~28\, ega_sync_level|Add4~28, schematic, 1
instance = comp, \ega_sync_level|peak_lo~13\, ega_sync_level|peak_lo~13, schematic, 1
instance = comp, \ega_sync_level|peak_lo[14]\, ega_sync_level|peak_lo[14], schematic, 1
instance = comp, \ega_sync_level|Add4~30\, ega_sync_level|Add4~30, schematic, 1
instance = comp, \ega_sync_level|peak_lo~12\, ega_sync_level|peak_lo~12, schematic, 1
instance = comp, \ega_sync_level|peak_lo[15]\, ega_sync_level|peak_lo[15], schematic, 1
instance = comp, \ega_sync_level|Add4~32\, ega_sync_level|Add4~32, schematic, 1
instance = comp, \ega_sync_level|peak_lo~11\, ega_sync_level|peak_lo~11, schematic, 1
instance = comp, \ega_sync_level|peak_lo[16]\, ega_sync_level|peak_lo[16], schematic, 1
instance = comp, \ega_sync_level|Add4~34\, ega_sync_level|Add4~34, schematic, 1
instance = comp, \ega_sync_level|peak_lo~10\, ega_sync_level|peak_lo~10, schematic, 1
instance = comp, \ega_sync_level|peak_lo[17]\, ega_sync_level|peak_lo[17], schematic, 1
instance = comp, \ega_sync_level|Add4~36\, ega_sync_level|Add4~36, schematic, 1
instance = comp, \ega_sync_level|peak_lo~9\, ega_sync_level|peak_lo~9, schematic, 1
instance = comp, \ega_sync_level|peak_lo[18]\, ega_sync_level|peak_lo[18], schematic, 1
instance = comp, \ega_sync_level|Add4~38\, ega_sync_level|Add4~38, schematic, 1
instance = comp, \ega_sync_level|peak_lo~8\, ega_sync_level|peak_lo~8, schematic, 1
instance = comp, \ega_sync_level|peak_lo[19]\, ega_sync_level|peak_lo[19], schematic, 1
instance = comp, \ega_sync_level|Add4~40\, ega_sync_level|Add4~40, schematic, 1
instance = comp, \ega_sync_level|peak_lo~7\, ega_sync_level|peak_lo~7, schematic, 1
instance = comp, \ega_sync_level|peak_lo[20]\, ega_sync_level|peak_lo[20], schematic, 1
instance = comp, \ega_sync_level|Add4~42\, ega_sync_level|Add4~42, schematic, 1
instance = comp, \ega_sync_level|peak_lo~6\, ega_sync_level|peak_lo~6, schematic, 1
instance = comp, \ega_sync_level|peak_lo[21]\, ega_sync_level|peak_lo[21], schematic, 1
instance = comp, \ega_sync_level|Add4~44\, ega_sync_level|Add4~44, schematic, 1
instance = comp, \ega_sync_level|peak_lo~5\, ega_sync_level|peak_lo~5, schematic, 1
instance = comp, \ega_sync_level|peak_lo[22]\, ega_sync_level|peak_lo[22], schematic, 1
instance = comp, \ega_sync_level|Add4~46\, ega_sync_level|Add4~46, schematic, 1
instance = comp, \ega_sync_level|peak_lo~4\, ega_sync_level|peak_lo~4, schematic, 1
instance = comp, \ega_sync_level|peak_lo[23]\, ega_sync_level|peak_lo[23], schematic, 1
instance = comp, \ega_sync_level|Add4~48\, ega_sync_level|Add4~48, schematic, 1
instance = comp, \ega_sync_level|peak_lo~3\, ega_sync_level|peak_lo~3, schematic, 1
instance = comp, \ega_sync_level|peak_lo[24]\, ega_sync_level|peak_lo[24], schematic, 1
instance = comp, \ega_sync_level|Add4~50\, ega_sync_level|Add4~50, schematic, 1
instance = comp, \ega_sync_level|peak_lo~2\, ega_sync_level|peak_lo~2, schematic, 1
instance = comp, \ega_sync_level|peak_lo[25]\, ega_sync_level|peak_lo[25], schematic, 1
instance = comp, \ega_sync_level|Add4~52\, ega_sync_level|Add4~52, schematic, 1
instance = comp, \ega_sync_level|peak_lo~1\, ega_sync_level|peak_lo~1, schematic, 1
instance = comp, \ega_sync_level|peak_lo[26]\, ega_sync_level|peak_lo[26], schematic, 1
instance = comp, \ega_sync_level|Add4~54\, ega_sync_level|Add4~54, schematic, 1
instance = comp, \ega_sync_level|peak_lo~0\, ega_sync_level|peak_lo~0, schematic, 1
instance = comp, \ega_sync_level|peak_lo[27]\, ega_sync_level|peak_lo[27], schematic, 1
instance = comp, \ega_sync_level|Add4~56\, ega_sync_level|Add4~56, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[4]~0\, ega_sync_level|vsync_lo[4]~0, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[27]\, ega_sync_level|vsync_lo[27], schematic, 1
instance = comp, \ega_sync_level|Add5~57\, ega_sync_level|Add5~57, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[26]\, ega_sync_level|vsync_hi[26], schematic, 1
instance = comp, \ega_sync_level|Add4~57\, ega_sync_level|Add4~57, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[26]\, ega_sync_level|vsync_lo[26], schematic, 1
instance = comp, \ega_sync_level|Add5~58\, ega_sync_level|Add5~58, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[25]\, ega_sync_level|vsync_hi[25], schematic, 1
instance = comp, \ega_sync_level|Add4~58\, ega_sync_level|Add4~58, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[25]\, ega_sync_level|vsync_lo[25], schematic, 1
instance = comp, \ega_sync_level|Add5~59\, ega_sync_level|Add5~59, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[24]\, ega_sync_level|vsync_hi[24], schematic, 1
instance = comp, \ega_sync_level|Add4~59\, ega_sync_level|Add4~59, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[24]\, ega_sync_level|vsync_lo[24], schematic, 1
instance = comp, \ega_sync_level|Add5~60\, ega_sync_level|Add5~60, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[23]\, ega_sync_level|vsync_hi[23], schematic, 1
instance = comp, \ega_sync_level|Add4~60\, ega_sync_level|Add4~60, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[23]\, ega_sync_level|vsync_lo[23], schematic, 1
instance = comp, \ega_sync_level|Add5~61\, ega_sync_level|Add5~61, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[22]\, ega_sync_level|vsync_hi[22], schematic, 1
instance = comp, \ega_sync_level|Add4~61\, ega_sync_level|Add4~61, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[22]\, ega_sync_level|vsync_lo[22], schematic, 1
instance = comp, \ega_sync_level|Add5~62\, ega_sync_level|Add5~62, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[21]\, ega_sync_level|vsync_hi[21], schematic, 1
instance = comp, \ega_sync_level|Add4~62\, ega_sync_level|Add4~62, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[21]\, ega_sync_level|vsync_lo[21], schematic, 1
instance = comp, \ega_sync_level|Add4~63\, ega_sync_level|Add4~63, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[20]\, ega_sync_level|vsync_lo[20], schematic, 1
instance = comp, \ega_sync_level|Add5~63\, ega_sync_level|Add5~63, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[20]\, ega_sync_level|vsync_hi[20], schematic, 1
instance = comp, \ega_sync_level|Add5~64\, ega_sync_level|Add5~64, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[19]\, ega_sync_level|vsync_hi[19], schematic, 1
instance = comp, \ega_sync_level|Add4~64\, ega_sync_level|Add4~64, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[19]\, ega_sync_level|vsync_lo[19], schematic, 1
instance = comp, \ega_sync_level|Add4~65\, ega_sync_level|Add4~65, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[18]\, ega_sync_level|vsync_lo[18], schematic, 1
instance = comp, \ega_sync_level|Add5~65\, ega_sync_level|Add5~65, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[18]\, ega_sync_level|vsync_hi[18], schematic, 1
instance = comp, \ega_sync_level|Add5~66\, ega_sync_level|Add5~66, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[17]\, ega_sync_level|vsync_hi[17], schematic, 1
instance = comp, \ega_sync_level|Add4~66\, ega_sync_level|Add4~66, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[17]\, ega_sync_level|vsync_lo[17], schematic, 1
instance = comp, \ega_sync_level|Add5~67\, ega_sync_level|Add5~67, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[16]\, ega_sync_level|vsync_hi[16], schematic, 1
instance = comp, \ega_sync_level|Add4~67\, ega_sync_level|Add4~67, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[16]\, ega_sync_level|vsync_lo[16], schematic, 1
instance = comp, \ega_sync_level|Add4~68\, ega_sync_level|Add4~68, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[15]\, ega_sync_level|vsync_lo[15], schematic, 1
instance = comp, \ega_sync_level|Add5~68\, ega_sync_level|Add5~68, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[15]\, ega_sync_level|vsync_hi[15], schematic, 1
instance = comp, \ega_sync_level|Add5~69\, ega_sync_level|Add5~69, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[14]\, ega_sync_level|vsync_hi[14], schematic, 1
instance = comp, \ega_sync_level|Add4~69\, ega_sync_level|Add4~69, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[14]\, ega_sync_level|vsync_lo[14], schematic, 1
instance = comp, \ega_sync_level|Add5~70\, ega_sync_level|Add5~70, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[13]\, ega_sync_level|vsync_hi[13], schematic, 1
instance = comp, \ega_sync_level|Add4~70\, ega_sync_level|Add4~70, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[13]\, ega_sync_level|vsync_lo[13], schematic, 1
instance = comp, \ega_sync_level|Add4~71\, ega_sync_level|Add4~71, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[12]\, ega_sync_level|vsync_lo[12], schematic, 1
instance = comp, \ega_sync_level|Add5~71\, ega_sync_level|Add5~71, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[12]\, ega_sync_level|vsync_hi[12], schematic, 1
instance = comp, \ega_sync_level|Add4~72\, ega_sync_level|Add4~72, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[11]\, ega_sync_level|vsync_lo[11], schematic, 1
instance = comp, \ega_sync_level|Add5~72\, ega_sync_level|Add5~72, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[11]\, ega_sync_level|vsync_hi[11], schematic, 1
instance = comp, \ega_sync_level|Add5~73\, ega_sync_level|Add5~73, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[10]\, ega_sync_level|vsync_hi[10], schematic, 1
instance = comp, \ega_sync_level|Add4~73\, ega_sync_level|Add4~73, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[10]\, ega_sync_level|vsync_lo[10], schematic, 1
instance = comp, \ega_sync_level|Add5~74\, ega_sync_level|Add5~74, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[9]\, ega_sync_level|vsync_hi[9], schematic, 1
instance = comp, \ega_sync_level|Add4~74\, ega_sync_level|Add4~74, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[9]\, ega_sync_level|vsync_lo[9], schematic, 1
instance = comp, \ega_sync_level|Add4~75\, ega_sync_level|Add4~75, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[8]\, ega_sync_level|vsync_lo[8], schematic, 1
instance = comp, \ega_sync_level|Add5~75\, ega_sync_level|Add5~75, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[8]\, ega_sync_level|vsync_hi[8], schematic, 1
instance = comp, \ega_sync_level|Add5~76\, ega_sync_level|Add5~76, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[7]\, ega_sync_level|vsync_hi[7], schematic, 1
instance = comp, \ega_sync_level|Add4~76\, ega_sync_level|Add4~76, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[7]\, ega_sync_level|vsync_lo[7], schematic, 1
instance = comp, \ega_sync_level|Add4~77\, ega_sync_level|Add4~77, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[6]\, ega_sync_level|vsync_lo[6], schematic, 1
instance = comp, \ega_sync_level|Add5~77\, ega_sync_level|Add5~77, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[6]\, ega_sync_level|vsync_hi[6], schematic, 1
instance = comp, \ega_sync_level|Add4~78\, ega_sync_level|Add4~78, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[5]\, ega_sync_level|vsync_lo[5], schematic, 1
instance = comp, \ega_sync_level|Add5~78\, ega_sync_level|Add5~78, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[5]\, ega_sync_level|vsync_hi[5], schematic, 1
instance = comp, \ega_sync_level|Add5~79\, ega_sync_level|Add5~79, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[4]\, ega_sync_level|vsync_hi[4], schematic, 1
instance = comp, \ega_sync_level|Add4~79\, ega_sync_level|Add4~79, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[4]\, ega_sync_level|vsync_lo[4], schematic, 1
instance = comp, \ega_sync_level|Add5~80\, ega_sync_level|Add5~80, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[3]\, ega_sync_level|vsync_hi[3], schematic, 1
instance = comp, \ega_sync_level|Add4~80\, ega_sync_level|Add4~80, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[3]\, ega_sync_level|vsync_lo[3], schematic, 1
instance = comp, \ega_sync_level|Add4~81\, ega_sync_level|Add4~81, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[2]\, ega_sync_level|vsync_lo[2], schematic, 1
instance = comp, \ega_sync_level|Add5~81\, ega_sync_level|Add5~81, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[2]\, ega_sync_level|vsync_hi[2], schematic, 1
instance = comp, \ega_sync_level|Add5~82\, ega_sync_level|Add5~82, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[1]\, ega_sync_level|vsync_hi[1], schematic, 1
instance = comp, \ega_sync_level|Add4~82\, ega_sync_level|Add4~82, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[1]\, ega_sync_level|vsync_lo[1], schematic, 1
instance = comp, \ega_sync_level|Add4~83\, ega_sync_level|Add4~83, schematic, 1
instance = comp, \ega_sync_level|vsync_lo[0]\, ega_sync_level|vsync_lo[0], schematic, 1
instance = comp, \ega_sync_level|Add5~83\, ega_sync_level|Add5~83, schematic, 1
instance = comp, \ega_sync_level|vsync_hi[0]\, ega_sync_level|vsync_hi[0], schematic, 1
instance = comp, \mda_sync_level|LessThan6~1\, mda_sync_level|LessThan6~1, schematic, 1
instance = comp, \mda_sync_level|LessThan6~3\, mda_sync_level|LessThan6~3, schematic, 1
instance = comp, \mda_sync_level|LessThan6~5\, mda_sync_level|LessThan6~5, schematic, 1
instance = comp, \mda_sync_level|LessThan6~7\, mda_sync_level|LessThan6~7, schematic, 1
instance = comp, \mda_sync_level|LessThan6~9\, mda_sync_level|LessThan6~9, schematic, 1
instance = comp, \mda_sync_level|LessThan6~11\, mda_sync_level|LessThan6~11, schematic, 1
instance = comp, \mda_sync_level|LessThan6~13\, mda_sync_level|LessThan6~13, schematic, 1
instance = comp, \mda_sync_level|LessThan6~15\, mda_sync_level|LessThan6~15, schematic, 1
instance = comp, \mda_sync_level|LessThan6~17\, mda_sync_level|LessThan6~17, schematic, 1
instance = comp, \mda_sync_level|LessThan6~19\, mda_sync_level|LessThan6~19, schematic, 1
instance = comp, \mda_sync_level|LessThan6~21\, mda_sync_level|LessThan6~21, schematic, 1
instance = comp, \mda_sync_level|LessThan6~23\, mda_sync_level|LessThan6~23, schematic, 1
instance = comp, \mda_sync_level|LessThan6~25\, mda_sync_level|LessThan6~25, schematic, 1
instance = comp, \mda_sync_level|LessThan6~27\, mda_sync_level|LessThan6~27, schematic, 1
instance = comp, \mda_sync_level|LessThan6~29\, mda_sync_level|LessThan6~29, schematic, 1
instance = comp, \mda_sync_level|LessThan6~31\, mda_sync_level|LessThan6~31, schematic, 1
instance = comp, \mda_sync_level|LessThan6~33\, mda_sync_level|LessThan6~33, schematic, 1
instance = comp, \mda_sync_level|LessThan6~35\, mda_sync_level|LessThan6~35, schematic, 1
instance = comp, \mda_sync_level|LessThan6~37\, mda_sync_level|LessThan6~37, schematic, 1
instance = comp, \mda_sync_level|LessThan6~39\, mda_sync_level|LessThan6~39, schematic, 1
instance = comp, \mda_sync_level|LessThan6~41\, mda_sync_level|LessThan6~41, schematic, 1
instance = comp, \mda_sync_level|LessThan6~43\, mda_sync_level|LessThan6~43, schematic, 1
instance = comp, \mda_sync_level|LessThan6~45\, mda_sync_level|LessThan6~45, schematic, 1
instance = comp, \mda_sync_level|LessThan6~47\, mda_sync_level|LessThan6~47, schematic, 1
instance = comp, \mda_sync_level|LessThan6~49\, mda_sync_level|LessThan6~49, schematic, 1
instance = comp, \mda_sync_level|LessThan6~51\, mda_sync_level|LessThan6~51, schematic, 1
instance = comp, \mda_sync_level|LessThan6~53\, mda_sync_level|LessThan6~53, schematic, 1
instance = comp, \mda_sync_level|LessThan6~54\, mda_sync_level|LessThan6~54, schematic, 1
instance = comp, \hgc_sync_level|video_enable~0\, hgc_sync_level|video_enable~0, schematic, 1
instance = comp, \ega_sync_level|video_cnt[0]~28\, ega_sync_level|video_cnt[0]~28, schematic, 1
instance = comp, \ega_sync_level|video_cnt[0]\, ega_sync_level|video_cnt[0], schematic, 1
instance = comp, \ega_sync_level|video_cnt[1]~30\, ega_sync_level|video_cnt[1]~30, schematic, 1
instance = comp, \ega_sync_level|video_cnt[1]\, ega_sync_level|video_cnt[1], schematic, 1
instance = comp, \ega_sync_level|video_cnt[2]~32\, ega_sync_level|video_cnt[2]~32, schematic, 1
instance = comp, \ega_sync_level|video_cnt[2]\, ega_sync_level|video_cnt[2], schematic, 1
instance = comp, \ega_sync_level|video_cnt[3]~34\, ega_sync_level|video_cnt[3]~34, schematic, 1
instance = comp, \ega_sync_level|video_cnt[3]\, ega_sync_level|video_cnt[3], schematic, 1
instance = comp, \ega_sync_level|video_cnt[4]~36\, ega_sync_level|video_cnt[4]~36, schematic, 1
instance = comp, \ega_sync_level|video_cnt[4]\, ega_sync_level|video_cnt[4], schematic, 1
instance = comp, \ega_sync_level|video_cnt[5]~38\, ega_sync_level|video_cnt[5]~38, schematic, 1
instance = comp, \ega_sync_level|video_cnt[5]\, ega_sync_level|video_cnt[5], schematic, 1
instance = comp, \ega_sync_level|video_cnt[6]~40\, ega_sync_level|video_cnt[6]~40, schematic, 1
instance = comp, \ega_sync_level|video_cnt[6]\, ega_sync_level|video_cnt[6], schematic, 1
instance = comp, \ega_sync_level|video_cnt[7]~42\, ega_sync_level|video_cnt[7]~42, schematic, 1
instance = comp, \ega_sync_level|video_cnt[7]\, ega_sync_level|video_cnt[7], schematic, 1
instance = comp, \ega_sync_level|video_cnt[8]~44\, ega_sync_level|video_cnt[8]~44, schematic, 1
instance = comp, \ega_sync_level|video_cnt[8]\, ega_sync_level|video_cnt[8], schematic, 1
instance = comp, \ega_sync_level|video_cnt[9]~46\, ega_sync_level|video_cnt[9]~46, schematic, 1
instance = comp, \ega_sync_level|video_cnt[9]\, ega_sync_level|video_cnt[9], schematic, 1
instance = comp, \ega_sync_level|video_cnt[10]~48\, ega_sync_level|video_cnt[10]~48, schematic, 1
instance = comp, \ega_sync_level|video_cnt[10]\, ega_sync_level|video_cnt[10], schematic, 1
instance = comp, \ega_sync_level|video_cnt[11]~50\, ega_sync_level|video_cnt[11]~50, schematic, 1
instance = comp, \ega_sync_level|video_cnt[11]\, ega_sync_level|video_cnt[11], schematic, 1
instance = comp, \ega_sync_level|LessThan5~2\, ega_sync_level|LessThan5~2, schematic, 1
instance = comp, \ega_sync_level|video_cnt[12]~52\, ega_sync_level|video_cnt[12]~52, schematic, 1
instance = comp, \ega_sync_level|video_cnt[12]\, ega_sync_level|video_cnt[12], schematic, 1
instance = comp, \ega_sync_level|video_cnt[13]~54\, ega_sync_level|video_cnt[13]~54, schematic, 1
instance = comp, \ega_sync_level|video_cnt[13]\, ega_sync_level|video_cnt[13], schematic, 1
instance = comp, \ega_sync_level|video_cnt[14]~56\, ega_sync_level|video_cnt[14]~56, schematic, 1
instance = comp, \ega_sync_level|video_cnt[14]\, ega_sync_level|video_cnt[14], schematic, 1
instance = comp, \ega_sync_level|video_cnt[15]~58\, ega_sync_level|video_cnt[15]~58, schematic, 1
instance = comp, \ega_sync_level|video_cnt[15]\, ega_sync_level|video_cnt[15], schematic, 1
instance = comp, \ega_sync_level|LessThan5~3\, ega_sync_level|LessThan5~3, schematic, 1
instance = comp, \ega_sync_level|LessThan5~0\, ega_sync_level|LessThan5~0, schematic, 1
instance = comp, \ega_sync_level|LessThan5~1\, ega_sync_level|LessThan5~1, schematic, 1
instance = comp, \ega_sync_level|LessThan5~4\, ega_sync_level|LessThan5~4, schematic, 1
instance = comp, \ega_sync_level|video_cnt[16]~60\, ega_sync_level|video_cnt[16]~60, schematic, 1
instance = comp, \ega_sync_level|video_cnt[16]\, ega_sync_level|video_cnt[16], schematic, 1
instance = comp, \ega_sync_level|video_cnt[17]~62\, ega_sync_level|video_cnt[17]~62, schematic, 1
instance = comp, \ega_sync_level|video_cnt[17]\, ega_sync_level|video_cnt[17], schematic, 1
instance = comp, \ega_sync_level|video_cnt[18]~64\, ega_sync_level|video_cnt[18]~64, schematic, 1
instance = comp, \ega_sync_level|video_cnt[18]\, ega_sync_level|video_cnt[18], schematic, 1
instance = comp, \ega_sync_level|video_cnt[19]~66\, ega_sync_level|video_cnt[19]~66, schematic, 1
instance = comp, \ega_sync_level|video_cnt[19]\, ega_sync_level|video_cnt[19], schematic, 1
instance = comp, \ega_sync_level|video_cnt[20]~68\, ega_sync_level|video_cnt[20]~68, schematic, 1
instance = comp, \ega_sync_level|video_cnt[20]\, ega_sync_level|video_cnt[20], schematic, 1
instance = comp, \ega_sync_level|video_cnt[21]~70\, ega_sync_level|video_cnt[21]~70, schematic, 1
instance = comp, \ega_sync_level|video_cnt[21]\, ega_sync_level|video_cnt[21], schematic, 1
instance = comp, \ega_sync_level|video_cnt[22]~72\, ega_sync_level|video_cnt[22]~72, schematic, 1
instance = comp, \ega_sync_level|video_cnt[22]\, ega_sync_level|video_cnt[22], schematic, 1
instance = comp, \ega_sync_level|video_cnt[23]~74\, ega_sync_level|video_cnt[23]~74, schematic, 1
instance = comp, \ega_sync_level|video_cnt[23]\, ega_sync_level|video_cnt[23], schematic, 1
instance = comp, \ega_sync_level|video_cnt[24]~76\, ega_sync_level|video_cnt[24]~76, schematic, 1
instance = comp, \ega_sync_level|video_cnt[24]\, ega_sync_level|video_cnt[24], schematic, 1
instance = comp, \ega_sync_level|video_cnt[25]~78\, ega_sync_level|video_cnt[25]~78, schematic, 1
instance = comp, \ega_sync_level|video_cnt[25]\, ega_sync_level|video_cnt[25], schematic, 1
instance = comp, \ega_sync_level|video_cnt[26]~80\, ega_sync_level|video_cnt[26]~80, schematic, 1
instance = comp, \ega_sync_level|video_cnt[26]\, ega_sync_level|video_cnt[26], schematic, 1
instance = comp, \ega_sync_level|video_cnt[27]~82\, ega_sync_level|video_cnt[27]~82, schematic, 1
instance = comp, \ega_sync_level|video_cnt[27]\, ega_sync_level|video_cnt[27], schematic, 1
instance = comp, \ega_sync_level|LessThan5~7\, ega_sync_level|LessThan5~7, schematic, 1
instance = comp, \ega_sync_level|LessThan5~6\, ega_sync_level|LessThan5~6, schematic, 1
instance = comp, \ega_sync_level|LessThan5~5\, ega_sync_level|LessThan5~5, schematic, 1
instance = comp, \ega_sync_level|LessThan5~8\, ega_sync_level|LessThan5~8, schematic, 1
instance = comp, \ega_sync_level|video_trg~feeder\, ega_sync_level|video_trg~feeder, schematic, 1
instance = comp, \ega_sync_level|video_trg\, ega_sync_level|video_trg, schematic, 1
instance = comp, \hgc_sync_level|video_enable\, hgc_sync_level|video_enable, schematic, 1
instance = comp, \pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, pll1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, schematic, 1
instance = comp, \hgc_vga_video|Add1~12\, hgc_vga_video|Add1~12, schematic, 1
instance = comp, \hgc_vga_video|Add1~14\, hgc_vga_video|Add1~14, schematic, 1
instance = comp, \hgc_vga_video|hcount~2\, hgc_vga_video|hcount~2, schematic, 1
instance = comp, \hgc_vga_video|hcount[7]\, hgc_vga_video|hcount[7], schematic, 1
instance = comp, \hgc_vga_video|Equal0~2\, hgc_vga_video|Equal0~2, schematic, 1
instance = comp, \hgc_vga_video|Add1~16\, hgc_vga_video|Add1~16, schematic, 1
instance = comp, \hgc_vga_video|hcount~1\, hgc_vga_video|hcount~1, schematic, 1
instance = comp, \hgc_vga_video|hcount[8]\, hgc_vga_video|hcount[8], schematic, 1
instance = comp, \hgc_vga_video|Add1~18\, hgc_vga_video|Add1~18, schematic, 1
instance = comp, \hgc_vga_video|hcount~0\, hgc_vga_video|hcount~0, schematic, 1
instance = comp, \hgc_vga_video|hcount[9]\, hgc_vga_video|hcount[9], schematic, 1
instance = comp, \hgc_vga_video|Add1~20\, hgc_vga_video|Add1~20, schematic, 1
instance = comp, \hgc_vga_video|hcount[10]\, hgc_vga_video|hcount[10], schematic, 1
instance = comp, \hgc_vga_video|Add1~22\, hgc_vga_video|Add1~22, schematic, 1
instance = comp, \hgc_vga_video|hcount[11]\, hgc_vga_video|hcount[11], schematic, 1
instance = comp, \hgc_vga_video|Add1~24\, hgc_vga_video|Add1~24, schematic, 1
instance = comp, \hgc_vga_video|hcount[12]\, hgc_vga_video|hcount[12], schematic, 1
instance = comp, \hgc_vga_video|Add1~26\, hgc_vga_video|Add1~26, schematic, 1
instance = comp, \hgc_vga_video|hcount[13]\, hgc_vga_video|hcount[13], schematic, 1
instance = comp, \hgc_vga_video|Add1~28\, hgc_vga_video|Add1~28, schematic, 1
instance = comp, \hgc_vga_video|hcount[14]\, hgc_vga_video|hcount[14], schematic, 1
instance = comp, \hgc_vga_video|Add1~30\, hgc_vga_video|Add1~30, schematic, 1
instance = comp, \hgc_vga_video|hcount[15]\, hgc_vga_video|hcount[15], schematic, 1
instance = comp, \hgc_vga_video|Equal0~0\, hgc_vga_video|Equal0~0, schematic, 1
instance = comp, \hgc_vga_video|process_5~0\, hgc_vga_video|process_5~0, schematic, 1
instance = comp, \hgc_vga_video|Equal0~1\, hgc_vga_video|Equal0~1, schematic, 1
instance = comp, \hgc_vga_video|Equal0~3\, hgc_vga_video|Equal0~3, schematic, 1
instance = comp, \hgc_vga_video|hcount~3\, hgc_vga_video|hcount~3, schematic, 1
instance = comp, \hgc_vga_video|hcount[0]\, hgc_vga_video|hcount[0], schematic, 1
instance = comp, \hgc_vga_video|Add1~0\, hgc_vga_video|Add1~0, schematic, 1
instance = comp, \hgc_vga_video|Add1~2\, hgc_vga_video|Add1~2, schematic, 1
instance = comp, \hgc_vga_video|hcount[1]\, hgc_vga_video|hcount[1], schematic, 1
instance = comp, \hgc_vga_video|Add1~4\, hgc_vga_video|Add1~4, schematic, 1
instance = comp, \hgc_vga_video|hcount[2]\, hgc_vga_video|hcount[2], schematic, 1
instance = comp, \hgc_vga_video|Add1~6\, hgc_vga_video|Add1~6, schematic, 1
instance = comp, \hgc_vga_video|hcount[3]\, hgc_vga_video|hcount[3], schematic, 1
instance = comp, \hgc_vga_video|Add1~8\, hgc_vga_video|Add1~8, schematic, 1
instance = comp, \hgc_vga_video|hcount[4]\, hgc_vga_video|hcount[4], schematic, 1
instance = comp, \hgc_vga_video|Add1~10\, hgc_vga_video|Add1~10, schematic, 1
instance = comp, \hgc_vga_video|hcount[5]\, hgc_vga_video|hcount[5], schematic, 1
instance = comp, \hgc_vga_video|hcount[6]\, hgc_vga_video|hcount[6], schematic, 1
instance = comp, \hgc_vga_video|Equal5~0\, hgc_vga_video|Equal5~0, schematic, 1
instance = comp, \hgc_vga_video|Equal0~4\, hgc_vga_video|Equal0~4, schematic, 1
instance = comp, \hgc_vga_video|Equal5~1\, hgc_vga_video|Equal5~1, schematic, 1
instance = comp, \hgc_vga_video|rd_req~0\, hgc_vga_video|rd_req~0, schematic, 1
instance = comp, \hgc_sync_level|hblank~0\, hgc_sync_level|hblank~0, schematic, 1
instance = comp, \hgc_sync_level|hblank\, hgc_sync_level|hblank, schematic, 1
instance = comp, \hgc_genlock|vcount[0]~14\, hgc_genlock|vcount[0]~14, schematic, 1
instance = comp, \ega_sync_level|vblank~0\, ega_sync_level|vblank~0, schematic, 1
instance = comp, \ega_sync_level|vblank\, ega_sync_level|vblank, schematic, 1
instance = comp, \hgc_genlock|vcount~42\, hgc_genlock|vcount~42, schematic, 1
instance = comp, \hgc_genlock|vcount[0]\, hgc_genlock|vcount[0], schematic, 1
instance = comp, \hgc_genlock|vcount[1]~16\, hgc_genlock|vcount[1]~16, schematic, 1
instance = comp, \hgc_genlock|vcount[1]\, hgc_genlock|vcount[1], schematic, 1
instance = comp, \hgc_genlock|vcount[2]~18\, hgc_genlock|vcount[2]~18, schematic, 1
instance = comp, \hgc_genlock|vcount[2]\, hgc_genlock|vcount[2], schematic, 1
instance = comp, \hgc_genlock|vcount[3]~20\, hgc_genlock|vcount[3]~20, schematic, 1
instance = comp, \hgc_genlock|vcount[3]\, hgc_genlock|vcount[3], schematic, 1
instance = comp, \hgc_genlock|vcount[4]~22\, hgc_genlock|vcount[4]~22, schematic, 1
instance = comp, \hgc_genlock|vcount[4]\, hgc_genlock|vcount[4], schematic, 1
instance = comp, \hgc_genlock|vcount[5]~24\, hgc_genlock|vcount[5]~24, schematic, 1
instance = comp, \hgc_genlock|vcount[5]\, hgc_genlock|vcount[5], schematic, 1
instance = comp, \hgc_genlock|vcount[6]~26\, hgc_genlock|vcount[6]~26, schematic, 1
instance = comp, \hgc_genlock|vcount[6]\, hgc_genlock|vcount[6], schematic, 1
instance = comp, \hgc_genlock|vcount[7]~28\, hgc_genlock|vcount[7]~28, schematic, 1
instance = comp, \hgc_genlock|vcount[7]\, hgc_genlock|vcount[7], schematic, 1
instance = comp, \hgc_genlock|vcount[8]~30\, hgc_genlock|vcount[8]~30, schematic, 1
instance = comp, \hgc_genlock|vcount[8]\, hgc_genlock|vcount[8], schematic, 1
instance = comp, \hgc_genlock|vcount[9]~32\, hgc_genlock|vcount[9]~32, schematic, 1
instance = comp, \hgc_genlock|vcount[9]\, hgc_genlock|vcount[9], schematic, 1
instance = comp, \hgc_genlock|vcount[10]~34\, hgc_genlock|vcount[10]~34, schematic, 1
instance = comp, \hgc_genlock|vcount[10]\, hgc_genlock|vcount[10], schematic, 1
instance = comp, \hgc_genlock|vcount[11]~36\, hgc_genlock|vcount[11]~36, schematic, 1
instance = comp, \hgc_genlock|vcount[11]\, hgc_genlock|vcount[11], schematic, 1
instance = comp, \hgc_genlock|vcount[12]~38\, hgc_genlock|vcount[12]~38, schematic, 1
instance = comp, \hgc_genlock|vcount[12]\, hgc_genlock|vcount[12], schematic, 1
instance = comp, \hgc_genlock|vcount[13]~40\, hgc_genlock|vcount[13]~40, schematic, 1
instance = comp, \hgc_genlock|vcount[13]\, hgc_genlock|vcount[13], schematic, 1
instance = comp, \hgc_genlock|process_13~0\, hgc_genlock|process_13~0, schematic, 1
instance = comp, \hgc_genlock|process_13~1\, hgc_genlock|process_13~1, schematic, 1
instance = comp, \hgc_genlock|process_13~2\, hgc_genlock|process_13~2, schematic, 1
instance = comp, \hgc_genlock|process_13~3\, hgc_genlock|process_13~3, schematic, 1
instance = comp, \hgc_genlock|process_13~4\, hgc_genlock|process_13~4, schematic, 1
instance = comp, \hgc_genlock|store_trg~0\, hgc_genlock|store_trg~0, schematic, 1
instance = comp, \hgc_genlock|store_trg\, hgc_genlock|store_trg, schematic, 1
instance = comp, \hgc_genlock|wr_req~0\, hgc_genlock|wr_req~0, schematic, 1
instance = comp, \hgc_sync_level|video_enable~clkctrl\, hgc_sync_level|video_enable~clkctrl, schematic, 1
instance = comp, \hgc_sram|wr_ack\, hgc_sram|wr_ack, schematic, 1
instance = comp, \hgc_genlock|wr_req\, hgc_genlock|wr_req, schematic, 1
instance = comp, \hgc_sram|Add0~10\, hgc_sram|Add0~10, schematic, 1
instance = comp, \hgc_sram|Add0~12\, hgc_sram|Add0~12, schematic, 1
instance = comp, \hgc_sram|Selector5~0\, hgc_sram|Selector5~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[6]\, hgc_sram|SramRoutineSeq[6], schematic, 1
instance = comp, \hgc_sram|Add0~14\, hgc_sram|Add0~14, schematic, 1
instance = comp, \hgc_sram|Selector4~0\, hgc_sram|Selector4~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[7]\, hgc_sram|SramRoutineSeq[7], schematic, 1
instance = comp, \hgc_sram|Equal0~0\, hgc_sram|Equal0~0, schematic, 1
instance = comp, \hgc_sram|Equal0~1\, hgc_sram|Equal0~1, schematic, 1
instance = comp, \hgc_sram|Add0~16\, hgc_sram|Add0~16, schematic, 1
instance = comp, \hgc_sram|Selector3~0\, hgc_sram|Selector3~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[8]\, hgc_sram|SramRoutineSeq[8], schematic, 1
instance = comp, \hgc_sram|Add0~18\, hgc_sram|Add0~18, schematic, 1
instance = comp, \hgc_sram|Selector2~0\, hgc_sram|Selector2~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[9]\, hgc_sram|SramRoutineSeq[9], schematic, 1
instance = comp, \hgc_sram|Add0~20\, hgc_sram|Add0~20, schematic, 1
instance = comp, \hgc_sram|Selector1~0\, hgc_sram|Selector1~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[10]\, hgc_sram|SramRoutineSeq[10], schematic, 1
instance = comp, \hgc_sram|LessThan0~0\, hgc_sram|LessThan0~0, schematic, 1
instance = comp, \hgc_sram|Equal0~2\, hgc_sram|Equal0~2, schematic, 1
instance = comp, \hgc_sram|Equal0~3\, hgc_sram|Equal0~3, schematic, 1
instance = comp, \hgc_sram|Equal0~4\, hgc_sram|Equal0~4, schematic, 1
instance = comp, \hgc_sram|LessThan1~0\, hgc_sram|LessThan1~0, schematic, 1
instance = comp, \hgc_sram|LessThan0~1\, hgc_sram|LessThan0~1, schematic, 1
instance = comp, \hgc_sram|load_col~0\, hgc_sram|load_col~0, schematic, 1
instance = comp, \hgc_sram|SramRoutine.SramRoutine_Idle~0\, hgc_sram|SramRoutine.SramRoutine_Idle~0, schematic, 1
instance = comp, \hgc_sram|SramRoutine.SramRoutine_Idle~feeder\, hgc_sram|SramRoutine.SramRoutine_Idle~feeder, schematic, 1
instance = comp, \hgc_sram|Equal0~5\, hgc_sram|Equal0~5, schematic, 1
instance = comp, \hgc_sram|store_col~18\, hgc_sram|store_col~18, schematic, 1
instance = comp, \hgc_sram|SramRoutine.SramRoutine_Idle\, hgc_sram|SramRoutine.SramRoutine_Idle, schematic, 1
instance = comp, \hgc_sram|Selector31~0\, hgc_sram|Selector31~0, schematic, 1
instance = comp, \hgc_sram|SramRoutine.SramRoutine_Load\, hgc_sram|SramRoutine.SramRoutine_Load, schematic, 1
instance = comp, \hgc_sram|Selector11~0\, hgc_sram|Selector11~0, schematic, 1
instance = comp, \hgc_sram|Selector11~2\, hgc_sram|Selector11~2, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[0]\, hgc_sram|SramRoutineSeq[0], schematic, 1
instance = comp, \hgc_sram|Add0~0\, hgc_sram|Add0~0, schematic, 1
instance = comp, \hgc_sram|Add0~2\, hgc_sram|Add0~2, schematic, 1
instance = comp, \hgc_sram|Selector10~0\, hgc_sram|Selector10~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[1]\, hgc_sram|SramRoutineSeq[1], schematic, 1
instance = comp, \hgc_sram|Add0~4\, hgc_sram|Add0~4, schematic, 1
instance = comp, \hgc_sram|Selector9~0\, hgc_sram|Selector9~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[2]\, hgc_sram|SramRoutineSeq[2], schematic, 1
instance = comp, \hgc_sram|Add0~6\, hgc_sram|Add0~6, schematic, 1
instance = comp, \hgc_sram|Selector8~0\, hgc_sram|Selector8~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[3]\, hgc_sram|SramRoutineSeq[3], schematic, 1
instance = comp, \hgc_sram|Add0~8\, hgc_sram|Add0~8, schematic, 1
instance = comp, \hgc_sram|Selector7~0\, hgc_sram|Selector7~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[4]\, hgc_sram|SramRoutineSeq[4], schematic, 1
instance = comp, \hgc_sram|Selector6~0\, hgc_sram|Selector6~0, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[5]\, hgc_sram|SramRoutineSeq[5], schematic, 1
instance = comp, \hgc_sram|LessThan1~2\, hgc_sram|LessThan1~2, schematic, 1
instance = comp, \hgc_sram|LessThan1~1\, hgc_sram|LessThan1~1, schematic, 1
instance = comp, \hgc_sram|LessThan1~3\, hgc_sram|LessThan1~3, schematic, 1
instance = comp, \hgc_sram|Selector11~1\, hgc_sram|Selector11~1, schematic, 1
instance = comp, \hgc_sram|Add0~22\, hgc_sram|Add0~22, schematic, 1
instance = comp, \hgc_sram|Selector0~1\, hgc_sram|Selector0~1, schematic, 1
instance = comp, \hgc_sram|SramRoutineSeq[11]\, hgc_sram|SramRoutineSeq[11], schematic, 1
instance = comp, \hgc_sram|LessThan0~2\, hgc_sram|LessThan0~2, schematic, 1
instance = comp, \hgc_sram|rd_ack\, hgc_sram|rd_ack, schematic, 1
instance = comp, \hgc_vga_video|rd_req\, hgc_vga_video|rd_req, schematic, 1
instance = comp, \hgc_sram|Selector32~0\, hgc_sram|Selector32~0, schematic, 1
instance = comp, \hgc_sram|SramRoutine.SramRoutine_Store\, hgc_sram|SramRoutine.SramRoutine_Store, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]~11\, hgc_sram|SramAddress[0]~11, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]~12\, hgc_sram|SramAddress[0]~12, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]~10\, hgc_sram|SramAddress[0]~10, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]~13\, hgc_sram|SramAddress[0]~13, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]~14\, hgc_sram|SramAddress[0]~14, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]~15\, hgc_sram|SramAddress[0]~15, schematic, 1
instance = comp, \hgc_sram|SramAddress[0]\, hgc_sram|SramAddress[0], schematic, 1
instance = comp, \hgc_sram|SramAdr[0]~0\, hgc_sram|SramAdr[0]~0, schematic, 1
instance = comp, \hgc_sram|Selector0~0\, hgc_sram|Selector0~0, schematic, 1
instance = comp, \hgc_sram|SramAdr[0]\, hgc_sram|SramAdr[0], schematic, 1
instance = comp, \hgc_sram|SramAdr[12]~enfeeder\, hgc_sram|SramAdr[12]~enfeeder, schematic, 1
instance = comp, \hgc_sram|SramAdr[12]~en\, hgc_sram|SramAdr[12]~en, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~15\, cga_sram|SramAddress[0]~15, schematic, 1
instance = comp, \cga_sram|store_col[1]~1\, cga_sram|store_col[1]~1, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~12\, cga_sram|SramAddress[0]~12, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~13\, cga_sram|SramAddress[0]~13, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~14\, cga_sram|SramAddress[0]~14, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~28\, cga_sram|SramAddress[0]~28, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~16\, cga_sram|SramAddress[0]~16, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~17\, cga_sram|SramAddress[0]~17, schematic, 1
instance = comp, \cga_sram|SramAddress[0]~18\, cga_sram|SramAddress[0]~18, schematic, 1
instance = comp, \cga_sram|SramAddress[0]\, cga_sram|SramAddress[0], schematic, 1
instance = comp, \cga_sram|SramAdr[0]~0\, cga_sram|SramAdr[0]~0, schematic, 1
instance = comp, \cga_sram|SramAdr[0]\, cga_sram|SramAdr[0], schematic, 1
instance = comp, \ega_sram|pMemAdr[0]~18\, ega_sram|pMemAdr[0]~18, schematic, 1
instance = comp, \mda_sram|Add0~0\, mda_sram|Add0~0, schematic, 1
instance = comp, \mda_sram|Add0~2\, mda_sram|Add0~2, schematic, 1
instance = comp, \mda_sram|Add0~4\, mda_sram|Add0~4, schematic, 1
instance = comp, \mda_sram|Selector9~0\, mda_sram|Selector9~0, schematic, 1
instance = comp, \mda_sync_level|hcount[0]~16\, mda_sync_level|hcount[0]~16, schematic, 1
instance = comp, \mda_sync_level|peak~3\, mda_sync_level|peak~3, schematic, 1
instance = comp, \mda_sync_level|peak[4]\, mda_sync_level|peak[4], schematic, 1
instance = comp, \mda_sync_level|peak~7\, mda_sync_level|peak~7, schematic, 1
instance = comp, \mda_sync_level|peak[0]\, mda_sync_level|peak[0], schematic, 1
instance = comp, \mda_sync_level|Add1~0\, mda_sync_level|Add1~0, schematic, 1
instance = comp, \mda_sync_level|Add1~2\, mda_sync_level|Add1~2, schematic, 1
instance = comp, \mda_sync_level|peak~6\, mda_sync_level|peak~6, schematic, 1
instance = comp, \mda_sync_level|peak[1]\, mda_sync_level|peak[1], schematic, 1
instance = comp, \mda_sync_level|Add1~4\, mda_sync_level|Add1~4, schematic, 1
instance = comp, \mda_sync_level|peak~5\, mda_sync_level|peak~5, schematic, 1
instance = comp, \mda_sync_level|peak[2]\, mda_sync_level|peak[2], schematic, 1
instance = comp, \mda_sync_level|Add1~6\, mda_sync_level|Add1~6, schematic, 1
instance = comp, \mda_sync_level|peak~4\, mda_sync_level|peak~4, schematic, 1
instance = comp, \mda_sync_level|peak[3]\, mda_sync_level|peak[3], schematic, 1
instance = comp, \mda_sync_level|Add1~8\, mda_sync_level|Add1~8, schematic, 1
instance = comp, \mda_sync_level|peak~1\, mda_sync_level|peak~1, schematic, 1
instance = comp, \mda_sync_level|peak[6]\, mda_sync_level|peak[6], schematic, 1
instance = comp, \mda_sync_level|Add1~10\, mda_sync_level|Add1~10, schematic, 1
instance = comp, \mda_sync_level|peak~2\, mda_sync_level|peak~2, schematic, 1
instance = comp, \mda_sync_level|peak[5]\, mda_sync_level|peak[5], schematic, 1
instance = comp, \mda_sync_level|Add1~12\, mda_sync_level|Add1~12, schematic, 1
instance = comp, \mda_sync_level|peak~0\, mda_sync_level|peak~0, schematic, 1
instance = comp, \mda_sync_level|peak[7]\, mda_sync_level|peak[7], schematic, 1
instance = comp, \mda_sync_level|Add1~14\, mda_sync_level|Add1~14, schematic, 1
instance = comp, \mda_sync_level|LessThan1~5\, mda_sync_level|LessThan1~5, schematic, 1
instance = comp, \mda_genlock|Add6~0\, mda_genlock|Add6~0, schematic, 1
instance = comp, \mda_genlock|process_0~0\, mda_genlock|process_0~0, schematic, 1
instance = comp, \mda_genlock|Add0~38\, mda_genlock|Add0~38, schematic, 1
instance = comp, \mda_genlock|peak[0]\, mda_genlock|peak[0], schematic, 1
instance = comp, \mda_genlock|Add0~0\, mda_genlock|Add0~0, schematic, 1
instance = comp, \mda_genlock|Add0~2\, mda_genlock|Add0~2, schematic, 1
instance = comp, \mda_genlock|Add0~39\, mda_genlock|Add0~39, schematic, 1
instance = comp, \mda_genlock|peak[1]\, mda_genlock|peak[1], schematic, 1
instance = comp, \mda_genlock|Add0~4\, mda_genlock|Add0~4, schematic, 1
instance = comp, \mda_genlock|Add0~40\, mda_genlock|Add0~40, schematic, 1
instance = comp, \mda_genlock|peak[2]\, mda_genlock|peak[2], schematic, 1
instance = comp, \mda_genlock|Add0~6\, mda_genlock|Add0~6, schematic, 1
instance = comp, \mda_genlock|Add0~41\, mda_genlock|Add0~41, schematic, 1
instance = comp, \mda_genlock|peak[3]\, mda_genlock|peak[3], schematic, 1
instance = comp, \mda_genlock|Add0~8\, mda_genlock|Add0~8, schematic, 1
instance = comp, \mda_genlock|Add0~42\, mda_genlock|Add0~42, schematic, 1
instance = comp, \mda_genlock|peak[4]\, mda_genlock|peak[4], schematic, 1
instance = comp, \mda_genlock|Add0~10\, mda_genlock|Add0~10, schematic, 1
instance = comp, \mda_genlock|Add0~43\, mda_genlock|Add0~43, schematic, 1
instance = comp, \mda_genlock|peak[5]\, mda_genlock|peak[5], schematic, 1
instance = comp, \mda_genlock|Add0~12\, mda_genlock|Add0~12, schematic, 1
instance = comp, \mda_genlock|Add0~44\, mda_genlock|Add0~44, schematic, 1
instance = comp, \mda_genlock|peak[6]\, mda_genlock|peak[6], schematic, 1
instance = comp, \mda_genlock|Add0~14\, mda_genlock|Add0~14, schematic, 1
instance = comp, \mda_genlock|Add0~45\, mda_genlock|Add0~45, schematic, 1
instance = comp, \mda_genlock|peak[7]\, mda_genlock|peak[7], schematic, 1
instance = comp, \mda_genlock|Add0~16\, mda_genlock|Add0~16, schematic, 1
instance = comp, \mda_genlock|Add0~46\, mda_genlock|Add0~46, schematic, 1
instance = comp, \mda_genlock|peak[8]\, mda_genlock|peak[8], schematic, 1
instance = comp, \mda_genlock|Add0~18\, mda_genlock|Add0~18, schematic, 1
instance = comp, \mda_genlock|Add0~47\, mda_genlock|Add0~47, schematic, 1
instance = comp, \mda_genlock|peak[9]\, mda_genlock|peak[9], schematic, 1
instance = comp, \mda_genlock|Add0~20\, mda_genlock|Add0~20, schematic, 1
instance = comp, \mda_genlock|Add0~22\, mda_genlock|Add0~22, schematic, 1
instance = comp, \mda_genlock|Add0~49\, mda_genlock|Add0~49, schematic, 1
instance = comp, \mda_genlock|peak[11]\, mda_genlock|peak[11], schematic, 1
instance = comp, \mda_genlock|Add0~24\, mda_genlock|Add0~24, schematic, 1
instance = comp, \mda_genlock|Add0~50\, mda_genlock|Add0~50, schematic, 1
instance = comp, \mda_genlock|peak[12]\, mda_genlock|peak[12], schematic, 1
instance = comp, \mda_genlock|Add0~26\, mda_genlock|Add0~26, schematic, 1
instance = comp, \mda_genlock|Add0~51\, mda_genlock|Add0~51, schematic, 1
instance = comp, \mda_genlock|peak[13]\, mda_genlock|peak[13], schematic, 1
instance = comp, \mda_genlock|Add0~28\, mda_genlock|Add0~28, schematic, 1
instance = comp, \mda_genlock|Add0~52\, mda_genlock|Add0~52, schematic, 1
instance = comp, \mda_genlock|peak[14]\, mda_genlock|peak[14], schematic, 1
instance = comp, \mda_genlock|Add0~30\, mda_genlock|Add0~30, schematic, 1
instance = comp, \mda_genlock|Add0~53\, mda_genlock|Add0~53, schematic, 1
instance = comp, \mda_genlock|peak[15]\, mda_genlock|peak[15], schematic, 1
instance = comp, \mda_genlock|Add0~32\, mda_genlock|Add0~32, schematic, 1
instance = comp, \mda_genlock|Add0~37\, mda_genlock|Add0~37, schematic, 1
instance = comp, \mda_genlock|peak[16]\, mda_genlock|peak[16], schematic, 1
instance = comp, \mda_genlock|Add0~34\, mda_genlock|Add0~34, schematic, 1
instance = comp, \mda_genlock|Add0~36\, mda_genlock|Add0~36, schematic, 1
instance = comp, \mda_genlock|peak[17]\, mda_genlock|peak[17], schematic, 1
instance = comp, \mda_genlock|peak~0\, mda_genlock|peak~0, schematic, 1
instance = comp, \mda_genlock|Add0~48\, mda_genlock|Add0~48, schematic, 1
instance = comp, \mda_genlock|peak[10]\, mda_genlock|peak[10], schematic, 1
instance = comp, \mda_genlock|LessThan0~2\, mda_genlock|LessThan0~2, schematic, 1
instance = comp, \mda_genlock|LessThan0~0\, mda_genlock|LessThan0~0, schematic, 1
instance = comp, \mda_genlock|LessThan0~1\, mda_genlock|LessThan0~1, schematic, 1
instance = comp, \mda_genlock|LessThan0~3\, mda_genlock|LessThan0~3, schematic, 1
instance = comp, \mda_genlock|LessThan0~4\, mda_genlock|LessThan0~4, schematic, 1
instance = comp, \mda_genlock|adj_trg_reset~0\, mda_genlock|adj_trg_reset~0, schematic, 1
instance = comp, \mda_genlock|latch~0\, mda_genlock|latch~0, schematic, 1
instance = comp, \mda_genlock|latch\, mda_genlock|latch, schematic, 1
instance = comp, \mda_genlock|adj_trg_reset~1\, mda_genlock|adj_trg_reset~1, schematic, 1
instance = comp, \mda_genlock|adj_trg_reset\, mda_genlock|adj_trg_reset, schematic, 1
instance = comp, \mda_genlock|sample_ticks[0]\, mda_genlock|sample_ticks[0], schematic, 1
instance = comp, \mda_genlock|Add6~2\, mda_genlock|Add6~2, schematic, 1
instance = comp, \mda_genlock|sample_ticks[1]~1\, mda_genlock|sample_ticks[1]~1, schematic, 1
instance = comp, \mda_genlock|sample_ticks[1]\, mda_genlock|sample_ticks[1], schematic, 1
instance = comp, \mda_genlock|Add6~4\, mda_genlock|Add6~4, schematic, 1
instance = comp, \mda_genlock|sample_ticks[2]~0\, mda_genlock|sample_ticks[2]~0, schematic, 1
instance = comp, \mda_genlock|sample_ticks[2]\, mda_genlock|sample_ticks[2], schematic, 1
instance = comp, \mda_genlock|Add6~6\, mda_genlock|Add6~6, schematic, 1
instance = comp, \mda_genlock|sample_ticks[3]\, mda_genlock|sample_ticks[3], schematic, 1
instance = comp, \mda_genlock|Add6~8\, mda_genlock|Add6~8, schematic, 1
instance = comp, \mda_genlock|sample_ticks[4]\, mda_genlock|sample_ticks[4], schematic, 1
instance = comp, \mda_genlock|hsync_ticks[2]\, mda_genlock|hsync_ticks[2], schematic, 1
instance = comp, \mda_sync_level|hsync_adjust[2]\, mda_sync_level|hsync_adjust[2], schematic, 1
instance = comp, \mda_genlock|hsync_ticks[1]\, mda_genlock|hsync_ticks[1], schematic, 1
instance = comp, \mda_sync_level|hsync_adjust[1]\, mda_sync_level|hsync_adjust[1], schematic, 1
instance = comp, \mda_genlock|hsync_ticks[0]~0\, mda_genlock|hsync_ticks[0]~0, schematic, 1
instance = comp, \mda_genlock|hsync_ticks[0]\, mda_genlock|hsync_ticks[0], schematic, 1
instance = comp, \mda_sync_level|hsync_adjust[0]\, mda_sync_level|hsync_adjust[0], schematic, 1
instance = comp, \mda_sync_level|LessThan1~3\, mda_sync_level|LessThan1~3, schematic, 1
instance = comp, \mda_sync_level|LessThan1~4\, mda_sync_level|LessThan1~4, schematic, 1
instance = comp, \mda_sync_level|Add1~16\, mda_sync_level|Add1~16, schematic, 1
instance = comp, \mda_sync_level|LessThan1~1\, mda_sync_level|LessThan1~1, schematic, 1
instance = comp, \mda_sync_level|LessThan1~0\, mda_sync_level|LessThan1~0, schematic, 1
instance = comp, \mda_sync_level|LessThan1~2\, mda_sync_level|LessThan1~2, schematic, 1
instance = comp, \mda_sync_level|LessThan1~6\, mda_sync_level|LessThan1~6, schematic, 1
instance = comp, \mda_sync_level|sync~0\, mda_sync_level|sync~0, schematic, 1
instance = comp, \mda_sync_level|sync\, mda_sync_level|sync, schematic, 1
instance = comp, \mda_sync_level|hcount~18\, mda_sync_level|hcount~18, schematic, 1
instance = comp, \mda_sync_level|hcount~19\, mda_sync_level|hcount~19, schematic, 1
instance = comp, \mda_sync_level|hcount[0]\, mda_sync_level|hcount[0], schematic, 1
instance = comp, \mda_sync_level|hcount[1]~20\, mda_sync_level|hcount[1]~20, schematic, 1
instance = comp, \mda_sync_level|hcount[1]\, mda_sync_level|hcount[1], schematic, 1
instance = comp, \mda_sync_level|hcount[2]~22\, mda_sync_level|hcount[2]~22, schematic, 1
instance = comp, \mda_sync_level|hcount[2]\, mda_sync_level|hcount[2], schematic, 1
instance = comp, \mda_sync_level|hcount[3]~24\, mda_sync_level|hcount[3]~24, schematic, 1
instance = comp, \mda_sync_level|hcount[3]\, mda_sync_level|hcount[3], schematic, 1
instance = comp, \mda_sync_level|Equal0~0\, mda_sync_level|Equal0~0, schematic, 1
instance = comp, \mda_sync_level|hcount[4]~26\, mda_sync_level|hcount[4]~26, schematic, 1
instance = comp, \mda_sync_level|hcount[4]\, mda_sync_level|hcount[4], schematic, 1
instance = comp, \mda_sync_level|hcount[5]~28\, mda_sync_level|hcount[5]~28, schematic, 1
instance = comp, \mda_sync_level|hcount[5]\, mda_sync_level|hcount[5], schematic, 1
instance = comp, \mda_sync_level|hcount[6]~30\, mda_sync_level|hcount[6]~30, schematic, 1
instance = comp, \mda_sync_level|hcount[6]\, mda_sync_level|hcount[6], schematic, 1
instance = comp, \mda_sync_level|hcount[7]~32\, mda_sync_level|hcount[7]~32, schematic, 1
instance = comp, \mda_sync_level|hcount[7]\, mda_sync_level|hcount[7], schematic, 1
instance = comp, \mda_sync_level|hcount[8]~34\, mda_sync_level|hcount[8]~34, schematic, 1
instance = comp, \mda_sync_level|hcount[8]\, mda_sync_level|hcount[8], schematic, 1
instance = comp, \mda_sync_level|hcount[9]~36\, mda_sync_level|hcount[9]~36, schematic, 1
instance = comp, \mda_sync_level|hcount[9]\, mda_sync_level|hcount[9], schematic, 1
instance = comp, \mda_sync_level|hcount[10]~38\, mda_sync_level|hcount[10]~38, schematic, 1
instance = comp, \mda_sync_level|hcount[10]\, mda_sync_level|hcount[10], schematic, 1
instance = comp, \mda_sync_level|hcount[11]~40\, mda_sync_level|hcount[11]~40, schematic, 1
instance = comp, \mda_sync_level|hcount[11]\, mda_sync_level|hcount[11], schematic, 1
instance = comp, \mda_sync_level|Equal0~2\, mda_sync_level|Equal0~2, schematic, 1
instance = comp, \mda_sync_level|Equal0~1\, mda_sync_level|Equal0~1, schematic, 1
instance = comp, \mda_sync_level|hcount[12]~42\, mda_sync_level|hcount[12]~42, schematic, 1
instance = comp, \mda_sync_level|hcount[12]\, mda_sync_level|hcount[12], schematic, 1
instance = comp, \mda_sync_level|hcount[13]~44\, mda_sync_level|hcount[13]~44, schematic, 1
instance = comp, \mda_sync_level|hcount[13]\, mda_sync_level|hcount[13], schematic, 1
instance = comp, \mda_sync_level|hcount[14]~46\, mda_sync_level|hcount[14]~46, schematic, 1
instance = comp, \mda_sync_level|hcount[14]\, mda_sync_level|hcount[14], schematic, 1
instance = comp, \mda_sync_level|hcount[15]~48\, mda_sync_level|hcount[15]~48, schematic, 1
instance = comp, \mda_sync_level|hcount[15]\, mda_sync_level|hcount[15], schematic, 1
instance = comp, \mda_sync_level|Equal0~3\, mda_sync_level|Equal0~3, schematic, 1
instance = comp, \mda_sync_level|Equal0~4\, mda_sync_level|Equal0~4, schematic, 1
instance = comp, \mda_sync_level|video_enable~0\, mda_sync_level|video_enable~0, schematic, 1
instance = comp, \mda_sync_level|video_enable\, mda_sync_level|video_enable, schematic, 1
instance = comp, \mda_sync_level|video_enable~clkctrl\, mda_sync_level|video_enable~clkctrl, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[2]\, mda_sram|SramRoutineSeq[2], schematic, 1
instance = comp, \mda_sram|Add0~6\, mda_sram|Add0~6, schematic, 1
instance = comp, \mda_sram|Selector8~0\, mda_sram|Selector8~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[3]\, mda_sram|SramRoutineSeq[3], schematic, 1
instance = comp, \mda_sram|Add0~8\, mda_sram|Add0~8, schematic, 1
instance = comp, \mda_sram|Selector7~0\, mda_sram|Selector7~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[4]\, mda_sram|SramRoutineSeq[4], schematic, 1
instance = comp, \mda_sram|Add0~10\, mda_sram|Add0~10, schematic, 1
instance = comp, \mda_sram|Selector6~0\, mda_sram|Selector6~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[5]\, mda_sram|SramRoutineSeq[5], schematic, 1
instance = comp, \mda_sram|Add0~12\, mda_sram|Add0~12, schematic, 1
instance = comp, \mda_sram|Selector5~0\, mda_sram|Selector5~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[6]\, mda_sram|SramRoutineSeq[6], schematic, 1
instance = comp, \mda_sram|Add0~14\, mda_sram|Add0~14, schematic, 1
instance = comp, \mda_sram|Selector4~0\, mda_sram|Selector4~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[7]\, mda_sram|SramRoutineSeq[7], schematic, 1
instance = comp, \mda_sram|Add0~16\, mda_sram|Add0~16, schematic, 1
instance = comp, \mda_sram|Selector3~0\, mda_sram|Selector3~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[8]\, mda_sram|SramRoutineSeq[8], schematic, 1
instance = comp, \mda_sram|Add0~18\, mda_sram|Add0~18, schematic, 1
instance = comp, \mda_sram|Selector2~0\, mda_sram|Selector2~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[9]\, mda_sram|SramRoutineSeq[9], schematic, 1
instance = comp, \mda_sram|Add0~20\, mda_sram|Add0~20, schematic, 1
instance = comp, \mda_sram|Selector1~0\, mda_sram|Selector1~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[10]\, mda_sram|SramRoutineSeq[10], schematic, 1
instance = comp, \mda_sram|Add0~22\, mda_sram|Add0~22, schematic, 1
instance = comp, \mda_sram|Selector0~1\, mda_sram|Selector0~1, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[11]\, mda_sram|SramRoutineSeq[11], schematic, 1
instance = comp, \mda_sram|LessThan1~4\, mda_sram|LessThan1~4, schematic, 1
instance = comp, \mda_sram|LessThan1~3\, mda_sram|LessThan1~3, schematic, 1
instance = comp, \mda_sram|LessThan1~5\, mda_sram|LessThan1~5, schematic, 1
instance = comp, \mda_sram|LessThan1~6\, mda_sram|LessThan1~6, schematic, 1
instance = comp, \mda_vga_video|Add1~4\, mda_vga_video|Add1~4, schematic, 1
instance = comp, \mda_vga_video|Add1~6\, mda_vga_video|Add1~6, schematic, 1
instance = comp, \mda_vga_video|hcount[3]\, mda_vga_video|hcount[3], schematic, 1
instance = comp, \mda_vga_video|Add1~8\, mda_vga_video|Add1~8, schematic, 1
instance = comp, \mda_vga_video|hcount[4]\, mda_vga_video|hcount[4], schematic, 1
instance = comp, \mda_vga_video|Add1~10\, mda_vga_video|Add1~10, schematic, 1
instance = comp, \mda_vga_video|hcount[5]\, mda_vga_video|hcount[5], schematic, 1
instance = comp, \mda_vga_video|Add1~12\, mda_vga_video|Add1~12, schematic, 1
instance = comp, \mda_vga_video|hcount[6]\, mda_vga_video|hcount[6], schematic, 1
instance = comp, \mda_vga_video|Add1~14\, mda_vga_video|Add1~14, schematic, 1
instance = comp, \mda_vga_video|hcount~2\, mda_vga_video|hcount~2, schematic, 1
instance = comp, \mda_vga_video|hcount[7]\, mda_vga_video|hcount[7], schematic, 1
instance = comp, \mda_vga_video|Equal0~2\, mda_vga_video|Equal0~2, schematic, 1
instance = comp, \mda_vga_video|Add1~16\, mda_vga_video|Add1~16, schematic, 1
instance = comp, \mda_vga_video|hcount~1\, mda_vga_video|hcount~1, schematic, 1
instance = comp, \mda_vga_video|hcount[8]\, mda_vga_video|hcount[8], schematic, 1
instance = comp, \mda_vga_video|Add1~18\, mda_vga_video|Add1~18, schematic, 1
instance = comp, \mda_vga_video|hcount~0\, mda_vga_video|hcount~0, schematic, 1
instance = comp, \mda_vga_video|hcount[9]\, mda_vga_video|hcount[9], schematic, 1
instance = comp, \mda_vga_video|Add1~20\, mda_vga_video|Add1~20, schematic, 1
instance = comp, \mda_vga_video|hcount[10]\, mda_vga_video|hcount[10], schematic, 1
instance = comp, \mda_vga_video|Add1~22\, mda_vga_video|Add1~22, schematic, 1
instance = comp, \mda_vga_video|hcount[11]\, mda_vga_video|hcount[11], schematic, 1
instance = comp, \mda_vga_video|Add1~24\, mda_vga_video|Add1~24, schematic, 1
instance = comp, \mda_vga_video|hcount[12]\, mda_vga_video|hcount[12], schematic, 1
instance = comp, \mda_vga_video|Add1~26\, mda_vga_video|Add1~26, schematic, 1
instance = comp, \mda_vga_video|hcount[13]\, mda_vga_video|hcount[13], schematic, 1
instance = comp, \mda_vga_video|Add1~28\, mda_vga_video|Add1~28, schematic, 1
instance = comp, \mda_vga_video|hcount[14]\, mda_vga_video|hcount[14], schematic, 1
instance = comp, \mda_vga_video|Add1~30\, mda_vga_video|Add1~30, schematic, 1
instance = comp, \mda_vga_video|hcount[15]\, mda_vga_video|hcount[15], schematic, 1
instance = comp, \mda_vga_video|Equal0~0\, mda_vga_video|Equal0~0, schematic, 1
instance = comp, \mda_vga_video|process_5~0\, mda_vga_video|process_5~0, schematic, 1
instance = comp, \mda_vga_video|Equal0~1\, mda_vga_video|Equal0~1, schematic, 1
instance = comp, \mda_vga_video|Equal0~3\, mda_vga_video|Equal0~3, schematic, 1
instance = comp, \mda_vga_video|hcount~3\, mda_vga_video|hcount~3, schematic, 1
instance = comp, \mda_vga_video|hcount[0]\, mda_vga_video|hcount[0], schematic, 1
instance = comp, \mda_vga_video|Add1~0\, mda_vga_video|Add1~0, schematic, 1
instance = comp, \mda_vga_video|Add1~2\, mda_vga_video|Add1~2, schematic, 1
instance = comp, \mda_vga_video|hcount[1]\, mda_vga_video|hcount[1], schematic, 1
instance = comp, \mda_vga_video|hcount[2]\, mda_vga_video|hcount[2], schematic, 1
instance = comp, \mda_vga_video|Equal5~2\, mda_vga_video|Equal5~2, schematic, 1
instance = comp, \mda_vga_video|Equal5~0\, mda_vga_video|Equal5~0, schematic, 1
instance = comp, \mda_vga_video|Equal5~1\, mda_vga_video|Equal5~1, schematic, 1
instance = comp, \mda_vga_video|rd_req~0\, mda_vga_video|rd_req~0, schematic, 1
instance = comp, \mda_sram|LessThan1~2\, mda_sram|LessThan1~2, schematic, 1
instance = comp, \mda_sram|LessThan0~1\, mda_sram|LessThan0~1, schematic, 1
instance = comp, \mda_sram|Equal0~0\, mda_sram|Equal0~0, schematic, 1
instance = comp, \mda_sram|Equal0~1\, mda_sram|Equal0~1, schematic, 1
instance = comp, \mda_sram|LessThan0~2\, mda_sram|LessThan0~2, schematic, 1
instance = comp, \mda_sram|LessThan0~0\, mda_sram|LessThan0~0, schematic, 1
instance = comp, \mda_sram|Equal0~2\, mda_sram|Equal0~2, schematic, 1
instance = comp, \mda_sram|Equal0~4\, mda_sram|Equal0~4, schematic, 1
instance = comp, \mda_sram|SramAdr[17]~1\, mda_sram|SramAdr[17]~1, schematic, 1
instance = comp, \mda_sram|Selector31~0\, mda_sram|Selector31~0, schematic, 1
instance = comp, \mda_sram|SramRoutine.SramRoutine_Load\, mda_sram|SramRoutine.SramRoutine_Load, schematic, 1
instance = comp, \mda_sram|rd_ack\, mda_sram|rd_ack, schematic, 1
instance = comp, \mda_vga_video|rd_req\, mda_vga_video|rd_req, schematic, 1
instance = comp, \mda_sync_level|hblank~0\, mda_sync_level|hblank~0, schematic, 1
instance = comp, \mda_sync_level|hblank\, mda_sync_level|hblank, schematic, 1
instance = comp, \mda_genlock|vcount[0]~14\, mda_genlock|vcount[0]~14, schematic, 1
instance = comp, \mda_genlock|vcount~42\, mda_genlock|vcount~42, schematic, 1
instance = comp, \mda_genlock|vcount[0]\, mda_genlock|vcount[0], schematic, 1
instance = comp, \mda_genlock|vcount[1]~16\, mda_genlock|vcount[1]~16, schematic, 1
instance = comp, \mda_genlock|vcount[1]\, mda_genlock|vcount[1], schematic, 1
instance = comp, \mda_genlock|vcount[2]~18\, mda_genlock|vcount[2]~18, schematic, 1
instance = comp, \mda_genlock|vcount[2]\, mda_genlock|vcount[2], schematic, 1
instance = comp, \mda_genlock|vcount[3]~20\, mda_genlock|vcount[3]~20, schematic, 1
instance = comp, \mda_genlock|vcount[3]\, mda_genlock|vcount[3], schematic, 1
instance = comp, \mda_genlock|vcount[4]~22\, mda_genlock|vcount[4]~22, schematic, 1
instance = comp, \mda_genlock|vcount[4]\, mda_genlock|vcount[4], schematic, 1
instance = comp, \mda_genlock|vcount[5]~24\, mda_genlock|vcount[5]~24, schematic, 1
instance = comp, \mda_genlock|vcount[5]\, mda_genlock|vcount[5], schematic, 1
instance = comp, \mda_genlock|vcount[6]~26\, mda_genlock|vcount[6]~26, schematic, 1
instance = comp, \mda_genlock|vcount[6]\, mda_genlock|vcount[6], schematic, 1
instance = comp, \mda_genlock|vcount[7]~28\, mda_genlock|vcount[7]~28, schematic, 1
instance = comp, \mda_genlock|vcount[7]\, mda_genlock|vcount[7], schematic, 1
instance = comp, \mda_genlock|vcount[8]~30\, mda_genlock|vcount[8]~30, schematic, 1
instance = comp, \mda_genlock|vcount[8]\, mda_genlock|vcount[8], schematic, 1
instance = comp, \mda_genlock|vcount[9]~32\, mda_genlock|vcount[9]~32, schematic, 1
instance = comp, \mda_genlock|vcount[9]\, mda_genlock|vcount[9], schematic, 1
instance = comp, \mda_genlock|vcount[10]~34\, mda_genlock|vcount[10]~34, schematic, 1
instance = comp, \mda_genlock|vcount[10]\, mda_genlock|vcount[10], schematic, 1
instance = comp, \mda_genlock|vcount[11]~36\, mda_genlock|vcount[11]~36, schematic, 1
instance = comp, \mda_genlock|vcount[11]\, mda_genlock|vcount[11], schematic, 1
instance = comp, \mda_genlock|vcount[12]~38\, mda_genlock|vcount[12]~38, schematic, 1
instance = comp, \mda_genlock|vcount[12]\, mda_genlock|vcount[12], schematic, 1
instance = comp, \mda_genlock|process_12~0\, mda_genlock|process_12~0, schematic, 1
instance = comp, \mda_genlock|vcount[13]~40\, mda_genlock|vcount[13]~40, schematic, 1
instance = comp, \mda_genlock|vcount[13]\, mda_genlock|vcount[13], schematic, 1
instance = comp, \mda_genlock|process_12~2\, mda_genlock|process_12~2, schematic, 1
instance = comp, \mda_genlock|process_12~1\, mda_genlock|process_12~1, schematic, 1
instance = comp, \mda_genlock|process_12~3\, mda_genlock|process_12~3, schematic, 1
instance = comp, \mda_genlock|process_12~4\, mda_genlock|process_12~4, schematic, 1
instance = comp, \mda_genlock|store_trg~0\, mda_genlock|store_trg~0, schematic, 1
instance = comp, \mda_genlock|store_trg\, mda_genlock|store_trg, schematic, 1
instance = comp, \mda_genlock|wr_req~0\, mda_genlock|wr_req~0, schematic, 1
instance = comp, \mda_sram|wr_ack\, mda_sram|wr_ack, schematic, 1
instance = comp, \mda_genlock|wr_req\, mda_genlock|wr_req, schematic, 1
instance = comp, \mda_sram|SramAddress~10\, mda_sram|SramAddress~10, schematic, 1
instance = comp, \mda_sram|SramRoutine.SramRoutine_Idle~0\, mda_sram|SramRoutine.SramRoutine_Idle~0, schematic, 1
instance = comp, \mda_sram|store_col~0\, mda_sram|store_col~0, schematic, 1
instance = comp, \mda_sram|SramRoutine.SramRoutine_Idle\, mda_sram|SramRoutine.SramRoutine_Idle, schematic, 1
instance = comp, \mda_sram|Selector32~0\, mda_sram|Selector32~0, schematic, 1
instance = comp, \mda_sram|SramRoutine.SramRoutine_Store\, mda_sram|SramRoutine.SramRoutine_Store, schematic, 1
instance = comp, \mda_sram|Selector11~1\, mda_sram|Selector11~1, schematic, 1
instance = comp, \mda_sram|Selector10~0\, mda_sram|Selector10~0, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[1]\, mda_sram|SramRoutineSeq[1], schematic, 1
instance = comp, \mda_sram|Equal0~3\, mda_sram|Equal0~3, schematic, 1
instance = comp, \mda_sram|Equal0~5\, mda_sram|Equal0~5, schematic, 1
instance = comp, \mda_sram|Selector11~0\, mda_sram|Selector11~0, schematic, 1
instance = comp, \mda_sram|Selector11~2\, mda_sram|Selector11~2, schematic, 1
instance = comp, \mda_sram|SramRoutineSeq[0]\, mda_sram|SramRoutineSeq[0], schematic, 1
instance = comp, \mda_sram|SramAddress[0]~11\, mda_sram|SramAddress[0]~11, schematic, 1
instance = comp, \mda_sram|SramAddress~9\, mda_sram|SramAddress~9, schematic, 1
instance = comp, \mda_sram|SramAddress[0]~12\, mda_sram|SramAddress[0]~12, schematic, 1
instance = comp, \mda_sram|SramAddress[0]~13\, mda_sram|SramAddress[0]~13, schematic, 1
instance = comp, \mda_sram|SramAddress[0]~15\, mda_sram|SramAddress[0]~15, schematic, 1
instance = comp, \mda_sram|SramAddress[0]~14\, mda_sram|SramAddress[0]~14, schematic, 1
instance = comp, \mda_sram|SramAddress[0]~16\, mda_sram|SramAddress[0]~16, schematic, 1
instance = comp, \mda_sram|SramAddress[0]\, mda_sram|SramAddress[0], schematic, 1
instance = comp, \mda_sram|SramAdr[0]~0\, mda_sram|SramAdr[0]~0, schematic, 1
instance = comp, \mda_sram|Selector0~0\, mda_sram|Selector0~0, schematic, 1
instance = comp, \mda_sram|SramAdr[0]\, mda_sram|SramAdr[0], schematic, 1
instance = comp, \ega_sram|SramAdr[4]~enfeeder\, ega_sram|SramAdr[4]~enfeeder, schematic, 1
instance = comp, \ega_sync_level|hcount[0]~16\, ega_sync_level|hcount[0]~16, schematic, 1
instance = comp, \ega_sync_level|peak~8\, ega_sync_level|peak~8, schematic, 1
instance = comp, \ega_sync_level|peak[0]\, ega_sync_level|peak[0], schematic, 1
instance = comp, \ega_sync_level|Add2~0\, ega_sync_level|Add2~0, schematic, 1
instance = comp, \ega_sync_level|Add2~2\, ega_sync_level|Add2~2, schematic, 1
instance = comp, \ega_sync_level|peak~7\, ega_sync_level|peak~7, schematic, 1
instance = comp, \ega_sync_level|peak[1]\, ega_sync_level|peak[1], schematic, 1
instance = comp, \ega_sync_level|Add2~4\, ega_sync_level|Add2~4, schematic, 1
instance = comp, \ega_sync_level|Add2~6\, ega_sync_level|Add2~6, schematic, 1
instance = comp, \ega_sync_level|peak~5\, ega_sync_level|peak~5, schematic, 1
instance = comp, \ega_sync_level|peak[3]\, ega_sync_level|peak[3], schematic, 1
instance = comp, \ega_sync_level|Add2~8\, ega_sync_level|Add2~8, schematic, 1
instance = comp, \ega_sync_level|peak~4\, ega_sync_level|peak~4, schematic, 1
instance = comp, \ega_sync_level|peak[4]\, ega_sync_level|peak[4], schematic, 1
instance = comp, \ega_sync_level|Add2~10\, ega_sync_level|Add2~10, schematic, 1
instance = comp, \ega_sync_level|peak~3\, ega_sync_level|peak~3, schematic, 1
instance = comp, \ega_sync_level|peak[5]\, ega_sync_level|peak[5], schematic, 1
instance = comp, \ega_sync_level|Add2~12\, ega_sync_level|Add2~12, schematic, 1
instance = comp, \ega_sync_level|peak~2\, ega_sync_level|peak~2, schematic, 1
instance = comp, \ega_sync_level|peak[6]\, ega_sync_level|peak[6], schematic, 1
instance = comp, \ega_sync_level|Add2~14\, ega_sync_level|Add2~14, schematic, 1
instance = comp, \ega_sync_level|peak~1\, ega_sync_level|peak~1, schematic, 1
instance = comp, \ega_sync_level|peak[7]\, ega_sync_level|peak[7], schematic, 1
instance = comp, \ega_sync_level|Add2~16\, ega_sync_level|Add2~16, schematic, 1
instance = comp, \ega_sync_level|LessThan1~5_RESYN0\, ega_sync_level|LessThan1~5_RESYN0, schematic, 1
instance = comp, \ega_sync_level|LessThan1~5\, ega_sync_level|LessThan1~5, schematic, 1
instance = comp, \ega_sync_level|LessThan1~0\, ega_sync_level|LessThan1~0, schematic, 1
instance = comp, \ega_sync_level|LessThan1~1\, ega_sync_level|LessThan1~1, schematic, 1
instance = comp, \ega_sync_level|LessThan1~2\, ega_sync_level|LessThan1~2, schematic, 1
instance = comp, \ega_sync_level|LessThan1~6\, ega_sync_level|LessThan1~6, schematic, 1
instance = comp, \ega_sync_level|sync~0\, ega_sync_level|sync~0, schematic, 1
instance = comp, \ega_sync_level|sync\, ega_sync_level|sync, schematic, 1
instance = comp, \ega_sync_level|process_1~0\, ega_sync_level|process_1~0, schematic, 1
instance = comp, \ega_sync_level|peak~0\, ega_sync_level|peak~0, schematic, 1
instance = comp, \ega_sync_level|peak~6\, ega_sync_level|peak~6, schematic, 1
instance = comp, \ega_sync_level|peak[2]\, ega_sync_level|peak[2], schematic, 1
instance = comp, \ega_sync_level|LessThan1~3\, ega_sync_level|LessThan1~3, schematic, 1
instance = comp, \ega_sync_level|hcount~18_RESYN14\, ega_sync_level|hcount~18_RESYN14, schematic, 1
instance = comp, \ega_sync_level|hcount~18\, ega_sync_level|hcount~18, schematic, 1
instance = comp, \ega_sync_level|hcount[0]\, ega_sync_level|hcount[0], schematic, 1
instance = comp, \ega_sync_level|hcount[1]~19\, ega_sync_level|hcount[1]~19, schematic, 1
instance = comp, \ega_sync_level|hcount[1]\, ega_sync_level|hcount[1], schematic, 1
instance = comp, \ega_sync_level|hcount[2]~21\, ega_sync_level|hcount[2]~21, schematic, 1
instance = comp, \ega_sync_level|hcount[2]\, ega_sync_level|hcount[2], schematic, 1
instance = comp, \ega_sync_level|hcount[3]~23\, ega_sync_level|hcount[3]~23, schematic, 1
instance = comp, \ega_sync_level|hcount[3]\, ega_sync_level|hcount[3], schematic, 1
instance = comp, \ega_sync_level|hcount[4]~25\, ega_sync_level|hcount[4]~25, schematic, 1
instance = comp, \ega_sync_level|hcount[4]\, ega_sync_level|hcount[4], schematic, 1
instance = comp, \ega_sync_level|hcount[5]~27\, ega_sync_level|hcount[5]~27, schematic, 1
instance = comp, \ega_sync_level|hcount[5]\, ega_sync_level|hcount[5], schematic, 1
instance = comp, \ega_sync_level|hcount[6]~29\, ega_sync_level|hcount[6]~29, schematic, 1
instance = comp, \ega_sync_level|hcount[6]\, ega_sync_level|hcount[6], schematic, 1
instance = comp, \ega_sync_level|hcount[7]~31\, ega_sync_level|hcount[7]~31, schematic, 1
instance = comp, \ega_sync_level|hcount[7]\, ega_sync_level|hcount[7], schematic, 1
instance = comp, \ega_sync_level|Equal0~1\, ega_sync_level|Equal0~1, schematic, 1
instance = comp, \ega_sync_level|Equal0~0\, ega_sync_level|Equal0~0, schematic, 1
instance = comp, \ega_sync_level|hcount[8]~33\, ega_sync_level|hcount[8]~33, schematic, 1
instance = comp, \ega_sync_level|hcount[8]\, ega_sync_level|hcount[8], schematic, 1
instance = comp, \ega_sync_level|hcount[9]~35\, ega_sync_level|hcount[9]~35, schematic, 1
instance = comp, \ega_sync_level|hcount[9]\, ega_sync_level|hcount[9], schematic, 1
instance = comp, \ega_sync_level|hcount[10]~37\, ega_sync_level|hcount[10]~37, schematic, 1
instance = comp, \ega_sync_level|hcount[10]\, ega_sync_level|hcount[10], schematic, 1
instance = comp, \ega_sync_level|hcount[11]~39\, ega_sync_level|hcount[11]~39, schematic, 1
instance = comp, \ega_sync_level|hcount[11]\, ega_sync_level|hcount[11], schematic, 1
instance = comp, \ega_sync_level|hcount[12]~41\, ega_sync_level|hcount[12]~41, schematic, 1
instance = comp, \ega_sync_level|hcount[12]\, ega_sync_level|hcount[12], schematic, 1
instance = comp, \ega_sync_level|hcount[13]~43\, ega_sync_level|hcount[13]~43, schematic, 1
instance = comp, \ega_sync_level|hcount[13]\, ega_sync_level|hcount[13], schematic, 1
instance = comp, \ega_sync_level|hcount[14]~45\, ega_sync_level|hcount[14]~45, schematic, 1
instance = comp, \ega_sync_level|hcount[14]\, ega_sync_level|hcount[14], schematic, 1
instance = comp, \ega_sync_level|hcount[15]~47\, ega_sync_level|hcount[15]~47, schematic, 1
instance = comp, \ega_sync_level|hcount[15]\, ega_sync_level|hcount[15], schematic, 1
instance = comp, \ega_sync_level|Equal0~3\, ega_sync_level|Equal0~3, schematic, 1
instance = comp, \ega_sync_level|Equal0~2\, ega_sync_level|Equal0~2, schematic, 1
instance = comp, \ega_sync_level|Equal0~4\, ega_sync_level|Equal0~4, schematic, 1
instance = comp, \ega_sync_level|video_enable~0\, ega_sync_level|video_enable~0, schematic, 1
instance = comp, \ega_sync_level|video_enable\, ega_sync_level|video_enable, schematic, 1
instance = comp, \ega_sync_level|video_enable~clkctrl\, ega_sync_level|video_enable~clkctrl, schematic, 1
instance = comp, \ega_vga_video|Add1~0\, ega_vga_video|Add1~0, schematic, 1
instance = comp, \ega_vga_video|hcount[0]\, ega_vga_video|hcount[0], schematic, 1
instance = comp, \ega_vga_video|Add1~14\, ega_vga_video|Add1~14, schematic, 1
instance = comp, \ega_vga_video|Add1~16\, ega_vga_video|Add1~16, schematic, 1
instance = comp, \ega_vga_video|hcount~0\, ega_vga_video|hcount~0, schematic, 1
instance = comp, \ega_vga_video|hcount[8]\, ega_vga_video|hcount[8], schematic, 1
instance = comp, \ega_vga_video|Add1~2\, ega_vga_video|Add1~2, schematic, 1
instance = comp, \ega_vga_video|hcount~1\, ega_vga_video|hcount~1, schematic, 1
instance = comp, \ega_vga_video|hcount[1]\, ega_vga_video|hcount[1], schematic, 1
instance = comp, \ega_vga_video|Add1~4\, ega_vga_video|Add1~4, schematic, 1
instance = comp, \ega_vga_video|hcount[2]\, ega_vga_video|hcount[2], schematic, 1
instance = comp, \ega_vga_video|Add1~6\, ega_vga_video|Add1~6, schematic, 1
instance = comp, \ega_vga_video|hcount[3]\, ega_vga_video|hcount[3], schematic, 1
instance = comp, \ega_vga_video|Equal0~3\, ega_vga_video|Equal0~3, schematic, 1
instance = comp, \ega_vga_video|Add1~8\, ega_vga_video|Add1~8, schematic, 1
instance = comp, \ega_vga_video|hcount[4]\, ega_vga_video|hcount[4], schematic, 1
instance = comp, \ega_vga_video|Equal0~2\, ega_vga_video|Equal0~2, schematic, 1
instance = comp, \ega_vga_video|Add1~18\, ega_vga_video|Add1~18, schematic, 1
instance = comp, \ega_vga_video|hcount~3\, ega_vga_video|hcount~3, schematic, 1
instance = comp, \ega_vga_video|hcount[9]\, ega_vga_video|hcount[9], schematic, 1
instance = comp, \ega_vga_video|Add1~20\, ega_vga_video|Add1~20, schematic, 1
instance = comp, \ega_vga_video|hcount[10]\, ega_vga_video|hcount[10], schematic, 1
instance = comp, \ega_vga_video|Add1~22\, ega_vga_video|Add1~22, schematic, 1
instance = comp, \ega_vga_video|hcount[11]\, ega_vga_video|hcount[11], schematic, 1
instance = comp, \ega_vga_video|Add1~24\, ega_vga_video|Add1~24, schematic, 1
instance = comp, \ega_vga_video|hcount[12]\, ega_vga_video|hcount[12], schematic, 1
instance = comp, \ega_vga_video|Add1~26\, ega_vga_video|Add1~26, schematic, 1
instance = comp, \ega_vga_video|hcount[13]\, ega_vga_video|hcount[13], schematic, 1
instance = comp, \ega_vga_video|Add1~28\, ega_vga_video|Add1~28, schematic, 1
instance = comp, \ega_vga_video|hcount[14]\, ega_vga_video|hcount[14], schematic, 1
instance = comp, \ega_vga_video|Add1~30\, ega_vga_video|Add1~30, schematic, 1
instance = comp, \ega_vga_video|hcount[15]\, ega_vga_video|hcount[15], schematic, 1
instance = comp, \ega_vga_video|Equal0~0\, ega_vga_video|Equal0~0, schematic, 1
instance = comp, \ega_vga_video|Equal0~1\, ega_vga_video|Equal0~1, schematic, 1
instance = comp, \ega_vga_video|Equal0~4\, ega_vga_video|Equal0~4, schematic, 1
instance = comp, \ega_vga_video|Add1~10\, ega_vga_video|Add1~10, schematic, 1
instance = comp, \ega_vga_video|hcount~2\, ega_vga_video|hcount~2, schematic, 1
instance = comp, \ega_vga_video|hcount[5]\, ega_vga_video|hcount[5], schematic, 1
instance = comp, \ega_vga_video|Add1~12\, ega_vga_video|Add1~12, schematic, 1
instance = comp, \ega_vga_video|hcount[6]\, ega_vga_video|hcount[6], schematic, 1
instance = comp, \ega_vga_video|hcount[7]\, ega_vga_video|hcount[7], schematic, 1
instance = comp, \ega_vga_video|Equal5~0\, ega_vga_video|Equal5~0, schematic, 1
instance = comp, \ega_vga_video|Equal0~5\, ega_vga_video|Equal0~5, schematic, 1
instance = comp, \ega_vga_video|Equal0~6\, ega_vga_video|Equal0~6, schematic, 1
instance = comp, \ega_vga_video|rd_req~0\, ega_vga_video|rd_req~0, schematic, 1
instance = comp, \ega_sram|Add0~20\, ega_sram|Add0~20, schematic, 1
instance = comp, \ega_sram|Add0~22\, ega_sram|Add0~22, schematic, 1
instance = comp, \ega_sram|Selector0~2\, ega_sram|Selector0~2, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[11]\, ega_sram|SramRoutineSeq[11], schematic, 1
instance = comp, \ega_sram|LessThan1~1\, ega_sram|LessThan1~1, schematic, 1
instance = comp, \ega_sram|Selector11~1\, ega_sram|Selector11~1, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[0]\, ega_sram|SramRoutineSeq[0], schematic, 1
instance = comp, \ega_sram|Add0~0\, ega_sram|Add0~0, schematic, 1
instance = comp, \ega_sram|Add0~2\, ega_sram|Add0~2, schematic, 1
instance = comp, \ega_sram|Selector10~0\, ega_sram|Selector10~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[1]\, ega_sram|SramRoutineSeq[1], schematic, 1
instance = comp, \ega_sram|Add0~4\, ega_sram|Add0~4, schematic, 1
instance = comp, \ega_sram|Selector9~0\, ega_sram|Selector9~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[2]\, ega_sram|SramRoutineSeq[2], schematic, 1
instance = comp, \ega_sram|Add0~6\, ega_sram|Add0~6, schematic, 1
instance = comp, \ega_sram|Selector8~0\, ega_sram|Selector8~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[3]\, ega_sram|SramRoutineSeq[3], schematic, 1
instance = comp, \ega_sram|Add0~8\, ega_sram|Add0~8, schematic, 1
instance = comp, \ega_sram|Selector7~0\, ega_sram|Selector7~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[4]\, ega_sram|SramRoutineSeq[4], schematic, 1
instance = comp, \ega_sram|Add0~10\, ega_sram|Add0~10, schematic, 1
instance = comp, \ega_sram|Selector6~0\, ega_sram|Selector6~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[5]\, ega_sram|SramRoutineSeq[5], schematic, 1
instance = comp, \ega_sram|LessThan1~0\, ega_sram|LessThan1~0, schematic, 1
instance = comp, \ega_sram|Equal0~4\, ega_sram|Equal0~4, schematic, 1
instance = comp, \ega_sram|LessThan1~2\, ega_sram|LessThan1~2, schematic, 1
instance = comp, \ega_sram|Selector11~2\, ega_sram|Selector11~2, schematic, 1
instance = comp, \ega_genlock|hcount[0]~14\, ega_genlock|hcount[0]~14, schematic, 1
instance = comp, \ega_sync_level|hblank~0\, ega_sync_level|hblank~0, schematic, 1
instance = comp, \ega_sync_level|hblank\, ega_sync_level|hblank, schematic, 1
instance = comp, \ega_genlock|hcount[0]\, ega_genlock|hcount[0], schematic, 1
instance = comp, \ega_genlock|hcount[1]~16\, ega_genlock|hcount[1]~16, schematic, 1
instance = comp, \ega_genlock|hcount[1]\, ega_genlock|hcount[1], schematic, 1
instance = comp, \ega_genlock|hcount[2]~18\, ega_genlock|hcount[2]~18, schematic, 1
instance = comp, \ega_genlock|hcount[2]\, ega_genlock|hcount[2], schematic, 1
instance = comp, \ega_genlock|hcount[3]~20\, ega_genlock|hcount[3]~20, schematic, 1
instance = comp, \ega_genlock|hcount[3]\, ega_genlock|hcount[3], schematic, 1
instance = comp, \ega_genlock|hcount[4]~22\, ega_genlock|hcount[4]~22, schematic, 1
instance = comp, \ega_genlock|hcount[4]\, ega_genlock|hcount[4], schematic, 1
instance = comp, \ega_genlock|hcount[5]~24\, ega_genlock|hcount[5]~24, schematic, 1
instance = comp, \ega_genlock|hcount[5]\, ega_genlock|hcount[5], schematic, 1
instance = comp, \ega_genlock|hcount[6]~26\, ega_genlock|hcount[6]~26, schematic, 1
instance = comp, \ega_genlock|hcount[6]\, ega_genlock|hcount[6], schematic, 1
instance = comp, \ega_genlock|hcount[7]~28\, ega_genlock|hcount[7]~28, schematic, 1
instance = comp, \ega_genlock|hcount[7]\, ega_genlock|hcount[7], schematic, 1
instance = comp, \ega_genlock|hcount[8]~30\, ega_genlock|hcount[8]~30, schematic, 1
instance = comp, \ega_genlock|hcount[8]\, ega_genlock|hcount[8], schematic, 1
instance = comp, \ega_genlock|hcount[9]~32\, ega_genlock|hcount[9]~32, schematic, 1
instance = comp, \ega_genlock|hcount[9]\, ega_genlock|hcount[9], schematic, 1
instance = comp, \ega_genlock|hcount[10]~34\, ega_genlock|hcount[10]~34, schematic, 1
instance = comp, \ega_genlock|hcount[10]\, ega_genlock|hcount[10], schematic, 1
instance = comp, \ega_genlock|hcount[11]~36\, ega_genlock|hcount[11]~36, schematic, 1
instance = comp, \ega_genlock|hcount[11]\, ega_genlock|hcount[11], schematic, 1
instance = comp, \ega_genlock|hcount[12]~38\, ega_genlock|hcount[12]~38, schematic, 1
instance = comp, \ega_genlock|hcount[12]\, ega_genlock|hcount[12], schematic, 1
instance = comp, \ega_genlock|row_number~4\, ega_genlock|row_number~4, schematic, 1
instance = comp, \ega_genlock|row_number~5\, ega_genlock|row_number~5, schematic, 1
instance = comp, \ega_genlock|row_number~6\, ega_genlock|row_number~6, schematic, 1
instance = comp, \ega_genlock|vcount[0]~14\, ega_genlock|vcount[0]~14, schematic, 1
instance = comp, \ega_genlock|vcount~32\, ega_genlock|vcount~32, schematic, 1
instance = comp, \ega_genlock|vcount[0]\, ega_genlock|vcount[0], schematic, 1
instance = comp, \ega_genlock|vcount[1]~16\, ega_genlock|vcount[1]~16, schematic, 1
instance = comp, \ega_genlock|vcount[1]\, ega_genlock|vcount[1], schematic, 1
instance = comp, \ega_genlock|vcount[2]~18\, ega_genlock|vcount[2]~18, schematic, 1
instance = comp, \ega_genlock|vcount[2]\, ega_genlock|vcount[2], schematic, 1
instance = comp, \ega_genlock|vcount[3]~20\, ega_genlock|vcount[3]~20, schematic, 1
instance = comp, \ega_genlock|vcount[3]\, ega_genlock|vcount[3], schematic, 1
instance = comp, \ega_genlock|vcount[4]~22\, ega_genlock|vcount[4]~22, schematic, 1
instance = comp, \ega_genlock|vcount[4]\, ega_genlock|vcount[4], schematic, 1
instance = comp, \ega_genlock|vcount[5]~24\, ega_genlock|vcount[5]~24, schematic, 1
instance = comp, \ega_genlock|vcount[5]\, ega_genlock|vcount[5], schematic, 1
instance = comp, \ega_genlock|vcount[6]~26\, ega_genlock|vcount[6]~26, schematic, 1
instance = comp, \ega_genlock|vcount[6]\, ega_genlock|vcount[6], schematic, 1
instance = comp, \ega_genlock|vcount[7]~28\, ega_genlock|vcount[7]~28, schematic, 1
instance = comp, \ega_genlock|vcount[7]\, ega_genlock|vcount[7], schematic, 1
instance = comp, \ega_genlock|vcount[8]~30\, ega_genlock|vcount[8]~30, schematic, 1
instance = comp, \ega_genlock|vcount[8]\, ega_genlock|vcount[8], schematic, 1
instance = comp, \ega_genlock|vcount[9]~33\, ega_genlock|vcount[9]~33, schematic, 1
instance = comp, \ega_genlock|vcount[9]\, ega_genlock|vcount[9], schematic, 1
instance = comp, \ega_genlock|vcount[10]~35\, ega_genlock|vcount[10]~35, schematic, 1
instance = comp, \ega_genlock|vcount[10]\, ega_genlock|vcount[10], schematic, 1
instance = comp, \ega_genlock|vcount[11]~37\, ega_genlock|vcount[11]~37, schematic, 1
instance = comp, \ega_genlock|vcount[11]\, ega_genlock|vcount[11], schematic, 1
instance = comp, \ega_genlock|vcount[12]~39\, ega_genlock|vcount[12]~39, schematic, 1
instance = comp, \ega_genlock|vcount[12]\, ega_genlock|vcount[12], schematic, 1
instance = comp, \ega_genlock|vcount[13]~41\, ega_genlock|vcount[13]~41, schematic, 1
instance = comp, \ega_genlock|vcount[13]\, ega_genlock|vcount[13], schematic, 1
instance = comp, \ega_genlock|hcount[13]~40\, ega_genlock|hcount[13]~40, schematic, 1
instance = comp, \ega_genlock|hcount[13]\, ega_genlock|hcount[13], schematic, 1
instance = comp, \ega_genlock|row_number~2\, ega_genlock|row_number~2, schematic, 1
instance = comp, \ega_genlock|row_number~3\, ega_genlock|row_number~3, schematic, 1
instance = comp, \ega_genlock|process_12~2\, ega_genlock|process_12~2, schematic, 1
instance = comp, \ega_genlock|process_12~3\, ega_genlock|process_12~3, schematic, 1
instance = comp, \ega_genlock|row_number~0\, ega_genlock|row_number~0, schematic, 1
instance = comp, \ega_genlock|process_12~1\, ega_genlock|process_12~1, schematic, 1
instance = comp, \ega_genlock|process_12~0\, ega_genlock|process_12~0, schematic, 1
instance = comp, \ega_genlock|row_number~1\, ega_genlock|row_number~1, schematic, 1
instance = comp, \ega_genlock|row_number~7\, ega_genlock|row_number~7, schematic, 1
instance = comp, \ega_genlock|store_trg~0\, ega_genlock|store_trg~0, schematic, 1
instance = comp, \ega_genlock|store_trg\, ega_genlock|store_trg, schematic, 1
instance = comp, \ega_genlock|wr_req~0\, ega_genlock|wr_req~0, schematic, 1
instance = comp, \ega_sram|wr_ack\, ega_sram|wr_ack, schematic, 1
instance = comp, \ega_genlock|wr_req\, ega_genlock|wr_req, schematic, 1
instance = comp, \ega_sram|load_col~0\, ega_sram|load_col~0, schematic, 1
instance = comp, \ega_sram|SramRoutine.SramRoutine_Idle~0\, ega_sram|SramRoutine.SramRoutine_Idle~0, schematic, 1
instance = comp, \ega_sram|SramRoutine.SramRoutine_Idle~feeder\, ega_sram|SramRoutine.SramRoutine_Idle~feeder, schematic, 1
instance = comp, \ega_sram|SramRoutine.SramRoutine_Idle\, ega_sram|SramRoutine.SramRoutine_Idle, schematic, 1
instance = comp, \ega_sram|Selector32~0\, ega_sram|Selector32~0, schematic, 1
instance = comp, \ega_sram|SramRoutine.SramRoutine_Store\, ega_sram|SramRoutine.SramRoutine_Store, schematic, 1
instance = comp, \ega_sram|Add0~12\, ega_sram|Add0~12, schematic, 1
instance = comp, \ega_sram|Selector5~0\, ega_sram|Selector5~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[6]\, ega_sram|SramRoutineSeq[6], schematic, 1
instance = comp, \ega_sram|Add0~14\, ega_sram|Add0~14, schematic, 1
instance = comp, \ega_sram|Add0~16\, ega_sram|Add0~16, schematic, 1
instance = comp, \ega_sram|Selector3~0\, ega_sram|Selector3~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[8]\, ega_sram|SramRoutineSeq[8], schematic, 1
instance = comp, \ega_sram|Add0~18\, ega_sram|Add0~18, schematic, 1
instance = comp, \ega_sram|Selector2~0\, ega_sram|Selector2~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[9]\, ega_sram|SramRoutineSeq[9], schematic, 1
instance = comp, \ega_sram|Selector1~0\, ega_sram|Selector1~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[10]\, ega_sram|SramRoutineSeq[10], schematic, 1
instance = comp, \ega_sram|Equal0~0\, ega_sram|Equal0~0, schematic, 1
instance = comp, \ega_sram|Equal0~1\, ega_sram|Equal0~1, schematic, 1
instance = comp, \ega_sram|Equal0~2\, ega_sram|Equal0~2, schematic, 1
instance = comp, \ega_sram|Equal0~3\, ega_sram|Equal0~3, schematic, 1
instance = comp, \ega_sram|store_col~0\, ega_sram|store_col~0, schematic, 1
instance = comp, \ega_sram|Selector4~0\, ega_sram|Selector4~0, schematic, 1
instance = comp, \ega_sram|SramRoutineSeq[7]\, ega_sram|SramRoutineSeq[7], schematic, 1
instance = comp, \ega_sram|LessThan0~0\, ega_sram|LessThan0~0, schematic, 1
instance = comp, \ega_sram|LessThan0~1\, ega_sram|LessThan0~1, schematic, 1
instance = comp, \ega_sram|rd_ack\, ega_sram|rd_ack, schematic, 1
instance = comp, \ega_vga_video|rd_req\, ega_vga_video|rd_req, schematic, 1
instance = comp, \ega_sram|Selector31~0\, ega_sram|Selector31~0, schematic, 1
instance = comp, \ega_sram|SramRoutine.SramRoutine_Load\, ega_sram|SramRoutine.SramRoutine_Load, schematic, 1
instance = comp, \ega_sram|Selector11~0\, ega_sram|Selector11~0, schematic, 1
instance = comp, \ega_sram|Selector0~3\, ega_sram|Selector0~3, schematic, 1
instance = comp, \ega_sram|SramAdr[4]~en\, ega_sram|SramAdr[4]~en, schematic, 1
instance = comp, \mda_sram|SramAdr[2]~enfeeder\, mda_sram|SramAdr[2]~enfeeder, schematic, 1
instance = comp, \mda_sram|SramAdr[2]~en\, mda_sram|SramAdr[2]~en, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~12\, ega_sram|SramAddress[0]~12, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~13\, ega_sram|SramAddress[0]~13, schematic, 1
instance = comp, \ega_sram|store_col[4]~1\, ega_sram|store_col[4]~1, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~14\, ega_sram|SramAddress[0]~14, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~16\, ega_sram|SramAddress[0]~16, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~15\, ega_sram|SramAddress[0]~15, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~17\, ega_sram|SramAddress[0]~17, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~28\, ega_sram|SramAddress[0]~28, schematic, 1
instance = comp, \ega_sram|SramAddress[0]~18\, ega_sram|SramAddress[0]~18, schematic, 1
instance = comp, \ega_sram|SramAddress[0]\, ega_sram|SramAddress[0], schematic, 1
instance = comp, \ega_sram|SramAdr[0]~0\, ega_sram|SramAdr[0]~0, schematic, 1
instance = comp, \ega_sram|SramAdr[0]\, ega_sram|SramAdr[0], schematic, 1
instance = comp, \ega_sram|pMemAdr[0]~19\, ega_sram|pMemAdr[0]~19, schematic, 1
instance = comp, \ega_sram|pMemAdr[0]~20\, ega_sram|pMemAdr[0]~20, schematic, 1
instance = comp, \ega_sram|pMemAdr[0]~21\, ega_sram|pMemAdr[0]~21, schematic, 1
instance = comp, \cga_sram|SramAddress[1]~19\, cga_sram|SramAddress[1]~19, schematic, 1
instance = comp, \cga_sram|SramAddress[1]\, cga_sram|SramAddress[1], schematic, 1
instance = comp, \cga_sram|Add1~0\, cga_sram|Add1~0, schematic, 1
instance = comp, \cga_sram|Add1~2\, cga_sram|Add1~2, schematic, 1
instance = comp, \cga_sram|SramAdr[1]~1\, cga_sram|SramAdr[1]~1, schematic, 1
instance = comp, \cga_sram|SramAdr[1]\, cga_sram|SramAdr[1], schematic, 1
instance = comp, \hgc_sram|Add1~0\, hgc_sram|Add1~0, schematic, 1
instance = comp, \hgc_sram|Add1~2\, hgc_sram|Add1~2, schematic, 1
instance = comp, \hgc_sram|SramAddress[1]~16\, hgc_sram|SramAddress[1]~16, schematic, 1
instance = comp, \hgc_sram|SramAddress[1]\, hgc_sram|SramAddress[1], schematic, 1
instance = comp, \hgc_sram|SramAdr[1]~1\, hgc_sram|SramAdr[1]~1, schematic, 1
instance = comp, \hgc_sram|SramAdr[1]\, hgc_sram|SramAdr[1], schematic, 1
instance = comp, \ega_sram|pMemAdr[1]~22\, ega_sram|pMemAdr[1]~22, schematic, 1
instance = comp, \mda_sram|Add1~0\, mda_sram|Add1~0, schematic, 1
instance = comp, \mda_sram|Add1~2\, mda_sram|Add1~2, schematic, 1
instance = comp, \mda_sram|SramAddress[1]~17\, mda_sram|SramAddress[1]~17, schematic, 1
instance = comp, \mda_sram|SramAddress[1]\, mda_sram|SramAddress[1], schematic, 1
instance = comp, \mda_sram|SramAdr[1]~2\, mda_sram|SramAdr[1]~2, schematic, 1
instance = comp, \mda_sram|SramAdr[1]\, mda_sram|SramAdr[1], schematic, 1
instance = comp, \ega_sram|Add1~0\, ega_sram|Add1~0, schematic, 1
instance = comp, \ega_sram|Add1~2\, ega_sram|Add1~2, schematic, 1
instance = comp, \ega_sram|SramAddress[1]~19\, ega_sram|SramAddress[1]~19, schematic, 1
instance = comp, \ega_sram|SramAddress[1]\, ega_sram|SramAddress[1], schematic, 1
instance = comp, \ega_sram|SramAdr[1]~1\, ega_sram|SramAdr[1]~1, schematic, 1
instance = comp, \ega_sram|SramAdr[1]\, ega_sram|SramAdr[1], schematic, 1
instance = comp, \ega_sram|pMemAdr[1]~23\, ega_sram|pMemAdr[1]~23, schematic, 1
instance = comp, \ega_sram|pMemAdr[1]~24\, ega_sram|pMemAdr[1]~24, schematic, 1
instance = comp, \hgc_sram|Add1~4\, hgc_sram|Add1~4, schematic, 1
instance = comp, \hgc_sram|SramAddress[2]~17\, hgc_sram|SramAddress[2]~17, schematic, 1
instance = comp, \hgc_sram|SramAddress[2]\, hgc_sram|SramAddress[2], schematic, 1
instance = comp, \hgc_sram|SramAdr[2]~2\, hgc_sram|SramAdr[2]~2, schematic, 1
instance = comp, \hgc_sram|SramAdr[2]\, hgc_sram|SramAdr[2], schematic, 1
instance = comp, \cga_sram|Add1~4\, cga_sram|Add1~4, schematic, 1
instance = comp, \cga_sram|SramAddress[2]~20\, cga_sram|SramAddress[2]~20, schematic, 1
instance = comp, \cga_sram|SramAddress[2]\, cga_sram|SramAddress[2], schematic, 1
instance = comp, \cga_sram|SramAdr[2]~2\, cga_sram|SramAdr[2]~2, schematic, 1
instance = comp, \cga_sram|SramAdr[2]\, cga_sram|SramAdr[2], schematic, 1
instance = comp, \ega_sram|pMemAdr[2]~25\, ega_sram|pMemAdr[2]~25, schematic, 1
instance = comp, \mda_sram|Add1~4\, mda_sram|Add1~4, schematic, 1
instance = comp, \mda_sram|SramAddress[2]~18\, mda_sram|SramAddress[2]~18, schematic, 1
instance = comp, \mda_sram|SramAddress[2]\, mda_sram|SramAddress[2], schematic, 1
instance = comp, \mda_sram|SramAdr[2]~3\, mda_sram|SramAdr[2]~3, schematic, 1
instance = comp, \mda_sram|SramAdr[2]\, mda_sram|SramAdr[2], schematic, 1
instance = comp, \ega_sram|Add1~4\, ega_sram|Add1~4, schematic, 1
instance = comp, \ega_sram|SramAddress[2]~20\, ega_sram|SramAddress[2]~20, schematic, 1
instance = comp, \ega_sram|SramAddress[2]\, ega_sram|SramAddress[2], schematic, 1
instance = comp, \ega_sram|SramAdr[2]~2\, ega_sram|SramAdr[2]~2, schematic, 1
instance = comp, \ega_sram|SramAdr[2]\, ega_sram|SramAdr[2], schematic, 1
instance = comp, \ega_sram|pMemAdr[2]~26\, ega_sram|pMemAdr[2]~26, schematic, 1
instance = comp, \ega_sram|pMemAdr[2]~27\, ega_sram|pMemAdr[2]~27, schematic, 1
instance = comp, \cga_sram|Add1~6\, cga_sram|Add1~6, schematic, 1
instance = comp, \cga_sram|SramAddress[3]~21\, cga_sram|SramAddress[3]~21, schematic, 1
instance = comp, \cga_sram|SramAddress[3]\, cga_sram|SramAddress[3], schematic, 1
instance = comp, \cga_sram|SramAdr[3]~3\, cga_sram|SramAdr[3]~3, schematic, 1
instance = comp, \cga_sram|SramAdr[3]\, cga_sram|SramAdr[3], schematic, 1
instance = comp, \hgc_sram|SramAddress[3]~18\, hgc_sram|SramAddress[3]~18, schematic, 1
instance = comp, \hgc_sram|SramAddress[3]\, hgc_sram|SramAddress[3], schematic, 1
instance = comp, \hgc_sram|Add1~6\, hgc_sram|Add1~6, schematic, 1
instance = comp, \hgc_sram|SramAdr[3]~3\, hgc_sram|SramAdr[3]~3, schematic, 1
instance = comp, \hgc_sram|SramAdr[3]\, hgc_sram|SramAdr[3], schematic, 1
instance = comp, \ega_sram|pMemAdr[3]~28\, ega_sram|pMemAdr[3]~28, schematic, 1
instance = comp, \ega_sram|Add1~6\, ega_sram|Add1~6, schematic, 1
instance = comp, \ega_sram|SramAddress[3]~21\, ega_sram|SramAddress[3]~21, schematic, 1
instance = comp, \ega_sram|SramAddress[3]\, ega_sram|SramAddress[3], schematic, 1
instance = comp, \ega_sram|SramAdr[3]~3\, ega_sram|SramAdr[3]~3, schematic, 1
instance = comp, \ega_sram|SramAdr[3]\, ega_sram|SramAdr[3], schematic, 1
instance = comp, \mda_sram|Add1~6\, mda_sram|Add1~6, schematic, 1
instance = comp, \mda_sram|SramAddress[3]~19\, mda_sram|SramAddress[3]~19, schematic, 1
instance = comp, \mda_sram|SramAddress[3]\, mda_sram|SramAddress[3], schematic, 1
instance = comp, \mda_sram|SramAdr[3]~4\, mda_sram|SramAdr[3]~4, schematic, 1
instance = comp, \mda_sram|SramAdr[3]\, mda_sram|SramAdr[3], schematic, 1
instance = comp, \ega_sram|pMemAdr[3]~29\, ega_sram|pMemAdr[3]~29, schematic, 1
instance = comp, \ega_sram|pMemAdr[3]~30\, ega_sram|pMemAdr[3]~30, schematic, 1
instance = comp, \hgc_sram|Add1~8\, hgc_sram|Add1~8, schematic, 1
instance = comp, \hgc_sram|SramAddress[4]~19\, hgc_sram|SramAddress[4]~19, schematic, 1
instance = comp, \hgc_sram|SramAddress[4]\, hgc_sram|SramAddress[4], schematic, 1
instance = comp, \hgc_sram|SramAdr[4]~4\, hgc_sram|SramAdr[4]~4, schematic, 1
instance = comp, \hgc_sram|SramAdr[4]\, hgc_sram|SramAdr[4], schematic, 1
instance = comp, \cga_sram|SramAddress[4]~22\, cga_sram|SramAddress[4]~22, schematic, 1
instance = comp, \cga_sram|SramAddress[4]\, cga_sram|SramAddress[4], schematic, 1
instance = comp, \cga_sram|Add1~8\, cga_sram|Add1~8, schematic, 1
instance = comp, \cga_sram|SramAdr[4]~4\, cga_sram|SramAdr[4]~4, schematic, 1
instance = comp, \cga_sram|SramAdr[4]\, cga_sram|SramAdr[4], schematic, 1
instance = comp, \ega_sram|pMemAdr[4]~31\, ega_sram|pMemAdr[4]~31, schematic, 1
instance = comp, \mda_sram|Add1~8\, mda_sram|Add1~8, schematic, 1
instance = comp, \mda_sram|SramAddress[4]~20\, mda_sram|SramAddress[4]~20, schematic, 1
instance = comp, \mda_sram|SramAddress[4]\, mda_sram|SramAddress[4], schematic, 1
instance = comp, \mda_sram|SramAdr[4]~5\, mda_sram|SramAdr[4]~5, schematic, 1
instance = comp, \mda_sram|SramAdr[4]\, mda_sram|SramAdr[4], schematic, 1
instance = comp, \ega_sram|Add1~8\, ega_sram|Add1~8, schematic, 1
instance = comp, \ega_sram|SramAddress[4]~22\, ega_sram|SramAddress[4]~22, schematic, 1
instance = comp, \ega_sram|SramAddress[4]\, ega_sram|SramAddress[4], schematic, 1
instance = comp, \ega_sram|SramAdr[4]~4\, ega_sram|SramAdr[4]~4, schematic, 1
instance = comp, \ega_sram|SramAdr[4]\, ega_sram|SramAdr[4], schematic, 1
instance = comp, \ega_sram|pMemAdr[4]~32\, ega_sram|pMemAdr[4]~32, schematic, 1
instance = comp, \ega_sram|pMemAdr[4]~33\, ega_sram|pMemAdr[4]~33, schematic, 1
instance = comp, \hgc_sram|SramAddress[5]~20\, hgc_sram|SramAddress[5]~20, schematic, 1
instance = comp, \hgc_sram|SramAddress[5]\, hgc_sram|SramAddress[5], schematic, 1
instance = comp, \hgc_sram|Add1~10\, hgc_sram|Add1~10, schematic, 1
instance = comp, \hgc_sram|SramAdr[5]~5\, hgc_sram|SramAdr[5]~5, schematic, 1
instance = comp, \hgc_sram|SramAdr[5]\, hgc_sram|SramAdr[5], schematic, 1
instance = comp, \cga_sram|Add1~10\, cga_sram|Add1~10, schematic, 1
instance = comp, \cga_sram|SramAddress[5]~23\, cga_sram|SramAddress[5]~23, schematic, 1
instance = comp, \cga_sram|SramAddress[5]\, cga_sram|SramAddress[5], schematic, 1
instance = comp, \cga_sram|SramAdr[5]~5\, cga_sram|SramAdr[5]~5, schematic, 1
instance = comp, \cga_sram|SramAdr[5]\, cga_sram|SramAdr[5], schematic, 1
instance = comp, \ega_sram|pMemAdr[5]~34\, ega_sram|pMemAdr[5]~34, schematic, 1
instance = comp, \ega_sram|SramAddress[5]~23\, ega_sram|SramAddress[5]~23, schematic, 1
instance = comp, \ega_sram|SramAddress[5]\, ega_sram|SramAddress[5], schematic, 1
instance = comp, \ega_sram|Add1~10\, ega_sram|Add1~10, schematic, 1
instance = comp, \ega_sram|SramAdr[5]~5\, ega_sram|SramAdr[5]~5, schematic, 1
instance = comp, \ega_sram|SramAdr[5]\, ega_sram|SramAdr[5], schematic, 1
instance = comp, \mda_sram|SramAddress[5]~21\, mda_sram|SramAddress[5]~21, schematic, 1
instance = comp, \mda_sram|SramAddress[5]\, mda_sram|SramAddress[5], schematic, 1
instance = comp, \mda_sram|Add1~10\, mda_sram|Add1~10, schematic, 1
instance = comp, \mda_sram|SramAdr[5]~6\, mda_sram|SramAdr[5]~6, schematic, 1
instance = comp, \mda_sram|SramAdr[5]\, mda_sram|SramAdr[5], schematic, 1
instance = comp, \ega_sram|pMemAdr[5]~35\, ega_sram|pMemAdr[5]~35, schematic, 1
instance = comp, \ega_sram|pMemAdr[5]~36\, ega_sram|pMemAdr[5]~36, schematic, 1
instance = comp, \hgc_sram|Add1~12\, hgc_sram|Add1~12, schematic, 1
instance = comp, \hgc_sram|SramAddress[6]~21\, hgc_sram|SramAddress[6]~21, schematic, 1
instance = comp, \hgc_sram|SramAddress[6]\, hgc_sram|SramAddress[6], schematic, 1
instance = comp, \hgc_sram|SramAdr[6]~6\, hgc_sram|SramAdr[6]~6, schematic, 1
instance = comp, \hgc_sram|SramAdr[6]\, hgc_sram|SramAdr[6], schematic, 1
instance = comp, \cga_sram|SramAddress[6]~24\, cga_sram|SramAddress[6]~24, schematic, 1
instance = comp, \cga_sram|SramAddress[6]\, cga_sram|SramAddress[6], schematic, 1
instance = comp, \cga_sram|Add1~12\, cga_sram|Add1~12, schematic, 1
instance = comp, \cga_sram|SramAdr[6]~6\, cga_sram|SramAdr[6]~6, schematic, 1
instance = comp, \cga_sram|SramAdr[6]\, cga_sram|SramAdr[6], schematic, 1
instance = comp, \ega_sram|pMemAdr[6]~37\, ega_sram|pMemAdr[6]~37, schematic, 1
instance = comp, \ega_sram|Add1~12\, ega_sram|Add1~12, schematic, 1
instance = comp, \ega_sram|SramAddress[6]~24\, ega_sram|SramAddress[6]~24, schematic, 1
instance = comp, \ega_sram|SramAddress[6]\, ega_sram|SramAddress[6], schematic, 1
instance = comp, \ega_sram|SramAdr[6]~6\, ega_sram|SramAdr[6]~6, schematic, 1
instance = comp, \ega_sram|SramAdr[6]\, ega_sram|SramAdr[6], schematic, 1
instance = comp, \mda_sram|Add1~12\, mda_sram|Add1~12, schematic, 1
instance = comp, \mda_sram|SramAddress[6]~22\, mda_sram|SramAddress[6]~22, schematic, 1
instance = comp, \mda_sram|SramAddress[6]\, mda_sram|SramAddress[6], schematic, 1
instance = comp, \mda_sram|SramAdr[6]~7\, mda_sram|SramAdr[6]~7, schematic, 1
instance = comp, \mda_sram|SramAdr[6]\, mda_sram|SramAdr[6], schematic, 1
instance = comp, \ega_sram|pMemAdr[6]~38\, ega_sram|pMemAdr[6]~38, schematic, 1
instance = comp, \ega_sram|pMemAdr[6]~39\, ega_sram|pMemAdr[6]~39, schematic, 1
instance = comp, \cga_sram|Add1~14\, cga_sram|Add1~14, schematic, 1
instance = comp, \cga_sram|SramAddress[7]~25\, cga_sram|SramAddress[7]~25, schematic, 1
instance = comp, \cga_sram|SramAddress[7]\, cga_sram|SramAddress[7], schematic, 1
instance = comp, \cga_sram|SramAdr[7]~7\, cga_sram|SramAdr[7]~7, schematic, 1
instance = comp, \cga_sram|SramAdr[7]\, cga_sram|SramAdr[7], schematic, 1
instance = comp, \hgc_sram|Add1~14\, hgc_sram|Add1~14, schematic, 1
instance = comp, \hgc_sram|SramAddress[7]~22\, hgc_sram|SramAddress[7]~22, schematic, 1
instance = comp, \hgc_sram|SramAddress[7]\, hgc_sram|SramAddress[7], schematic, 1
instance = comp, \hgc_sram|SramAdr[7]~7\, hgc_sram|SramAdr[7]~7, schematic, 1
instance = comp, \hgc_sram|SramAdr[7]\, hgc_sram|SramAdr[7], schematic, 1
instance = comp, \ega_sram|pMemAdr[7]~40\, ega_sram|pMemAdr[7]~40, schematic, 1
instance = comp, \ega_sram|Add1~14\, ega_sram|Add1~14, schematic, 1
instance = comp, \ega_sram|SramAddress[7]~25\, ega_sram|SramAddress[7]~25, schematic, 1
instance = comp, \ega_sram|SramAddress[7]\, ega_sram|SramAddress[7], schematic, 1
instance = comp, \ega_sram|SramAdr[7]~7\, ega_sram|SramAdr[7]~7, schematic, 1
instance = comp, \ega_sram|SramAdr[7]\, ega_sram|SramAdr[7], schematic, 1
instance = comp, \mda_sram|Add1~14\, mda_sram|Add1~14, schematic, 1
instance = comp, \mda_sram|SramAddress[7]~23\, mda_sram|SramAddress[7]~23, schematic, 1
instance = comp, \mda_sram|SramAddress[7]\, mda_sram|SramAddress[7], schematic, 1
instance = comp, \mda_sram|SramAdr[7]~8\, mda_sram|SramAdr[7]~8, schematic, 1
instance = comp, \mda_sram|SramAdr[7]\, mda_sram|SramAdr[7], schematic, 1
instance = comp, \ega_sram|pMemAdr[7]~41\, ega_sram|pMemAdr[7]~41, schematic, 1
instance = comp, \ega_sram|pMemAdr[7]~42\, ega_sram|pMemAdr[7]~42, schematic, 1
instance = comp, \cga_sram|SramAddress[8]~26\, cga_sram|SramAddress[8]~26, schematic, 1
instance = comp, \cga_sram|SramAddress[8]\, cga_sram|SramAddress[8], schematic, 1
instance = comp, \cga_sram|Add1~16\, cga_sram|Add1~16, schematic, 1
instance = comp, \cga_sram|SramAdr[8]~8\, cga_sram|SramAdr[8]~8, schematic, 1
instance = comp, \cga_sram|SramAdr[8]\, cga_sram|SramAdr[8], schematic, 1
instance = comp, \hgc_sram|SramAddress[8]~23\, hgc_sram|SramAddress[8]~23, schematic, 1
instance = comp, \hgc_sram|SramAddress[8]\, hgc_sram|SramAddress[8], schematic, 1
instance = comp, \hgc_sram|Add1~16\, hgc_sram|Add1~16, schematic, 1
instance = comp, \hgc_sram|SramAdr[8]~8\, hgc_sram|SramAdr[8]~8, schematic, 1
instance = comp, \hgc_sram|SramAdr[8]\, hgc_sram|SramAdr[8], schematic, 1
instance = comp, \cga_sram|SramAdr[8]~enfeeder\, cga_sram|SramAdr[8]~enfeeder, schematic, 1
instance = comp, \cga_sram|SramAdr[8]~en\, cga_sram|SramAdr[8]~en, schematic, 1
instance = comp, \ega_sram|pMemAdr[8]~43\, ega_sram|pMemAdr[8]~43, schematic, 1
instance = comp, \ega_sram|SramAddress[8]~26\, ega_sram|SramAddress[8]~26, schematic, 1
instance = comp, \ega_sram|SramAddress[8]\, ega_sram|SramAddress[8], schematic, 1
instance = comp, \ega_sram|Add1~16\, ega_sram|Add1~16, schematic, 1
instance = comp, \ega_sram|SramAdr[8]~8\, ega_sram|SramAdr[8]~8, schematic, 1
instance = comp, \ega_sram|SramAdr[8]\, ega_sram|SramAdr[8], schematic, 1
instance = comp, \ega_sram|SramAdr[8]~enfeeder\, ega_sram|SramAdr[8]~enfeeder, schematic, 1
instance = comp, \ega_sram|SramAdr[8]~en\, ega_sram|SramAdr[8]~en, schematic, 1
instance = comp, \mda_sram|Add1~16\, mda_sram|Add1~16, schematic, 1
instance = comp, \mda_sram|SramAddress[8]~24\, mda_sram|SramAddress[8]~24, schematic, 1
instance = comp, \mda_sram|SramAddress[8]\, mda_sram|SramAddress[8], schematic, 1
instance = comp, \mda_sram|SramAdr[8]~9\, mda_sram|SramAdr[8]~9, schematic, 1
instance = comp, \mda_sram|SramAdr[8]\, mda_sram|SramAdr[8], schematic, 1
instance = comp, \mda_sram|SramAdr[8]~enfeeder\, mda_sram|SramAdr[8]~enfeeder, schematic, 1
instance = comp, \mda_sram|SramAdr[8]~en\, mda_sram|SramAdr[8]~en, schematic, 1
instance = comp, \ega_sram|pMemAdr[8]~44\, ega_sram|pMemAdr[8]~44, schematic, 1
instance = comp, \ega_sram|pMemAdr[8]~45\, ega_sram|pMemAdr[8]~45, schematic, 1
instance = comp, \ega_sram|pMemAdr[8]~46\, ega_sram|pMemAdr[8]~46, schematic, 1
instance = comp, \hgc_sram|Add1~18\, hgc_sram|Add1~18, schematic, 1
instance = comp, \hgc_sram|SramAddress~9\, hgc_sram|SramAddress~9, schematic, 1
instance = comp, \hgc_sram|SramAddress[9]~0\, hgc_sram|SramAddress[9]~0, schematic, 1
instance = comp, \hgc_vga_video|vcount[0]~16\, hgc_vga_video|vcount[0]~16, schematic, 1
instance = comp, \hgc_vga_video|process_1~1\, hgc_vga_video|process_1~1, schematic, 1
instance = comp, \hgc_vga_video|process_1~0\, hgc_vga_video|process_1~0, schematic, 1
instance = comp, \hgc_vga_video|process_1~2\, hgc_vga_video|process_1~2, schematic, 1
instance = comp, \hgc_vga_video|vcount[0]\, hgc_vga_video|vcount[0], schematic, 1
instance = comp, \hgc_vga_video|vcount[1]~18\, hgc_vga_video|vcount[1]~18, schematic, 1
instance = comp, \hgc_vga_video|vcount[1]\, hgc_vga_video|vcount[1], schematic, 1
instance = comp, \hgc_vga_video|vcount[2]~20\, hgc_vga_video|vcount[2]~20, schematic, 1
instance = comp, \hgc_vga_video|vcount[2]\, hgc_vga_video|vcount[2], schematic, 1
instance = comp, \hgc_vga_video|vcount[3]~22\, hgc_vga_video|vcount[3]~22, schematic, 1
instance = comp, \hgc_vga_video|vcount[3]\, hgc_vga_video|vcount[3], schematic, 1
instance = comp, \hgc_vga_video|vcount[4]~24\, hgc_vga_video|vcount[4]~24, schematic, 1
instance = comp, \hgc_vga_video|vcount[4]\, hgc_vga_video|vcount[4], schematic, 1
instance = comp, \hgc_vga_video|vcount[5]~26\, hgc_vga_video|vcount[5]~26, schematic, 1
instance = comp, \hgc_vga_video|vcount[5]\, hgc_vga_video|vcount[5], schematic, 1
instance = comp, \hgc_vga_video|vcount[6]~28\, hgc_vga_video|vcount[6]~28, schematic, 1
instance = comp, \hgc_vga_video|vcount[6]\, hgc_vga_video|vcount[6], schematic, 1
instance = comp, \hgc_vga_video|vcount[7]~30\, hgc_vga_video|vcount[7]~30, schematic, 1
instance = comp, \hgc_vga_video|vcount[7]\, hgc_vga_video|vcount[7], schematic, 1
instance = comp, \hgc_vga_video|vcount[8]~32\, hgc_vga_video|vcount[8]~32, schematic, 1
instance = comp, \hgc_vga_video|vcount[8]\, hgc_vga_video|vcount[8], schematic, 1
instance = comp, \hgc_vga_video|vcount[9]~34\, hgc_vga_video|vcount[9]~34, schematic, 1
instance = comp, \hgc_vga_video|vcount[9]\, hgc_vga_video|vcount[9], schematic, 1
instance = comp, \hgc_vga_video|vcount[10]~36\, hgc_vga_video|vcount[10]~36, schematic, 1
instance = comp, \hgc_vga_video|vcount[10]\, hgc_vga_video|vcount[10], schematic, 1
instance = comp, \hgc_vga_video|vcount[11]~38\, hgc_vga_video|vcount[11]~38, schematic, 1
instance = comp, \hgc_vga_video|vcount[11]\, hgc_vga_video|vcount[11], schematic, 1
instance = comp, \hgc_vga_video|vcount[12]~40\, hgc_vga_video|vcount[12]~40, schematic, 1
instance = comp, \hgc_vga_video|vcount[12]\, hgc_vga_video|vcount[12], schematic, 1
instance = comp, \hgc_vga_video|Equal4~0\, hgc_vga_video|Equal4~0, schematic, 1
instance = comp, \hgc_vga_video|vcount[13]~42\, hgc_vga_video|vcount[13]~42, schematic, 1
instance = comp, \hgc_vga_video|vcount[13]\, hgc_vga_video|vcount[13], schematic, 1
instance = comp, \hgc_vga_video|vcount[14]~44\, hgc_vga_video|vcount[14]~44, schematic, 1
instance = comp, \hgc_vga_video|vcount[14]\, hgc_vga_video|vcount[14], schematic, 1
instance = comp, \hgc_vga_video|vcount[15]~46\, hgc_vga_video|vcount[15]~46, schematic, 1
instance = comp, \hgc_vga_video|vcount[15]\, hgc_vga_video|vcount[15], schematic, 1
instance = comp, \hgc_vga_video|Equal4~1\, hgc_vga_video|Equal4~1, schematic, 1
instance = comp, \hgc_vga_video|Equal4~2\, hgc_vga_video|Equal4~2, schematic, 1
instance = comp, \hgc_vga_video|LessThan5~0\, hgc_vga_video|LessThan5~0, schematic, 1
instance = comp, \hgc_vga_video|Equal4~3\, hgc_vga_video|Equal4~3, schematic, 1
instance = comp, \hgc_vga_video|Equal4~4\, hgc_vga_video|Equal4~4, schematic, 1
instance = comp, \hgc_vga_video|LessThan5~1\, hgc_vga_video|LessThan5~1, schematic, 1
instance = comp, \hgc_vga_video|LessThan5~2\, hgc_vga_video|LessThan5~2, schematic, 1
instance = comp, \hgc_vga_video|row_number[9]~0\, hgc_vga_video|row_number[9]~0, schematic, 1
instance = comp, \hgc_genlock|Add10~0\, hgc_genlock|Add10~0, schematic, 1
instance = comp, \UP_BTN~input\, UP_BTN~input, schematic, 1
instance = comp, \hgc_genlock|Add3~32\, hgc_genlock|Add3~32, schematic, 1
instance = comp, \hgc_genlock|Add3~34\, hgc_genlock|Add3~34, schematic, 1
instance = comp, \hgc_genlock|Add3~36\, hgc_genlock|Add3~36, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[17]\, hgc_genlock|\process_3:peak[17], schematic, 1
instance = comp, \hgc_genlock|process_3~0\, hgc_genlock|process_3~0, schematic, 1
instance = comp, \hgc_genlock|LessThan3~2\, hgc_genlock|LessThan3~2, schematic, 1
instance = comp, \hgc_genlock|LessThan3~3\, hgc_genlock|LessThan3~3, schematic, 1
instance = comp, \hgc_genlock|Add3~38\, hgc_genlock|Add3~38, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[0]\, hgc_genlock|\process_3:peak[0], schematic, 1
instance = comp, \hgc_genlock|Add3~0\, hgc_genlock|Add3~0, schematic, 1
instance = comp, \hgc_genlock|Add3~2\, hgc_genlock|Add3~2, schematic, 1
instance = comp, \hgc_genlock|Add3~39\, hgc_genlock|Add3~39, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[1]\, hgc_genlock|\process_3:peak[1], schematic, 1
instance = comp, \hgc_genlock|Add3~4\, hgc_genlock|Add3~4, schematic, 1
instance = comp, \hgc_genlock|Add3~40\, hgc_genlock|Add3~40, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[2]\, hgc_genlock|\process_3:peak[2], schematic, 1
instance = comp, \hgc_genlock|Add3~6\, hgc_genlock|Add3~6, schematic, 1
instance = comp, \hgc_genlock|Add3~41\, hgc_genlock|Add3~41, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[3]\, hgc_genlock|\process_3:peak[3], schematic, 1
instance = comp, \hgc_genlock|Add3~8\, hgc_genlock|Add3~8, schematic, 1
instance = comp, \hgc_genlock|Add3~42\, hgc_genlock|Add3~42, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[4]\, hgc_genlock|\process_3:peak[4], schematic, 1
instance = comp, \hgc_genlock|Add3~10\, hgc_genlock|Add3~10, schematic, 1
instance = comp, \hgc_genlock|Add3~43\, hgc_genlock|Add3~43, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[5]\, hgc_genlock|\process_3:peak[5], schematic, 1
instance = comp, \hgc_genlock|Add3~12\, hgc_genlock|Add3~12, schematic, 1
instance = comp, \hgc_genlock|Add3~44\, hgc_genlock|Add3~44, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[6]\, hgc_genlock|\process_3:peak[6], schematic, 1
instance = comp, \hgc_genlock|Add3~14\, hgc_genlock|Add3~14, schematic, 1
instance = comp, \hgc_genlock|Add3~45\, hgc_genlock|Add3~45, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[7]\, hgc_genlock|\process_3:peak[7], schematic, 1
instance = comp, \hgc_genlock|LessThan3~1\, hgc_genlock|LessThan3~1, schematic, 1
instance = comp, \hgc_genlock|LessThan3~0\, hgc_genlock|LessThan3~0, schematic, 1
instance = comp, \hgc_genlock|LessThan3~4\, hgc_genlock|LessThan3~4, schematic, 1
instance = comp, \hgc_genlock|peak~2\, hgc_genlock|peak~2, schematic, 1
instance = comp, \hgc_genlock|Add3~16\, hgc_genlock|Add3~16, schematic, 1
instance = comp, \hgc_genlock|Add3~46\, hgc_genlock|Add3~46, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[8]\, hgc_genlock|\process_3:peak[8], schematic, 1
instance = comp, \hgc_genlock|Add3~18\, hgc_genlock|Add3~18, schematic, 1
instance = comp, \hgc_genlock|Add3~47\, hgc_genlock|Add3~47, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[9]\, hgc_genlock|\process_3:peak[9], schematic, 1
instance = comp, \hgc_genlock|Add3~20\, hgc_genlock|Add3~20, schematic, 1
instance = comp, \hgc_genlock|Add3~48\, hgc_genlock|Add3~48, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[10]\, hgc_genlock|\process_3:peak[10], schematic, 1
instance = comp, \hgc_genlock|Add3~22\, hgc_genlock|Add3~22, schematic, 1
instance = comp, \hgc_genlock|Add3~49\, hgc_genlock|Add3~49, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[11]\, hgc_genlock|\process_3:peak[11], schematic, 1
instance = comp, \hgc_genlock|Add3~24\, hgc_genlock|Add3~24, schematic, 1
instance = comp, \hgc_genlock|Add3~50\, hgc_genlock|Add3~50, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[12]\, hgc_genlock|\process_3:peak[12], schematic, 1
instance = comp, \hgc_genlock|Add3~26\, hgc_genlock|Add3~26, schematic, 1
instance = comp, \hgc_genlock|Add3~51\, hgc_genlock|Add3~51, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[13]\, hgc_genlock|\process_3:peak[13], schematic, 1
instance = comp, \hgc_genlock|Add3~28\, hgc_genlock|Add3~28, schematic, 1
instance = comp, \hgc_genlock|Add3~52\, hgc_genlock|Add3~52, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[14]\, hgc_genlock|\process_3:peak[14], schematic, 1
instance = comp, \hgc_genlock|Add3~30\, hgc_genlock|Add3~30, schematic, 1
instance = comp, \hgc_genlock|Add3~53\, hgc_genlock|Add3~53, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[15]\, hgc_genlock|\process_3:peak[15], schematic, 1
instance = comp, \hgc_genlock|Add3~37\, hgc_genlock|Add3~37, schematic, 1
instance = comp, \hgc_genlock|process_3:peak[16]\, hgc_genlock|\process_3:peak[16], schematic, 1
instance = comp, \hgc_genlock|adj_trg_up~0\, hgc_genlock|adj_trg_up~0, schematic, 1
instance = comp, \hgc_genlock|process_3:latch~0\, hgc_genlock|\process_3:latch~0, schematic, 1
instance = comp, \hgc_genlock|process_3:latch\, hgc_genlock|\process_3:latch, schematic, 1
instance = comp, \hgc_genlock|adj_trg_up~1\, hgc_genlock|adj_trg_up~1, schematic, 1
instance = comp, \hgc_genlock|adj_trg_up\, hgc_genlock|adj_trg_up, schematic, 1
instance = comp, \DOWN_BTN~input\, DOWN_BTN~input, schematic, 1
instance = comp, \hgc_genlock|Add4~32\, hgc_genlock|Add4~32, schematic, 1
instance = comp, \hgc_genlock|Add4~34\, hgc_genlock|Add4~34, schematic, 1
instance = comp, \hgc_genlock|Add4~36\, hgc_genlock|Add4~36, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[17]\, hgc_genlock|\process_4:peak[17], schematic, 1
instance = comp, \hgc_genlock|Add4~38\, hgc_genlock|Add4~38, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[0]\, hgc_genlock|\process_4:peak[0], schematic, 1
instance = comp, \hgc_genlock|Add4~0\, hgc_genlock|Add4~0, schematic, 1
instance = comp, \hgc_genlock|Add4~2\, hgc_genlock|Add4~2, schematic, 1
instance = comp, \hgc_genlock|Add4~39\, hgc_genlock|Add4~39, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[1]\, hgc_genlock|\process_4:peak[1], schematic, 1
instance = comp, \hgc_genlock|Add4~4\, hgc_genlock|Add4~4, schematic, 1
instance = comp, \hgc_genlock|Add4~40\, hgc_genlock|Add4~40, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[2]\, hgc_genlock|\process_4:peak[2], schematic, 1
instance = comp, \hgc_genlock|Add4~6\, hgc_genlock|Add4~6, schematic, 1
instance = comp, \hgc_genlock|Add4~41\, hgc_genlock|Add4~41, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[3]\, hgc_genlock|\process_4:peak[3], schematic, 1
instance = comp, \hgc_genlock|LessThan4~0\, hgc_genlock|LessThan4~0, schematic, 1
instance = comp, \hgc_genlock|Add4~8\, hgc_genlock|Add4~8, schematic, 1
instance = comp, \hgc_genlock|Add4~42\, hgc_genlock|Add4~42, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[4]\, hgc_genlock|\process_4:peak[4], schematic, 1
instance = comp, \hgc_genlock|Add4~10\, hgc_genlock|Add4~10, schematic, 1
instance = comp, \hgc_genlock|Add4~43\, hgc_genlock|Add4~43, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[5]\, hgc_genlock|\process_4:peak[5], schematic, 1
instance = comp, \hgc_genlock|Add4~12\, hgc_genlock|Add4~12, schematic, 1
instance = comp, \hgc_genlock|Add4~44\, hgc_genlock|Add4~44, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[6]\, hgc_genlock|\process_4:peak[6], schematic, 1
instance = comp, \hgc_genlock|Add4~14\, hgc_genlock|Add4~14, schematic, 1
instance = comp, \hgc_genlock|Add4~45\, hgc_genlock|Add4~45, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[7]\, hgc_genlock|\process_4:peak[7], schematic, 1
instance = comp, \hgc_genlock|LessThan4~1\, hgc_genlock|LessThan4~1, schematic, 1
instance = comp, \hgc_genlock|LessThan4~3\, hgc_genlock|LessThan4~3, schematic, 1
instance = comp, \hgc_genlock|Add4~16\, hgc_genlock|Add4~16, schematic, 1
instance = comp, \hgc_genlock|Add4~46\, hgc_genlock|Add4~46, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[8]\, hgc_genlock|\process_4:peak[8], schematic, 1
instance = comp, \hgc_genlock|Add4~18\, hgc_genlock|Add4~18, schematic, 1
instance = comp, \hgc_genlock|Add4~47\, hgc_genlock|Add4~47, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[9]\, hgc_genlock|\process_4:peak[9], schematic, 1
instance = comp, \hgc_genlock|Add4~20\, hgc_genlock|Add4~20, schematic, 1
instance = comp, \hgc_genlock|Add4~48\, hgc_genlock|Add4~48, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[10]\, hgc_genlock|\process_4:peak[10], schematic, 1
instance = comp, \hgc_genlock|LessThan4~2\, hgc_genlock|LessThan4~2, schematic, 1
instance = comp, \hgc_genlock|LessThan4~4\, hgc_genlock|LessThan4~4, schematic, 1
instance = comp, \hgc_genlock|process_4~0\, hgc_genlock|process_4~0, schematic, 1
instance = comp, \hgc_genlock|peak~1\, hgc_genlock|peak~1, schematic, 1
instance = comp, \hgc_genlock|Add4~22\, hgc_genlock|Add4~22, schematic, 1
instance = comp, \hgc_genlock|Add4~49\, hgc_genlock|Add4~49, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[11]\, hgc_genlock|\process_4:peak[11], schematic, 1
instance = comp, \hgc_genlock|Add4~24\, hgc_genlock|Add4~24, schematic, 1
instance = comp, \hgc_genlock|Add4~50\, hgc_genlock|Add4~50, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[12]\, hgc_genlock|\process_4:peak[12], schematic, 1
instance = comp, \hgc_genlock|Add4~26\, hgc_genlock|Add4~26, schematic, 1
instance = comp, \hgc_genlock|Add4~51\, hgc_genlock|Add4~51, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[13]\, hgc_genlock|\process_4:peak[13], schematic, 1
instance = comp, \hgc_genlock|Add4~28\, hgc_genlock|Add4~28, schematic, 1
instance = comp, \hgc_genlock|Add4~52\, hgc_genlock|Add4~52, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[14]\, hgc_genlock|\process_4:peak[14], schematic, 1
instance = comp, \hgc_genlock|Add4~30\, hgc_genlock|Add4~30, schematic, 1
instance = comp, \hgc_genlock|Add4~53\, hgc_genlock|Add4~53, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[15]\, hgc_genlock|\process_4:peak[15], schematic, 1
instance = comp, \hgc_genlock|Add4~37\, hgc_genlock|Add4~37, schematic, 1
instance = comp, \hgc_genlock|process_4:peak[16]\, hgc_genlock|\process_4:peak[16], schematic, 1
instance = comp, \hgc_genlock|adj_trg_down~0\, hgc_genlock|adj_trg_down~0, schematic, 1
instance = comp, \hgc_genlock|process_4:latch~0\, hgc_genlock|\process_4:latch~0, schematic, 1
instance = comp, \hgc_genlock|process_4:latch\, hgc_genlock|\process_4:latch, schematic, 1
instance = comp, \hgc_genlock|adj_trg_down~1\, hgc_genlock|adj_trg_down~1, schematic, 1
instance = comp, \hgc_genlock|adj_trg_down\, hgc_genlock|adj_trg_down, schematic, 1
instance = comp, \hgc_genlock|Add10~2\, hgc_genlock|Add10~2, schematic, 1
instance = comp, \hgc_genlock|adj_y[1]\, hgc_genlock|adj_y[1], schematic, 1
instance = comp, \hgc_genlock|Add10~4\, hgc_genlock|Add10~4, schematic, 1
instance = comp, \hgc_genlock|adj_y[2]\, hgc_genlock|adj_y[2], schematic, 1
instance = comp, \hgc_genlock|Add10~6\, hgc_genlock|Add10~6, schematic, 1
instance = comp, \hgc_genlock|adj_y[3]\, hgc_genlock|adj_y[3], schematic, 1
instance = comp, \hgc_genlock|Add10~8\, hgc_genlock|Add10~8, schematic, 1
instance = comp, \hgc_genlock|adj_y[4]~3\, hgc_genlock|adj_y[4]~3, schematic, 1
instance = comp, \hgc_genlock|adj_y[4]\, hgc_genlock|adj_y[4], schematic, 1
instance = comp, \hgc_genlock|adj_y~1\, hgc_genlock|adj_y~1, schematic, 1
instance = comp, \hgc_genlock|adj_y~0\, hgc_genlock|adj_y~0, schematic, 1
instance = comp, \hgc_genlock|adj_y~2\, hgc_genlock|adj_y~2, schematic, 1
instance = comp, \hgc_genlock|adj_y[0]\, hgc_genlock|adj_y[0], schematic, 1
instance = comp, \hgc_genlock|adjust_y[0]~feeder\, hgc_genlock|adjust_y[0]~feeder, schematic, 1
instance = comp, \hgc_genlock|adjust_y[0]\, hgc_genlock|adjust_y[0], schematic, 1
instance = comp, \hgc_vga_video|start_row[0]\, hgc_vga_video|start_row[0], schematic, 1
instance = comp, \hgc_vga_video|row_number[0]~1\, hgc_vga_video|row_number[0]~1, schematic, 1
instance = comp, \hgc_vga_video|Equal2~0\, hgc_vga_video|Equal2~0, schematic, 1
instance = comp, \hgc_vga_video|Equal2~1\, hgc_vga_video|Equal2~1, schematic, 1
instance = comp, \hgc_vga_video|hblank\, hgc_vga_video|hblank, schematic, 1
instance = comp, \hgc_vga_video|row_number[9]~2\, hgc_vga_video|row_number[9]~2, schematic, 1
instance = comp, \hgc_vga_video|row_number[0]\, hgc_vga_video|row_number[0], schematic, 1
instance = comp, \hgc_genlock|row_number~0\, hgc_genlock|row_number~0, schematic, 1
instance = comp, \hgc_genlock|row_number[0]\, hgc_genlock|row_number[0], schematic, 1
instance = comp, \hgc_sram|Selector20~0\, hgc_sram|Selector20~0, schematic, 1
instance = comp, \hgc_sram|Selector20~1\, hgc_sram|Selector20~1, schematic, 1
instance = comp, \hgc_sram|wren~0\, hgc_sram|wren~0, schematic, 1
instance = comp, \hgc_sram|Selector20~2\, hgc_sram|Selector20~2, schematic, 1
instance = comp, \hgc_sram|Selector20~3\, hgc_sram|Selector20~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[9]\, hgc_sram|SramAddress[9], schematic, 1
instance = comp, \hgc_sram|SramAdr[9]~9\, hgc_sram|SramAdr[9]~9, schematic, 1
instance = comp, \hgc_sram|SramAdr[9]\, hgc_sram|SramAdr[9], schematic, 1
instance = comp, \cga_sram|Add1~18\, cga_sram|Add1~18, schematic, 1
instance = comp, \cga_sram|SramAddress~11\, cga_sram|SramAddress~11, schematic, 1
instance = comp, \cga_sram|SramAddress[9]~0\, cga_sram|SramAddress[9]~0, schematic, 1
instance = comp, \cga_vga_video|Equal0~4\, cga_vga_video|Equal0~4, schematic, 1
instance = comp, \cga_vga_video|Equal0~5\, cga_vga_video|Equal0~5, schematic, 1
instance = comp, \cga_vga_video|vcount[0]~16\, cga_vga_video|vcount[0]~16, schematic, 1
instance = comp, \cga_vga_video|vcount[1]~18\, cga_vga_video|vcount[1]~18, schematic, 1
instance = comp, \cga_vga_video|vcount[2]~20\, cga_vga_video|vcount[2]~20, schematic, 1
instance = comp, \cga_vga_video|vcount[2]\, cga_vga_video|vcount[2], schematic, 1
instance = comp, \cga_vga_video|vcount[3]~22\, cga_vga_video|vcount[3]~22, schematic, 1
instance = comp, \cga_vga_video|vcount[3]\, cga_vga_video|vcount[3], schematic, 1
instance = comp, \cga_vga_video|vcount[4]~24\, cga_vga_video|vcount[4]~24, schematic, 1
instance = comp, \cga_vga_video|vcount[4]\, cga_vga_video|vcount[4], schematic, 1
instance = comp, \cga_vga_video|vcount[5]~26\, cga_vga_video|vcount[5]~26, schematic, 1
instance = comp, \cga_vga_video|vcount[5]\, cga_vga_video|vcount[5], schematic, 1
instance = comp, \cga_vga_video|vcount[6]~28\, cga_vga_video|vcount[6]~28, schematic, 1
instance = comp, \cga_vga_video|vcount[6]\, cga_vga_video|vcount[6], schematic, 1
instance = comp, \cga_vga_video|vcount[7]~30\, cga_vga_video|vcount[7]~30, schematic, 1
instance = comp, \cga_vga_video|vcount[7]\, cga_vga_video|vcount[7], schematic, 1
instance = comp, \cga_vga_video|vcount[8]~32\, cga_vga_video|vcount[8]~32, schematic, 1
instance = comp, \cga_vga_video|vcount[8]\, cga_vga_video|vcount[8], schematic, 1
instance = comp, \cga_vga_video|LessThan7~0\, cga_vga_video|LessThan7~0, schematic, 1
instance = comp, \cga_vga_video|vcount[9]~34\, cga_vga_video|vcount[9]~34, schematic, 1
instance = comp, \cga_vga_video|vcount[9]\, cga_vga_video|vcount[9], schematic, 1
instance = comp, \cga_vga_video|vcount[10]~36\, cga_vga_video|vcount[10]~36, schematic, 1
instance = comp, \cga_vga_video|vcount[10]\, cga_vga_video|vcount[10], schematic, 1
instance = comp, \cga_vga_video|vcount[11]~38\, cga_vga_video|vcount[11]~38, schematic, 1
instance = comp, \cga_vga_video|vcount[11]\, cga_vga_video|vcount[11], schematic, 1
instance = comp, \cga_vga_video|vcount[12]~40\, cga_vga_video|vcount[12]~40, schematic, 1
instance = comp, \cga_vga_video|vcount[12]\, cga_vga_video|vcount[12], schematic, 1
instance = comp, \cga_vga_video|Equal4~0\, cga_vga_video|Equal4~0, schematic, 1
instance = comp, \cga_vga_video|vcount[13]~42\, cga_vga_video|vcount[13]~42, schematic, 1
instance = comp, \cga_vga_video|vcount[13]\, cga_vga_video|vcount[13], schematic, 1
instance = comp, \cga_vga_video|vcount[14]~44\, cga_vga_video|vcount[14]~44, schematic, 1
instance = comp, \cga_vga_video|vcount[14]\, cga_vga_video|vcount[14], schematic, 1
instance = comp, \cga_vga_video|vcount[15]~46\, cga_vga_video|vcount[15]~46, schematic, 1
instance = comp, \cga_vga_video|vcount[15]\, cga_vga_video|vcount[15], schematic, 1
instance = comp, \cga_vga_video|Equal4~1\, cga_vga_video|Equal4~1, schematic, 1
instance = comp, \cga_vga_video|process_1~0\, cga_vga_video|process_1~0, schematic, 1
instance = comp, \cga_vga_video|process_1~1\, cga_vga_video|process_1~1, schematic, 1
instance = comp, \cga_vga_video|process_1~2\, cga_vga_video|process_1~2, schematic, 1
instance = comp, \cga_vga_video|vcount[0]\, cga_vga_video|vcount[0], schematic, 1
instance = comp, \cga_vga_video|vcount[1]\, cga_vga_video|vcount[1], schematic, 1
instance = comp, \cga_vga_video|Equal4~2\, cga_vga_video|Equal4~2, schematic, 1
instance = comp, \cga_vga_video|Equal4~3\, cga_vga_video|Equal4~3, schematic, 1
instance = comp, \cga_vga_video|Equal4~4\, cga_vga_video|Equal4~4, schematic, 1
instance = comp, \cga_vga_video|process_1~3\, cga_vga_video|process_1~3, schematic, 1
instance = comp, \cga_vga_video|LessThan7~1\, cga_vga_video|LessThan7~1, schematic, 1
instance = comp, \cga_vga_video|LessThan5~2\, cga_vga_video|LessThan5~2, schematic, 1
instance = comp, \cga_vga_video|LessThan5~3\, cga_vga_video|LessThan5~3, schematic, 1
instance = comp, \cga_vga_video|row_number[8]~0\, cga_vga_video|row_number[8]~0, schematic, 1
instance = comp, \cga_genlock|Add10~0\, cga_genlock|Add10~0, schematic, 1
instance = comp, \cga_genlock|Add4~38\, cga_genlock|Add4~38, schematic, 1
instance = comp, \cga_genlock|process_4:peak[0]\, cga_genlock|\process_4:peak[0], schematic, 1
instance = comp, \cga_genlock|Add4~0\, cga_genlock|Add4~0, schematic, 1
instance = comp, \cga_genlock|Add4~2\, cga_genlock|Add4~2, schematic, 1
instance = comp, \cga_genlock|Add4~39\, cga_genlock|Add4~39, schematic, 1
instance = comp, \cga_genlock|process_4:peak[1]\, cga_genlock|\process_4:peak[1], schematic, 1
instance = comp, \cga_genlock|Add4~4\, cga_genlock|Add4~4, schematic, 1
instance = comp, \cga_genlock|Add4~40\, cga_genlock|Add4~40, schematic, 1
instance = comp, \cga_genlock|process_4:peak[2]\, cga_genlock|\process_4:peak[2], schematic, 1
instance = comp, \cga_genlock|Add4~6\, cga_genlock|Add4~6, schematic, 1
instance = comp, \cga_genlock|Add4~41\, cga_genlock|Add4~41, schematic, 1
instance = comp, \cga_genlock|process_4:peak[3]\, cga_genlock|\process_4:peak[3], schematic, 1
instance = comp, \cga_genlock|Add4~8\, cga_genlock|Add4~8, schematic, 1
instance = comp, \cga_genlock|Add4~42\, cga_genlock|Add4~42, schematic, 1
instance = comp, \cga_genlock|process_4:peak[4]\, cga_genlock|\process_4:peak[4], schematic, 1
instance = comp, \cga_genlock|Add4~10\, cga_genlock|Add4~10, schematic, 1
instance = comp, \cga_genlock|Add4~43\, cga_genlock|Add4~43, schematic, 1
instance = comp, \cga_genlock|process_4:peak[5]\, cga_genlock|\process_4:peak[5], schematic, 1
instance = comp, \cga_genlock|Add4~12\, cga_genlock|Add4~12, schematic, 1
instance = comp, \cga_genlock|Add4~44\, cga_genlock|Add4~44, schematic, 1
instance = comp, \cga_genlock|process_4:peak[6]\, cga_genlock|\process_4:peak[6], schematic, 1
instance = comp, \cga_genlock|Add4~14\, cga_genlock|Add4~14, schematic, 1
instance = comp, \cga_genlock|Add4~45\, cga_genlock|Add4~45, schematic, 1
instance = comp, \cga_genlock|process_4:peak[7]\, cga_genlock|\process_4:peak[7], schematic, 1
instance = comp, \cga_genlock|Add4~16\, cga_genlock|Add4~16, schematic, 1
instance = comp, \cga_genlock|Add4~46\, cga_genlock|Add4~46, schematic, 1
instance = comp, \cga_genlock|process_4:peak[8]\, cga_genlock|\process_4:peak[8], schematic, 1
instance = comp, \cga_genlock|Add4~18\, cga_genlock|Add4~18, schematic, 1
instance = comp, \cga_genlock|Add4~47\, cga_genlock|Add4~47, schematic, 1
instance = comp, \cga_genlock|process_4:peak[9]\, cga_genlock|\process_4:peak[9], schematic, 1
instance = comp, \cga_genlock|Add4~20\, cga_genlock|Add4~20, schematic, 1
instance = comp, \cga_genlock|Add4~48\, cga_genlock|Add4~48, schematic, 1
instance = comp, \cga_genlock|process_4:peak[10]\, cga_genlock|\process_4:peak[10], schematic, 1
instance = comp, \cga_genlock|Add4~22\, cga_genlock|Add4~22, schematic, 1
instance = comp, \cga_genlock|Add4~49\, cga_genlock|Add4~49, schematic, 1
instance = comp, \cga_genlock|process_4:peak[11]\, cga_genlock|\process_4:peak[11], schematic, 1
instance = comp, \cga_genlock|LessThan4~2\, cga_genlock|LessThan4~2, schematic, 1
instance = comp, \cga_genlock|Add4~24\, cga_genlock|Add4~24, schematic, 1
instance = comp, \cga_genlock|Add4~50\, cga_genlock|Add4~50, schematic, 1
instance = comp, \cga_genlock|process_4:peak[12]\, cga_genlock|\process_4:peak[12], schematic, 1
instance = comp, \cga_genlock|Add4~26\, cga_genlock|Add4~26, schematic, 1
instance = comp, \cga_genlock|Add4~51\, cga_genlock|Add4~51, schematic, 1
instance = comp, \cga_genlock|process_4:peak[13]\, cga_genlock|\process_4:peak[13], schematic, 1
instance = comp, \cga_genlock|Add4~28\, cga_genlock|Add4~28, schematic, 1
instance = comp, \cga_genlock|Add4~52\, cga_genlock|Add4~52, schematic, 1
instance = comp, \cga_genlock|process_4:peak[14]\, cga_genlock|\process_4:peak[14], schematic, 1
instance = comp, \cga_genlock|LessThan4~3\, cga_genlock|LessThan4~3, schematic, 1
instance = comp, \cga_genlock|LessThan4~0\, cga_genlock|LessThan4~0, schematic, 1
instance = comp, \cga_genlock|LessThan4~1\, cga_genlock|LessThan4~1, schematic, 1
instance = comp, \cga_genlock|LessThan4~4\, cga_genlock|LessThan4~4, schematic, 1
instance = comp, \cga_genlock|Add4~32\, cga_genlock|Add4~32, schematic, 1
instance = comp, \cga_genlock|Add4~34\, cga_genlock|Add4~34, schematic, 1
instance = comp, \cga_genlock|Add4~36\, cga_genlock|Add4~36, schematic, 1
instance = comp, \cga_genlock|process_4:peak[17]\, cga_genlock|\process_4:peak[17], schematic, 1
instance = comp, \cga_genlock|process_4~0\, cga_genlock|process_4~0, schematic, 1
instance = comp, \cga_genlock|peak~1\, cga_genlock|peak~1, schematic, 1
instance = comp, \cga_genlock|Add4~30\, cga_genlock|Add4~30, schematic, 1
instance = comp, \cga_genlock|Add4~53\, cga_genlock|Add4~53, schematic, 1
instance = comp, \cga_genlock|process_4:peak[15]\, cga_genlock|\process_4:peak[15], schematic, 1
instance = comp, \cga_genlock|Add4~37\, cga_genlock|Add4~37, schematic, 1
instance = comp, \cga_genlock|process_4:peak[16]\, cga_genlock|\process_4:peak[16], schematic, 1
instance = comp, \cga_genlock|adj_trg_down~0\, cga_genlock|adj_trg_down~0, schematic, 1
instance = comp, \cga_genlock|process_4:latch~0\, cga_genlock|\process_4:latch~0, schematic, 1
instance = comp, \cga_genlock|process_4:latch\, cga_genlock|\process_4:latch, schematic, 1
instance = comp, \cga_genlock|adj_trg_down~1\, cga_genlock|adj_trg_down~1, schematic, 1
instance = comp, \cga_genlock|adj_trg_down\, cga_genlock|adj_trg_down, schematic, 1
instance = comp, \cga_genlock|process_3:latch~0\, cga_genlock|\process_3:latch~0, schematic, 1
instance = comp, \cga_genlock|process_3:latch\, cga_genlock|\process_3:latch, schematic, 1
instance = comp, \cga_genlock|process_3~0\, cga_genlock|process_3~0, schematic, 1
instance = comp, \cga_genlock|Add3~38\, cga_genlock|Add3~38, schematic, 1
instance = comp, \cga_genlock|process_3:peak[0]\, cga_genlock|\process_3:peak[0], schematic, 1
instance = comp, \cga_genlock|Add3~0\, cga_genlock|Add3~0, schematic, 1
instance = comp, \cga_genlock|Add3~2\, cga_genlock|Add3~2, schematic, 1
instance = comp, \cga_genlock|Add3~39\, cga_genlock|Add3~39, schematic, 1
instance = comp, \cga_genlock|process_3:peak[1]\, cga_genlock|\process_3:peak[1], schematic, 1
instance = comp, \cga_genlock|Add3~4\, cga_genlock|Add3~4, schematic, 1
instance = comp, \cga_genlock|Add3~40\, cga_genlock|Add3~40, schematic, 1
instance = comp, \cga_genlock|process_3:peak[2]\, cga_genlock|\process_3:peak[2], schematic, 1
instance = comp, \cga_genlock|Add3~6\, cga_genlock|Add3~6, schematic, 1
instance = comp, \cga_genlock|Add3~41\, cga_genlock|Add3~41, schematic, 1
instance = comp, \cga_genlock|process_3:peak[3]\, cga_genlock|\process_3:peak[3], schematic, 1
instance = comp, \cga_genlock|Add3~8\, cga_genlock|Add3~8, schematic, 1
instance = comp, \cga_genlock|Add3~42\, cga_genlock|Add3~42, schematic, 1
instance = comp, \cga_genlock|process_3:peak[4]\, cga_genlock|\process_3:peak[4], schematic, 1
instance = comp, \cga_genlock|Add3~10\, cga_genlock|Add3~10, schematic, 1
instance = comp, \cga_genlock|Add3~43\, cga_genlock|Add3~43, schematic, 1
instance = comp, \cga_genlock|process_3:peak[5]\, cga_genlock|\process_3:peak[5], schematic, 1
instance = comp, \cga_genlock|Add3~12\, cga_genlock|Add3~12, schematic, 1
instance = comp, \cga_genlock|Add3~44\, cga_genlock|Add3~44, schematic, 1
instance = comp, \cga_genlock|process_3:peak[6]\, cga_genlock|\process_3:peak[6], schematic, 1
instance = comp, \cga_genlock|Add3~14\, cga_genlock|Add3~14, schematic, 1
instance = comp, \cga_genlock|Add3~45\, cga_genlock|Add3~45, schematic, 1
instance = comp, \cga_genlock|process_3:peak[7]\, cga_genlock|\process_3:peak[7], schematic, 1
instance = comp, \cga_genlock|LessThan3~1\, cga_genlock|LessThan3~1, schematic, 1
instance = comp, \cga_genlock|Add3~16\, cga_genlock|Add3~16, schematic, 1
instance = comp, \cga_genlock|Add3~46\, cga_genlock|Add3~46, schematic, 1
instance = comp, \cga_genlock|process_3:peak[8]\, cga_genlock|\process_3:peak[8], schematic, 1
instance = comp, \cga_genlock|Add3~18\, cga_genlock|Add3~18, schematic, 1
instance = comp, \cga_genlock|Add3~47\, cga_genlock|Add3~47, schematic, 1
instance = comp, \cga_genlock|process_3:peak[9]\, cga_genlock|\process_3:peak[9], schematic, 1
instance = comp, \cga_genlock|LessThan3~2\, cga_genlock|LessThan3~2, schematic, 1
instance = comp, \cga_genlock|LessThan3~3\, cga_genlock|LessThan3~3, schematic, 1
instance = comp, \cga_genlock|LessThan3~0\, cga_genlock|LessThan3~0, schematic, 1
instance = comp, \cga_genlock|LessThan3~4\, cga_genlock|LessThan3~4, schematic, 1
instance = comp, \cga_genlock|Add3~32\, cga_genlock|Add3~32, schematic, 1
instance = comp, \cga_genlock|Add3~34\, cga_genlock|Add3~34, schematic, 1
instance = comp, \cga_genlock|Add3~36\, cga_genlock|Add3~36, schematic, 1
instance = comp, \cga_genlock|process_3:peak[17]\, cga_genlock|\process_3:peak[17], schematic, 1
instance = comp, \cga_genlock|peak~2\, cga_genlock|peak~2, schematic, 1
instance = comp, \cga_genlock|Add3~20\, cga_genlock|Add3~20, schematic, 1
instance = comp, \cga_genlock|Add3~48\, cga_genlock|Add3~48, schematic, 1
instance = comp, \cga_genlock|process_3:peak[10]\, cga_genlock|\process_3:peak[10], schematic, 1
instance = comp, \cga_genlock|Add3~22\, cga_genlock|Add3~22, schematic, 1
instance = comp, \cga_genlock|Add3~49\, cga_genlock|Add3~49, schematic, 1
instance = comp, \cga_genlock|process_3:peak[11]\, cga_genlock|\process_3:peak[11], schematic, 1
instance = comp, \cga_genlock|Add3~24\, cga_genlock|Add3~24, schematic, 1
instance = comp, \cga_genlock|Add3~50\, cga_genlock|Add3~50, schematic, 1
instance = comp, \cga_genlock|process_3:peak[12]\, cga_genlock|\process_3:peak[12], schematic, 1
instance = comp, \cga_genlock|Add3~26\, cga_genlock|Add3~26, schematic, 1
instance = comp, \cga_genlock|Add3~51\, cga_genlock|Add3~51, schematic, 1
instance = comp, \cga_genlock|process_3:peak[13]\, cga_genlock|\process_3:peak[13], schematic, 1
instance = comp, \cga_genlock|Add3~28\, cga_genlock|Add3~28, schematic, 1
instance = comp, \cga_genlock|Add3~52\, cga_genlock|Add3~52, schematic, 1
instance = comp, \cga_genlock|process_3:peak[14]\, cga_genlock|\process_3:peak[14], schematic, 1
instance = comp, \cga_genlock|Add3~30\, cga_genlock|Add3~30, schematic, 1
instance = comp, \cga_genlock|Add3~53\, cga_genlock|Add3~53, schematic, 1
instance = comp, \cga_genlock|process_3:peak[15]\, cga_genlock|\process_3:peak[15], schematic, 1
instance = comp, \cga_genlock|Add3~37\, cga_genlock|Add3~37, schematic, 1
instance = comp, \cga_genlock|process_3:peak[16]\, cga_genlock|\process_3:peak[16], schematic, 1
instance = comp, \cga_genlock|adj_trg_up~0\, cga_genlock|adj_trg_up~0, schematic, 1
instance = comp, \cga_genlock|adj_trg_up~1\, cga_genlock|adj_trg_up~1, schematic, 1
instance = comp, \cga_genlock|adj_trg_up\, cga_genlock|adj_trg_up, schematic, 1
instance = comp, \cga_genlock|Add10~2\, cga_genlock|Add10~2, schematic, 1
instance = comp, \cga_genlock|adj_y[1]\, cga_genlock|adj_y[1], schematic, 1
instance = comp, \cga_genlock|Add10~4\, cga_genlock|Add10~4, schematic, 1
instance = comp, \cga_genlock|adj_y[2]\, cga_genlock|adj_y[2], schematic, 1
instance = comp, \cga_genlock|Add10~6\, cga_genlock|Add10~6, schematic, 1
instance = comp, \cga_genlock|adj_y[3]\, cga_genlock|adj_y[3], schematic, 1
instance = comp, \cga_genlock|Add10~8\, cga_genlock|Add10~8, schematic, 1
instance = comp, \cga_genlock|adj_y[4]~3\, cga_genlock|adj_y[4]~3, schematic, 1
instance = comp, \cga_genlock|adj_y[4]\, cga_genlock|adj_y[4], schematic, 1
instance = comp, \cga_genlock|adj_y~1\, cga_genlock|adj_y~1, schematic, 1
instance = comp, \cga_genlock|adj_y~0\, cga_genlock|adj_y~0, schematic, 1
instance = comp, \cga_genlock|adj_y~2\, cga_genlock|adj_y~2, schematic, 1
instance = comp, \cga_genlock|adj_y[0]\, cga_genlock|adj_y[0], schematic, 1
instance = comp, \cga_genlock|adjust_y[0]\, cga_genlock|adjust_y[0], schematic, 1
instance = comp, \cga_vga_video|start_row[0]\, cga_vga_video|start_row[0], schematic, 1
instance = comp, \cga_vga_video|Add3~0\, cga_vga_video|Add3~0, schematic, 1
instance = comp, \cga_vga_video|row_number[0]~1\, cga_vga_video|row_number[0]~1, schematic, 1
instance = comp, \cga_vga_video|Equal2~0\, cga_vga_video|Equal2~0, schematic, 1
instance = comp, \cga_vga_video|hblank\, cga_vga_video|hblank, schematic, 1
instance = comp, \cga_vga_video|row_number[8]~2\, cga_vga_video|row_number[8]~2, schematic, 1
instance = comp, \cga_vga_video|row_number[0]\, cga_vga_video|row_number[0], schematic, 1
instance = comp, \cga_genlock|process_12~8\, cga_genlock|process_12~8, schematic, 1
instance = comp, \cga_genlock|row_number~10\, cga_genlock|row_number~10, schematic, 1
instance = comp, \cga_genlock|row_number[0]~11\, cga_genlock|row_number[0]~11, schematic, 1
instance = comp, \cga_genlock|row_number[0]\, cga_genlock|row_number[0], schematic, 1
instance = comp, \cga_sram|Selector20~0\, cga_sram|Selector20~0, schematic, 1
instance = comp, \cga_sram|Selector20~1\, cga_sram|Selector20~1, schematic, 1
instance = comp, \cga_sram|wren~0\, cga_sram|wren~0, schematic, 1
instance = comp, \cga_sram|Selector20~2\, cga_sram|Selector20~2, schematic, 1
instance = comp, \cga_sram|Selector20~3\, cga_sram|Selector20~3, schematic, 1
instance = comp, \cga_sram|SramAddress[9]\, cga_sram|SramAddress[9], schematic, 1
instance = comp, \cga_sram|SramAdr[9]~9\, cga_sram|SramAdr[9]~9, schematic, 1
instance = comp, \cga_sram|SramAdr[9]\, cga_sram|SramAdr[9], schematic, 1
instance = comp, \ega_sram|pMemAdr[9]~47\, ega_sram|pMemAdr[9]~47, schematic, 1
instance = comp, \mda_sram|Add1~18\, mda_sram|Add1~18, schematic, 1
instance = comp, \mda_sram|SramAddress[9]~0\, mda_sram|SramAddress[9]~0, schematic, 1
instance = comp, \mda_vga_video|vcount[0]~16\, mda_vga_video|vcount[0]~16, schematic, 1
instance = comp, \mda_vga_video|vcount[6]~28\, mda_vga_video|vcount[6]~28, schematic, 1
instance = comp, \mda_vga_video|vcount[7]~30\, mda_vga_video|vcount[7]~30, schematic, 1
instance = comp, \mda_vga_video|vcount[7]\, mda_vga_video|vcount[7], schematic, 1
instance = comp, \mda_vga_video|vcount[8]~32\, mda_vga_video|vcount[8]~32, schematic, 1
instance = comp, \mda_vga_video|vcount[8]\, mda_vga_video|vcount[8], schematic, 1
instance = comp, \mda_vga_video|vcount[9]~34\, mda_vga_video|vcount[9]~34, schematic, 1
instance = comp, \mda_vga_video|vcount[9]\, mda_vga_video|vcount[9], schematic, 1
instance = comp, \mda_vga_video|vcount[10]~36\, mda_vga_video|vcount[10]~36, schematic, 1
instance = comp, \mda_vga_video|vcount[10]\, mda_vga_video|vcount[10], schematic, 1
instance = comp, \mda_vga_video|vcount[11]~38\, mda_vga_video|vcount[11]~38, schematic, 1
instance = comp, \mda_vga_video|vcount[11]\, mda_vga_video|vcount[11], schematic, 1
instance = comp, \mda_vga_video|vcount[12]~40\, mda_vga_video|vcount[12]~40, schematic, 1
instance = comp, \mda_vga_video|vcount[12]\, mda_vga_video|vcount[12], schematic, 1
instance = comp, \mda_vga_video|Equal4~0\, mda_vga_video|Equal4~0, schematic, 1
instance = comp, \mda_vga_video|vcount[13]~42\, mda_vga_video|vcount[13]~42, schematic, 1
instance = comp, \mda_vga_video|vcount[13]\, mda_vga_video|vcount[13], schematic, 1
instance = comp, \mda_vga_video|vcount[14]~44\, mda_vga_video|vcount[14]~44, schematic, 1
instance = comp, \mda_vga_video|vcount[14]\, mda_vga_video|vcount[14], schematic, 1
instance = comp, \mda_vga_video|vcount[15]~46\, mda_vga_video|vcount[15]~46, schematic, 1
instance = comp, \mda_vga_video|vcount[15]\, mda_vga_video|vcount[15], schematic, 1
instance = comp, \mda_vga_video|Equal4~1\, mda_vga_video|Equal4~1, schematic, 1
instance = comp, \mda_vga_video|Equal4~2\, mda_vga_video|Equal4~2, schematic, 1
instance = comp, \mda_vga_video|process_1~0\, mda_vga_video|process_1~0, schematic, 1
instance = comp, \mda_vga_video|process_1~1\, mda_vga_video|process_1~1, schematic, 1
instance = comp, \mda_vga_video|process_1~2\, mda_vga_video|process_1~2, schematic, 1
instance = comp, \mda_vga_video|vcount[0]\, mda_vga_video|vcount[0], schematic, 1
instance = comp, \mda_vga_video|vcount[1]~18\, mda_vga_video|vcount[1]~18, schematic, 1
instance = comp, \mda_vga_video|vcount[1]\, mda_vga_video|vcount[1], schematic, 1
instance = comp, \mda_vga_video|vcount[2]~20\, mda_vga_video|vcount[2]~20, schematic, 1
instance = comp, \mda_vga_video|vcount[2]\, mda_vga_video|vcount[2], schematic, 1
instance = comp, \mda_vga_video|vcount[3]~22\, mda_vga_video|vcount[3]~22, schematic, 1
instance = comp, \mda_vga_video|vcount[3]\, mda_vga_video|vcount[3], schematic, 1
instance = comp, \mda_vga_video|vcount[4]~24\, mda_vga_video|vcount[4]~24, schematic, 1
instance = comp, \mda_vga_video|vcount[4]\, mda_vga_video|vcount[4], schematic, 1
instance = comp, \mda_vga_video|vcount[5]~26\, mda_vga_video|vcount[5]~26, schematic, 1
instance = comp, \mda_vga_video|vcount[5]\, mda_vga_video|vcount[5], schematic, 1
instance = comp, \mda_vga_video|vcount[6]\, mda_vga_video|vcount[6], schematic, 1
instance = comp, \mda_vga_video|LessThan5~0\, mda_vga_video|LessThan5~0, schematic, 1
instance = comp, \mda_vga_video|Equal4~3\, mda_vga_video|Equal4~3, schematic, 1
instance = comp, \mda_vga_video|Equal4~4\, mda_vga_video|Equal4~4, schematic, 1
instance = comp, \mda_vga_video|LessThan5~1\, mda_vga_video|LessThan5~1, schematic, 1
instance = comp, \mda_vga_video|LessThan5~2\, mda_vga_video|LessThan5~2, schematic, 1
instance = comp, \mda_vga_video|row_number[9]~0\, mda_vga_video|row_number[9]~0, schematic, 1
instance = comp, \mda_genlock|Add10~0\, mda_genlock|Add10~0, schematic, 1
instance = comp, \mda_genlock|process_4~0\, mda_genlock|process_4~0, schematic, 1
instance = comp, \mda_genlock|Add4~38\, mda_genlock|Add4~38, schematic, 1
instance = comp, \mda_genlock|process_4:peak[0]\, mda_genlock|\process_4:peak[0], schematic, 1
instance = comp, \mda_genlock|Add4~0\, mda_genlock|Add4~0, schematic, 1
instance = comp, \mda_genlock|Add4~2\, mda_genlock|Add4~2, schematic, 1
instance = comp, \mda_genlock|Add4~39\, mda_genlock|Add4~39, schematic, 1
instance = comp, \mda_genlock|process_4:peak[1]\, mda_genlock|\process_4:peak[1], schematic, 1
instance = comp, \mda_genlock|Add4~4\, mda_genlock|Add4~4, schematic, 1
instance = comp, \mda_genlock|Add4~40\, mda_genlock|Add4~40, schematic, 1
instance = comp, \mda_genlock|process_4:peak[2]\, mda_genlock|\process_4:peak[2], schematic, 1
instance = comp, \mda_genlock|Add4~6\, mda_genlock|Add4~6, schematic, 1
instance = comp, \mda_genlock|Add4~41\, mda_genlock|Add4~41, schematic, 1
instance = comp, \mda_genlock|process_4:peak[3]\, mda_genlock|\process_4:peak[3], schematic, 1
instance = comp, \mda_genlock|Add4~8\, mda_genlock|Add4~8, schematic, 1
instance = comp, \mda_genlock|Add4~42\, mda_genlock|Add4~42, schematic, 1
instance = comp, \mda_genlock|process_4:peak[4]\, mda_genlock|\process_4:peak[4], schematic, 1
instance = comp, \mda_genlock|Add4~10\, mda_genlock|Add4~10, schematic, 1
instance = comp, \mda_genlock|Add4~43\, mda_genlock|Add4~43, schematic, 1
instance = comp, \mda_genlock|process_4:peak[5]\, mda_genlock|\process_4:peak[5], schematic, 1
instance = comp, \mda_genlock|Add4~12\, mda_genlock|Add4~12, schematic, 1
instance = comp, \mda_genlock|Add4~44\, mda_genlock|Add4~44, schematic, 1
instance = comp, \mda_genlock|process_4:peak[6]\, mda_genlock|\process_4:peak[6], schematic, 1
instance = comp, \mda_genlock|Add4~14\, mda_genlock|Add4~14, schematic, 1
instance = comp, \mda_genlock|Add4~45\, mda_genlock|Add4~45, schematic, 1
instance = comp, \mda_genlock|process_4:peak[7]\, mda_genlock|\process_4:peak[7], schematic, 1
instance = comp, \mda_genlock|LessThan4~1\, mda_genlock|LessThan4~1, schematic, 1
instance = comp, \mda_genlock|LessThan4~0\, mda_genlock|LessThan4~0, schematic, 1
instance = comp, \mda_genlock|Add4~16\, mda_genlock|Add4~16, schematic, 1
instance = comp, \mda_genlock|Add4~46\, mda_genlock|Add4~46, schematic, 1
instance = comp, \mda_genlock|process_4:peak[8]\, mda_genlock|\process_4:peak[8], schematic, 1
instance = comp, \mda_genlock|Add4~18\, mda_genlock|Add4~18, schematic, 1
instance = comp, \mda_genlock|Add4~47\, mda_genlock|Add4~47, schematic, 1
instance = comp, \mda_genlock|process_4:peak[9]\, mda_genlock|\process_4:peak[9], schematic, 1
instance = comp, \mda_genlock|Add4~20\, mda_genlock|Add4~20, schematic, 1
instance = comp, \mda_genlock|Add4~48\, mda_genlock|Add4~48, schematic, 1
instance = comp, \mda_genlock|process_4:peak[10]\, mda_genlock|\process_4:peak[10], schematic, 1
instance = comp, \mda_genlock|Add4~22\, mda_genlock|Add4~22, schematic, 1
instance = comp, \mda_genlock|Add4~49\, mda_genlock|Add4~49, schematic, 1
instance = comp, \mda_genlock|process_4:peak[11]\, mda_genlock|\process_4:peak[11], schematic, 1
instance = comp, \mda_genlock|Add4~24\, mda_genlock|Add4~24, schematic, 1
instance = comp, \mda_genlock|Add4~50\, mda_genlock|Add4~50, schematic, 1
instance = comp, \mda_genlock|process_4:peak[12]\, mda_genlock|\process_4:peak[12], schematic, 1
instance = comp, \mda_genlock|Add4~26\, mda_genlock|Add4~26, schematic, 1
instance = comp, \mda_genlock|Add4~51\, mda_genlock|Add4~51, schematic, 1
instance = comp, \mda_genlock|process_4:peak[13]\, mda_genlock|\process_4:peak[13], schematic, 1
instance = comp, \mda_genlock|Add4~28\, mda_genlock|Add4~28, schematic, 1
instance = comp, \mda_genlock|Add4~52\, mda_genlock|Add4~52, schematic, 1
instance = comp, \mda_genlock|process_4:peak[14]\, mda_genlock|\process_4:peak[14], schematic, 1
instance = comp, \mda_genlock|Add4~30\, mda_genlock|Add4~30, schematic, 1
instance = comp, \mda_genlock|Add4~53\, mda_genlock|Add4~53, schematic, 1
instance = comp, \mda_genlock|process_4:peak[15]\, mda_genlock|\process_4:peak[15], schematic, 1
instance = comp, \mda_genlock|LessThan4~3\, mda_genlock|LessThan4~3, schematic, 1
instance = comp, \mda_genlock|LessThan4~2\, mda_genlock|LessThan4~2, schematic, 1
instance = comp, \mda_genlock|LessThan4~4\, mda_genlock|LessThan4~4, schematic, 1
instance = comp, \mda_genlock|Add4~32\, mda_genlock|Add4~32, schematic, 1
instance = comp, \mda_genlock|Add4~37\, mda_genlock|Add4~37, schematic, 1
instance = comp, \mda_genlock|process_4:peak[16]\, mda_genlock|\process_4:peak[16], schematic, 1
instance = comp, \mda_genlock|peak~1\, mda_genlock|peak~1, schematic, 1
instance = comp, \mda_genlock|Add4~34\, mda_genlock|Add4~34, schematic, 1
instance = comp, \mda_genlock|Add4~36\, mda_genlock|Add4~36, schematic, 1
instance = comp, \mda_genlock|process_4:peak[17]\, mda_genlock|\process_4:peak[17], schematic, 1
instance = comp, \mda_genlock|adj_trg_down~0\, mda_genlock|adj_trg_down~0, schematic, 1
instance = comp, \mda_genlock|process_4:latch~0\, mda_genlock|\process_4:latch~0, schematic, 1
instance = comp, \mda_genlock|process_4:latch\, mda_genlock|\process_4:latch, schematic, 1
instance = comp, \mda_genlock|adj_trg_down~1\, mda_genlock|adj_trg_down~1, schematic, 1
instance = comp, \mda_genlock|adj_trg_down\, mda_genlock|adj_trg_down, schematic, 1
instance = comp, \mda_genlock|Add3~38\, mda_genlock|Add3~38, schematic, 1
instance = comp, \mda_genlock|process_3:peak[0]\, mda_genlock|\process_3:peak[0], schematic, 1
instance = comp, \mda_genlock|Add3~0\, mda_genlock|Add3~0, schematic, 1
instance = comp, \mda_genlock|Add3~2\, mda_genlock|Add3~2, schematic, 1
instance = comp, \mda_genlock|Add3~39\, mda_genlock|Add3~39, schematic, 1
instance = comp, \mda_genlock|process_3:peak[1]\, mda_genlock|\process_3:peak[1], schematic, 1
instance = comp, \mda_genlock|Add3~4\, mda_genlock|Add3~4, schematic, 1
instance = comp, \mda_genlock|Add3~40\, mda_genlock|Add3~40, schematic, 1
instance = comp, \mda_genlock|process_3:peak[2]\, mda_genlock|\process_3:peak[2], schematic, 1
instance = comp, \mda_genlock|Add3~6\, mda_genlock|Add3~6, schematic, 1
instance = comp, \mda_genlock|Add3~41\, mda_genlock|Add3~41, schematic, 1
instance = comp, \mda_genlock|process_3:peak[3]\, mda_genlock|\process_3:peak[3], schematic, 1
instance = comp, \mda_genlock|Add3~8\, mda_genlock|Add3~8, schematic, 1
instance = comp, \mda_genlock|Add3~42\, mda_genlock|Add3~42, schematic, 1
instance = comp, \mda_genlock|process_3:peak[4]\, mda_genlock|\process_3:peak[4], schematic, 1
instance = comp, \mda_genlock|Add3~10\, mda_genlock|Add3~10, schematic, 1
instance = comp, \mda_genlock|Add3~43\, mda_genlock|Add3~43, schematic, 1
instance = comp, \mda_genlock|process_3:peak[5]\, mda_genlock|\process_3:peak[5], schematic, 1
instance = comp, \mda_genlock|Add3~12\, mda_genlock|Add3~12, schematic, 1
instance = comp, \mda_genlock|Add3~44\, mda_genlock|Add3~44, schematic, 1
instance = comp, \mda_genlock|process_3:peak[6]\, mda_genlock|\process_3:peak[6], schematic, 1
instance = comp, \mda_genlock|Add3~14\, mda_genlock|Add3~14, schematic, 1
instance = comp, \mda_genlock|Add3~45\, mda_genlock|Add3~45, schematic, 1
instance = comp, \mda_genlock|process_3:peak[7]\, mda_genlock|\process_3:peak[7], schematic, 1
instance = comp, \mda_genlock|Add3~16\, mda_genlock|Add3~16, schematic, 1
instance = comp, \mda_genlock|Add3~46\, mda_genlock|Add3~46, schematic, 1
instance = comp, \mda_genlock|process_3:peak[8]\, mda_genlock|\process_3:peak[8], schematic, 1
instance = comp, \mda_genlock|Add3~18\, mda_genlock|Add3~18, schematic, 1
instance = comp, \mda_genlock|Add3~47\, mda_genlock|Add3~47, schematic, 1
instance = comp, \mda_genlock|process_3:peak[9]\, mda_genlock|\process_3:peak[9], schematic, 1
instance = comp, \mda_genlock|Add3~20\, mda_genlock|Add3~20, schematic, 1
instance = comp, \mda_genlock|Add3~48\, mda_genlock|Add3~48, schematic, 1
instance = comp, \mda_genlock|process_3:peak[10]\, mda_genlock|\process_3:peak[10], schematic, 1
instance = comp, \mda_genlock|Add3~22\, mda_genlock|Add3~22, schematic, 1
instance = comp, \mda_genlock|Add3~49\, mda_genlock|Add3~49, schematic, 1
instance = comp, \mda_genlock|process_3:peak[11]\, mda_genlock|\process_3:peak[11], schematic, 1
instance = comp, \mda_genlock|Add3~24\, mda_genlock|Add3~24, schematic, 1
instance = comp, \mda_genlock|Add3~50\, mda_genlock|Add3~50, schematic, 1
instance = comp, \mda_genlock|process_3:peak[12]\, mda_genlock|\process_3:peak[12], schematic, 1
instance = comp, \mda_genlock|Add3~26\, mda_genlock|Add3~26, schematic, 1
instance = comp, \mda_genlock|Add3~51\, mda_genlock|Add3~51, schematic, 1
instance = comp, \mda_genlock|process_3:peak[13]\, mda_genlock|\process_3:peak[13], schematic, 1
instance = comp, \mda_genlock|Add3~28\, mda_genlock|Add3~28, schematic, 1
instance = comp, \mda_genlock|Add3~52\, mda_genlock|Add3~52, schematic, 1
instance = comp, \mda_genlock|process_3:peak[14]\, mda_genlock|\process_3:peak[14], schematic, 1
instance = comp, \mda_genlock|Add3~30\, mda_genlock|Add3~30, schematic, 1
instance = comp, \mda_genlock|Add3~53\, mda_genlock|Add3~53, schematic, 1
instance = comp, \mda_genlock|process_3:peak[15]\, mda_genlock|\process_3:peak[15], schematic, 1
instance = comp, \mda_genlock|Add3~32\, mda_genlock|Add3~32, schematic, 1
instance = comp, \mda_genlock|Add3~37\, mda_genlock|Add3~37, schematic, 1
instance = comp, \mda_genlock|process_3:peak[16]\, mda_genlock|\process_3:peak[16], schematic, 1
instance = comp, \mda_genlock|process_3~0\, mda_genlock|process_3~0, schematic, 1
instance = comp, \mda_genlock|LessThan3~2\, mda_genlock|LessThan3~2, schematic, 1
instance = comp, \mda_genlock|LessThan3~0\, mda_genlock|LessThan3~0, schematic, 1
instance = comp, \mda_genlock|LessThan3~1\, mda_genlock|LessThan3~1, schematic, 1
instance = comp, \mda_genlock|LessThan3~3\, mda_genlock|LessThan3~3, schematic, 1
instance = comp, \mda_genlock|LessThan3~4\, mda_genlock|LessThan3~4, schematic, 1
instance = comp, \mda_genlock|peak~2\, mda_genlock|peak~2, schematic, 1
instance = comp, \mda_genlock|Add3~34\, mda_genlock|Add3~34, schematic, 1
instance = comp, \mda_genlock|Add3~36\, mda_genlock|Add3~36, schematic, 1
instance = comp, \mda_genlock|process_3:peak[17]\, mda_genlock|\process_3:peak[17], schematic, 1
instance = comp, \mda_genlock|adj_trg_up~0\, mda_genlock|adj_trg_up~0, schematic, 1
instance = comp, \mda_genlock|process_3:latch~0\, mda_genlock|\process_3:latch~0, schematic, 1
instance = comp, \mda_genlock|process_3:latch\, mda_genlock|\process_3:latch, schematic, 1
instance = comp, \mda_genlock|adj_trg_up~1\, mda_genlock|adj_trg_up~1, schematic, 1
instance = comp, \mda_genlock|adj_trg_up\, mda_genlock|adj_trg_up, schematic, 1
instance = comp, \mda_genlock|Add10~2\, mda_genlock|Add10~2, schematic, 1
instance = comp, \mda_genlock|adj_y[1]\, mda_genlock|adj_y[1], schematic, 1
instance = comp, \mda_genlock|Add10~4\, mda_genlock|Add10~4, schematic, 1
instance = comp, \mda_genlock|adj_y[2]\, mda_genlock|adj_y[2], schematic, 1
instance = comp, \mda_genlock|Add10~6\, mda_genlock|Add10~6, schematic, 1
instance = comp, \mda_genlock|adj_y[3]\, mda_genlock|adj_y[3], schematic, 1
instance = comp, \mda_genlock|Add10~8\, mda_genlock|Add10~8, schematic, 1
instance = comp, \mda_genlock|adj_y[4]~3\, mda_genlock|adj_y[4]~3, schematic, 1
instance = comp, \mda_genlock|adj_y[4]\, mda_genlock|adj_y[4], schematic, 1
instance = comp, \mda_genlock|adj_y~1\, mda_genlock|adj_y~1, schematic, 1
instance = comp, \mda_genlock|adj_y~0\, mda_genlock|adj_y~0, schematic, 1
instance = comp, \mda_genlock|adj_y~2\, mda_genlock|adj_y~2, schematic, 1
instance = comp, \mda_genlock|adj_y[0]\, mda_genlock|adj_y[0], schematic, 1
instance = comp, \mda_genlock|adjust_y[0]~feeder\, mda_genlock|adjust_y[0]~feeder, schematic, 1
instance = comp, \mda_genlock|adjust_y[0]\, mda_genlock|adjust_y[0], schematic, 1
instance = comp, \mda_vga_video|start_row[0]~feeder\, mda_vga_video|start_row[0]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_row[0]\, mda_vga_video|start_row[0], schematic, 1
instance = comp, \mda_vga_video|row_number[0]~1\, mda_vga_video|row_number[0]~1, schematic, 1
instance = comp, \mda_vga_video|Equal2~0\, mda_vga_video|Equal2~0, schematic, 1
instance = comp, \mda_vga_video|Equal2~1\, mda_vga_video|Equal2~1, schematic, 1
instance = comp, \mda_vga_video|hblank\, mda_vga_video|hblank, schematic, 1
instance = comp, \mda_vga_video|row_number[9]~2\, mda_vga_video|row_number[9]~2, schematic, 1
instance = comp, \mda_vga_video|row_number[0]\, mda_vga_video|row_number[0], schematic, 1
instance = comp, \mda_genlock|row_number~0\, mda_genlock|row_number~0, schematic, 1
instance = comp, \mda_genlock|row_number[0]\, mda_genlock|row_number[0], schematic, 1
instance = comp, \mda_sram|Selector20~0\, mda_sram|Selector20~0, schematic, 1
instance = comp, \mda_sram|Selector20~1\, mda_sram|Selector20~1, schematic, 1
instance = comp, \mda_sram|wren~0\, mda_sram|wren~0, schematic, 1
instance = comp, \mda_sram|Selector20~2\, mda_sram|Selector20~2, schematic, 1
instance = comp, \mda_sram|Selector20~3\, mda_sram|Selector20~3, schematic, 1
instance = comp, \mda_sram|SramAddress[9]\, mda_sram|SramAddress[9], schematic, 1
instance = comp, \mda_sram|SramAdr[9]~10\, mda_sram|SramAdr[9]~10, schematic, 1
instance = comp, \mda_sram|SramAdr[9]\, mda_sram|SramAdr[9], schematic, 1
instance = comp, \ega_sram|SramAddress~11\, ega_sram|SramAddress~11, schematic, 1
instance = comp, \ega_sram|SramAddress[9]~0\, ega_sram|SramAddress[9]~0, schematic, 1
instance = comp, \ega_sram|wren~0\, ega_sram|wren~0, schematic, 1
instance = comp, \ega_sram|Selector20~2\, ega_sram|Selector20~2, schematic, 1
instance = comp, \ega_vga_video|vcount[0]~16\, ega_vga_video|vcount[0]~16, schematic, 1
instance = comp, \ega_vga_video|process_1~0\, ega_vga_video|process_1~0, schematic, 1
instance = comp, \ega_vga_video|vcount[0]\, ega_vga_video|vcount[0], schematic, 1
instance = comp, \ega_vga_video|vcount[1]~18\, ega_vga_video|vcount[1]~18, schematic, 1
instance = comp, \ega_vga_video|vcount[1]\, ega_vga_video|vcount[1], schematic, 1
instance = comp, \ega_vga_video|vcount[2]~20\, ega_vga_video|vcount[2]~20, schematic, 1
instance = comp, \ega_vga_video|vcount[2]\, ega_vga_video|vcount[2], schematic, 1
instance = comp, \ega_vga_video|vcount[3]~22\, ega_vga_video|vcount[3]~22, schematic, 1
instance = comp, \ega_vga_video|vcount[3]\, ega_vga_video|vcount[3], schematic, 1
instance = comp, \ega_vga_video|vcount[4]~24\, ega_vga_video|vcount[4]~24, schematic, 1
instance = comp, \ega_vga_video|vcount[4]\, ega_vga_video|vcount[4], schematic, 1
instance = comp, \ega_vga_video|vcount[5]~26\, ega_vga_video|vcount[5]~26, schematic, 1
instance = comp, \ega_vga_video|vcount[5]\, ega_vga_video|vcount[5], schematic, 1
instance = comp, \ega_vga_video|vcount[6]~28\, ega_vga_video|vcount[6]~28, schematic, 1
instance = comp, \ega_vga_video|vcount[6]\, ega_vga_video|vcount[6], schematic, 1
instance = comp, \ega_vga_video|vcount[7]~30\, ega_vga_video|vcount[7]~30, schematic, 1
instance = comp, \ega_vga_video|vcount[7]\, ega_vga_video|vcount[7], schematic, 1
instance = comp, \ega_vga_video|vcount[8]~32\, ega_vga_video|vcount[8]~32, schematic, 1
instance = comp, \ega_vga_video|vcount[8]\, ega_vga_video|vcount[8], schematic, 1
instance = comp, \ega_vga_video|vcount[9]~34\, ega_vga_video|vcount[9]~34, schematic, 1
instance = comp, \ega_vga_video|vcount[9]\, ega_vga_video|vcount[9], schematic, 1
instance = comp, \ega_vga_video|vcount[10]~36\, ega_vga_video|vcount[10]~36, schematic, 1
instance = comp, \ega_vga_video|vcount[10]\, ega_vga_video|vcount[10], schematic, 1
instance = comp, \ega_vga_video|vcount[11]~38\, ega_vga_video|vcount[11]~38, schematic, 1
instance = comp, \ega_vga_video|vcount[11]\, ega_vga_video|vcount[11], schematic, 1
instance = comp, \ega_vga_video|vcount[12]~40\, ega_vga_video|vcount[12]~40, schematic, 1
instance = comp, \ega_vga_video|vcount[12]\, ega_vga_video|vcount[12], schematic, 1
instance = comp, \ega_vga_video|Equal4~0\, ega_vga_video|Equal4~0, schematic, 1
instance = comp, \ega_vga_video|Equal4~2\, ega_vga_video|Equal4~2, schematic, 1
instance = comp, \ega_vga_video|vcount[13]~42\, ega_vga_video|vcount[13]~42, schematic, 1
instance = comp, \ega_vga_video|vcount[13]\, ega_vga_video|vcount[13], schematic, 1
instance = comp, \ega_vga_video|vcount[14]~44\, ega_vga_video|vcount[14]~44, schematic, 1
instance = comp, \ega_vga_video|vcount[14]\, ega_vga_video|vcount[14], schematic, 1
instance = comp, \ega_vga_video|vcount[15]~46\, ega_vga_video|vcount[15]~46, schematic, 1
instance = comp, \ega_vga_video|vcount[15]\, ega_vga_video|vcount[15], schematic, 1
instance = comp, \ega_vga_video|Equal4~1\, ega_vga_video|Equal4~1, schematic, 1
instance = comp, \ega_vga_video|Equal4~3\, ega_vga_video|Equal4~3, schematic, 1
instance = comp, \ega_vga_video|Equal4~4\, ega_vga_video|Equal4~4, schematic, 1
instance = comp, \ega_vga_video|LessThan5~0\, ega_vga_video|LessThan5~0, schematic, 1
instance = comp, \ega_vga_video|LessThan5~1\, ega_vga_video|LessThan5~1, schematic, 1
instance = comp, \ega_vga_video|LessThan5~2\, ega_vga_video|LessThan5~2, schematic, 1
instance = comp, \ega_vga_video|LessThan5~3\, ega_vga_video|LessThan5~3, schematic, 1
instance = comp, \ega_vga_video|row_number[9]~0\, ega_vga_video|row_number[9]~0, schematic, 1
instance = comp, \ega_vga_video|Equal4~5\, ega_vga_video|Equal4~5, schematic, 1
instance = comp, \ega_genlock|Add10~0\, ega_genlock|Add10~0, schematic, 1
instance = comp, \ega_genlock|process_3~0\, ega_genlock|process_3~0, schematic, 1
instance = comp, \ega_genlock|Add3~38\, ega_genlock|Add3~38, schematic, 1
instance = comp, \ega_genlock|process_3:peak[0]\, ega_genlock|\process_3:peak[0], schematic, 1
instance = comp, \ega_genlock|Add3~0\, ega_genlock|Add3~0, schematic, 1
instance = comp, \ega_genlock|Add3~2\, ega_genlock|Add3~2, schematic, 1
instance = comp, \ega_genlock|Add3~39\, ega_genlock|Add3~39, schematic, 1
instance = comp, \ega_genlock|process_3:peak[1]\, ega_genlock|\process_3:peak[1], schematic, 1
instance = comp, \ega_genlock|Add3~4\, ega_genlock|Add3~4, schematic, 1
instance = comp, \ega_genlock|Add3~40\, ega_genlock|Add3~40, schematic, 1
instance = comp, \ega_genlock|process_3:peak[2]\, ega_genlock|\process_3:peak[2], schematic, 1
instance = comp, \ega_genlock|Add3~6\, ega_genlock|Add3~6, schematic, 1
instance = comp, \ega_genlock|Add3~41\, ega_genlock|Add3~41, schematic, 1
instance = comp, \ega_genlock|process_3:peak[3]\, ega_genlock|\process_3:peak[3], schematic, 1
instance = comp, \ega_genlock|Add3~8\, ega_genlock|Add3~8, schematic, 1
instance = comp, \ega_genlock|Add3~42\, ega_genlock|Add3~42, schematic, 1
instance = comp, \ega_genlock|process_3:peak[4]\, ega_genlock|\process_3:peak[4], schematic, 1
instance = comp, \ega_genlock|Add3~10\, ega_genlock|Add3~10, schematic, 1
instance = comp, \ega_genlock|Add3~43\, ega_genlock|Add3~43, schematic, 1
instance = comp, \ega_genlock|process_3:peak[5]\, ega_genlock|\process_3:peak[5], schematic, 1
instance = comp, \ega_genlock|Add3~12\, ega_genlock|Add3~12, schematic, 1
instance = comp, \ega_genlock|Add3~44\, ega_genlock|Add3~44, schematic, 1
instance = comp, \ega_genlock|process_3:peak[6]\, ega_genlock|\process_3:peak[6], schematic, 1
instance = comp, \ega_genlock|Add3~14\, ega_genlock|Add3~14, schematic, 1
instance = comp, \ega_genlock|Add3~45\, ega_genlock|Add3~45, schematic, 1
instance = comp, \ega_genlock|process_3:peak[7]\, ega_genlock|\process_3:peak[7], schematic, 1
instance = comp, \ega_genlock|Add3~16\, ega_genlock|Add3~16, schematic, 1
instance = comp, \ega_genlock|Add3~46\, ega_genlock|Add3~46, schematic, 1
instance = comp, \ega_genlock|process_3:peak[8]\, ega_genlock|\process_3:peak[8], schematic, 1
instance = comp, \ega_genlock|Add3~18\, ega_genlock|Add3~18, schematic, 1
instance = comp, \ega_genlock|Add3~47\, ega_genlock|Add3~47, schematic, 1
instance = comp, \ega_genlock|process_3:peak[9]\, ega_genlock|\process_3:peak[9], schematic, 1
instance = comp, \ega_genlock|Add3~20\, ega_genlock|Add3~20, schematic, 1
instance = comp, \ega_genlock|Add3~48\, ega_genlock|Add3~48, schematic, 1
instance = comp, \ega_genlock|process_3:peak[10]\, ega_genlock|\process_3:peak[10], schematic, 1
instance = comp, \ega_genlock|Add3~22\, ega_genlock|Add3~22, schematic, 1
instance = comp, \ega_genlock|Add3~49\, ega_genlock|Add3~49, schematic, 1
instance = comp, \ega_genlock|process_3:peak[11]\, ega_genlock|\process_3:peak[11], schematic, 1
instance = comp, \ega_genlock|Add3~24\, ega_genlock|Add3~24, schematic, 1
instance = comp, \ega_genlock|Add3~50\, ega_genlock|Add3~50, schematic, 1
instance = comp, \ega_genlock|process_3:peak[12]\, ega_genlock|\process_3:peak[12], schematic, 1
instance = comp, \ega_genlock|Add3~26\, ega_genlock|Add3~26, schematic, 1
instance = comp, \ega_genlock|Add3~51\, ega_genlock|Add3~51, schematic, 1
instance = comp, \ega_genlock|process_3:peak[13]\, ega_genlock|\process_3:peak[13], schematic, 1
instance = comp, \ega_genlock|Add3~28\, ega_genlock|Add3~28, schematic, 1
instance = comp, \ega_genlock|Add3~52\, ega_genlock|Add3~52, schematic, 1
instance = comp, \ega_genlock|process_3:peak[14]\, ega_genlock|\process_3:peak[14], schematic, 1
instance = comp, \ega_genlock|Add3~30\, ega_genlock|Add3~30, schematic, 1
instance = comp, \ega_genlock|Add3~53\, ega_genlock|Add3~53, schematic, 1
instance = comp, \ega_genlock|process_3:peak[15]\, ega_genlock|\process_3:peak[15], schematic, 1
instance = comp, \ega_genlock|Add3~32\, ega_genlock|Add3~32, schematic, 1
instance = comp, \ega_genlock|Add3~37\, ega_genlock|Add3~37, schematic, 1
instance = comp, \ega_genlock|process_3:peak[16]\, ega_genlock|\process_3:peak[16], schematic, 1
instance = comp, \ega_genlock|LessThan3~0\, ega_genlock|LessThan3~0, schematic, 1
instance = comp, \ega_genlock|LessThan3~1\, ega_genlock|LessThan3~1, schematic, 1
instance = comp, \ega_genlock|LessThan3~2\, ega_genlock|LessThan3~2, schematic, 1
instance = comp, \ega_genlock|LessThan3~3\, ega_genlock|LessThan3~3, schematic, 1
instance = comp, \ega_genlock|LessThan3~4\, ega_genlock|LessThan3~4, schematic, 1
instance = comp, \ega_genlock|peak~1\, ega_genlock|peak~1, schematic, 1
instance = comp, \ega_genlock|Add3~34\, ega_genlock|Add3~34, schematic, 1
instance = comp, \ega_genlock|Add3~36\, ega_genlock|Add3~36, schematic, 1
instance = comp, \ega_genlock|process_3:peak[17]\, ega_genlock|\process_3:peak[17], schematic, 1
instance = comp, \ega_genlock|adj_trg_up~0\, ega_genlock|adj_trg_up~0, schematic, 1
instance = comp, \ega_genlock|process_3:latch~0\, ega_genlock|\process_3:latch~0, schematic, 1
instance = comp, \ega_genlock|process_3:latch\, ega_genlock|\process_3:latch, schematic, 1
instance = comp, \ega_genlock|adj_trg_up~1\, ega_genlock|adj_trg_up~1, schematic, 1
instance = comp, \ega_genlock|adj_trg_up\, ega_genlock|adj_trg_up, schematic, 1
instance = comp, \ega_genlock|Add10~2\, ega_genlock|Add10~2, schematic, 1
instance = comp, \ega_genlock|adj_y[1]~3\, ega_genlock|adj_y[1]~3, schematic, 1
instance = comp, \ega_genlock|adj_y[1]\, ega_genlock|adj_y[1], schematic, 1
instance = comp, \ega_genlock|Add10~4\, ega_genlock|Add10~4, schematic, 1
instance = comp, \ega_genlock|adj_y[2]~4\, ega_genlock|adj_y[2]~4, schematic, 1
instance = comp, \ega_genlock|adj_y[2]\, ega_genlock|adj_y[2], schematic, 1
instance = comp, \ega_genlock|Add10~6\, ega_genlock|Add10~6, schematic, 1
instance = comp, \ega_genlock|adj_y[3]~5\, ega_genlock|adj_y[3]~5, schematic, 1
instance = comp, \ega_genlock|adj_y[3]\, ega_genlock|adj_y[3], schematic, 1
instance = comp, \ega_genlock|Add10~8\, ega_genlock|Add10~8, schematic, 1
instance = comp, \ega_genlock|adj_y[4]\, ega_genlock|adj_y[4], schematic, 1
instance = comp, \ega_genlock|adj_y~1\, ega_genlock|adj_y~1, schematic, 1
instance = comp, \ega_genlock|Add4~32\, ega_genlock|Add4~32, schematic, 1
instance = comp, \ega_genlock|Add4~34\, ega_genlock|Add4~34, schematic, 1
instance = comp, \ega_genlock|Add4~36\, ega_genlock|Add4~36, schematic, 1
instance = comp, \ega_genlock|process_4:peak[17]\, ega_genlock|\process_4:peak[17], schematic, 1
instance = comp, \ega_genlock|Add4~38\, ega_genlock|Add4~38, schematic, 1
instance = comp, \ega_genlock|process_4:peak[0]\, ega_genlock|\process_4:peak[0], schematic, 1
instance = comp, \ega_genlock|Add4~0\, ega_genlock|Add4~0, schematic, 1
instance = comp, \ega_genlock|Add4~2\, ega_genlock|Add4~2, schematic, 1
instance = comp, \ega_genlock|Add4~39\, ega_genlock|Add4~39, schematic, 1
instance = comp, \ega_genlock|process_4:peak[1]\, ega_genlock|\process_4:peak[1], schematic, 1
instance = comp, \ega_genlock|Add4~4\, ega_genlock|Add4~4, schematic, 1
instance = comp, \ega_genlock|Add4~40\, ega_genlock|Add4~40, schematic, 1
instance = comp, \ega_genlock|process_4:peak[2]\, ega_genlock|\process_4:peak[2], schematic, 1
instance = comp, \ega_genlock|Add4~6\, ega_genlock|Add4~6, schematic, 1
instance = comp, \ega_genlock|Add4~41\, ega_genlock|Add4~41, schematic, 1
instance = comp, \ega_genlock|process_4:peak[3]\, ega_genlock|\process_4:peak[3], schematic, 1
instance = comp, \ega_genlock|Add4~8\, ega_genlock|Add4~8, schematic, 1
instance = comp, \ega_genlock|Add4~42\, ega_genlock|Add4~42, schematic, 1
instance = comp, \ega_genlock|process_4:peak[4]\, ega_genlock|\process_4:peak[4], schematic, 1
instance = comp, \ega_genlock|Add4~10\, ega_genlock|Add4~10, schematic, 1
instance = comp, \ega_genlock|Add4~43\, ega_genlock|Add4~43, schematic, 1
instance = comp, \ega_genlock|process_4:peak[5]\, ega_genlock|\process_4:peak[5], schematic, 1
instance = comp, \ega_genlock|Add4~12\, ega_genlock|Add4~12, schematic, 1
instance = comp, \ega_genlock|Add4~44\, ega_genlock|Add4~44, schematic, 1
instance = comp, \ega_genlock|process_4:peak[6]\, ega_genlock|\process_4:peak[6], schematic, 1
instance = comp, \ega_genlock|Add4~14\, ega_genlock|Add4~14, schematic, 1
instance = comp, \ega_genlock|Add4~45\, ega_genlock|Add4~45, schematic, 1
instance = comp, \ega_genlock|process_4:peak[7]\, ega_genlock|\process_4:peak[7], schematic, 1
instance = comp, \ega_genlock|LessThan4~1\, ega_genlock|LessThan4~1, schematic, 1
instance = comp, \ega_genlock|Add4~16\, ega_genlock|Add4~16, schematic, 1
instance = comp, \ega_genlock|Add4~46\, ega_genlock|Add4~46, schematic, 1
instance = comp, \ega_genlock|process_4:peak[8]\, ega_genlock|\process_4:peak[8], schematic, 1
instance = comp, \ega_genlock|Add4~18\, ega_genlock|Add4~18, schematic, 1
instance = comp, \ega_genlock|Add4~47\, ega_genlock|Add4~47, schematic, 1
instance = comp, \ega_genlock|process_4:peak[9]\, ega_genlock|\process_4:peak[9], schematic, 1
instance = comp, \ega_genlock|Add4~20\, ega_genlock|Add4~20, schematic, 1
instance = comp, \ega_genlock|Add4~48\, ega_genlock|Add4~48, schematic, 1
instance = comp, \ega_genlock|process_4:peak[10]\, ega_genlock|\process_4:peak[10], schematic, 1
instance = comp, \ega_genlock|Add4~22\, ega_genlock|Add4~22, schematic, 1
instance = comp, \ega_genlock|Add4~49\, ega_genlock|Add4~49, schematic, 1
instance = comp, \ega_genlock|process_4:peak[11]\, ega_genlock|\process_4:peak[11], schematic, 1
instance = comp, \ega_genlock|LessThan4~2\, ega_genlock|LessThan4~2, schematic, 1
instance = comp, \ega_genlock|Add4~24\, ega_genlock|Add4~24, schematic, 1
instance = comp, \ega_genlock|Add4~50\, ega_genlock|Add4~50, schematic, 1
instance = comp, \ega_genlock|process_4:peak[12]\, ega_genlock|\process_4:peak[12], schematic, 1
instance = comp, \ega_genlock|Add4~26\, ega_genlock|Add4~26, schematic, 1
instance = comp, \ega_genlock|Add4~51\, ega_genlock|Add4~51, schematic, 1
instance = comp, \ega_genlock|process_4:peak[13]\, ega_genlock|\process_4:peak[13], schematic, 1
instance = comp, \ega_genlock|LessThan4~3\, ega_genlock|LessThan4~3, schematic, 1
instance = comp, \ega_genlock|LessThan4~0\, ega_genlock|LessThan4~0, schematic, 1
instance = comp, \ega_genlock|LessThan4~4\, ega_genlock|LessThan4~4, schematic, 1
instance = comp, \ega_genlock|process_4~0\, ega_genlock|process_4~0, schematic, 1
instance = comp, \ega_genlock|peak~0\, ega_genlock|peak~0, schematic, 1
instance = comp, \ega_genlock|Add4~28\, ega_genlock|Add4~28, schematic, 1
instance = comp, \ega_genlock|Add4~52\, ega_genlock|Add4~52, schematic, 1
instance = comp, \ega_genlock|process_4:peak[14]\, ega_genlock|\process_4:peak[14], schematic, 1
instance = comp, \ega_genlock|Add4~30\, ega_genlock|Add4~30, schematic, 1
instance = comp, \ega_genlock|Add4~53\, ega_genlock|Add4~53, schematic, 1
instance = comp, \ega_genlock|process_4:peak[15]\, ega_genlock|\process_4:peak[15], schematic, 1
instance = comp, \ega_genlock|Add4~37\, ega_genlock|Add4~37, schematic, 1
instance = comp, \ega_genlock|process_4:peak[16]\, ega_genlock|\process_4:peak[16], schematic, 1
instance = comp, \ega_genlock|adj_trg_down~0\, ega_genlock|adj_trg_down~0, schematic, 1
instance = comp, \ega_genlock|process_4:latch~0\, ega_genlock|\process_4:latch~0, schematic, 1
instance = comp, \ega_genlock|process_4:latch\, ega_genlock|\process_4:latch, schematic, 1
instance = comp, \ega_genlock|adj_trg_down~1\, ega_genlock|adj_trg_down~1, schematic, 1
instance = comp, \ega_genlock|adj_trg_down\, ega_genlock|adj_trg_down, schematic, 1
instance = comp, \ega_genlock|adj_y~0\, ega_genlock|adj_y~0, schematic, 1
instance = comp, \ega_genlock|adj_y~2\, ega_genlock|adj_y~2, schematic, 1
instance = comp, \ega_genlock|adj_y[0]\, ega_genlock|adj_y[0], schematic, 1
instance = comp, \ega_genlock|adjust_y[0]\, ega_genlock|adjust_y[0], schematic, 1
instance = comp, \ega_vga_video|start_row[0]~feeder\, ega_vga_video|start_row[0]~feeder, schematic, 1
instance = comp, \ega_vga_video|start_row[0]\, ega_vga_video|start_row[0], schematic, 1
instance = comp, \ega_vga_video|row_number[0]~1\, ega_vga_video|row_number[0]~1, schematic, 1
instance = comp, \ega_vga_video|Equal2~0\, ega_vga_video|Equal2~0, schematic, 1
instance = comp, \ega_vga_video|hblank\, ega_vga_video|hblank, schematic, 1
instance = comp, \ega_vga_video|row_number[9]~2\, ega_vga_video|row_number[9]~2, schematic, 1
instance = comp, \ega_vga_video|row_number[0]\, ega_vga_video|row_number[0], schematic, 1
instance = comp, \ega_genlock|Add14~0\, ega_genlock|Add14~0, schematic, 1
instance = comp, \ega_genlock|row_number[0]\, ega_genlock|row_number[0], schematic, 1
instance = comp, \ega_sram|Selector20~0\, ega_sram|Selector20~0, schematic, 1
instance = comp, \ega_sram|Selector20~1\, ega_sram|Selector20~1, schematic, 1
instance = comp, \ega_sram|Selector20~3\, ega_sram|Selector20~3, schematic, 1
instance = comp, \ega_sram|SramAddress[9]\, ega_sram|SramAddress[9], schematic, 1
instance = comp, \ega_sram|Add1~18\, ega_sram|Add1~18, schematic, 1
instance = comp, \ega_sram|SramAdr[9]~9\, ega_sram|SramAdr[9]~9, schematic, 1
instance = comp, \ega_sram|SramAdr[9]\, ega_sram|SramAdr[9], schematic, 1
instance = comp, \ega_sram|pMemAdr[9]~48\, ega_sram|pMemAdr[9]~48, schematic, 1
instance = comp, \ega_sram|pMemAdr[9]~49\, ega_sram|pMemAdr[9]~49, schematic, 1
instance = comp, \ega_sram|Add1~20\, ega_sram|Add1~20, schematic, 1
instance = comp, \ega_sram|SramAddress[10]~1\, ega_sram|SramAddress[10]~1, schematic, 1
instance = comp, \ega_genlock|adjust_y[1]~0\, ega_genlock|adjust_y[1]~0, schematic, 1
instance = comp, \ega_genlock|adjust_y[1]\, ega_genlock|adjust_y[1], schematic, 1
instance = comp, \ega_vga_video|start_row[1]\, ega_vga_video|start_row[1], schematic, 1
instance = comp, \ega_vga_video|Add3~0\, ega_vga_video|Add3~0, schematic, 1
instance = comp, \ega_vga_video|Add3~2\, ega_vga_video|Add3~2, schematic, 1
instance = comp, \ega_vga_video|row_number[1]~3\, ega_vga_video|row_number[1]~3, schematic, 1
instance = comp, \ega_vga_video|row_number[1]\, ega_vga_video|row_number[1], schematic, 1
instance = comp, \ega_genlock|Add14~2\, ega_genlock|Add14~2, schematic, 1
instance = comp, \ega_genlock|row_number[1]\, ega_genlock|row_number[1], schematic, 1
instance = comp, \ega_sram|Selector19~0\, ega_sram|Selector19~0, schematic, 1
instance = comp, \ega_sram|Selector19~1\, ega_sram|Selector19~1, schematic, 1
instance = comp, \ega_sram|Selector19~2\, ega_sram|Selector19~2, schematic, 1
instance = comp, \ega_sram|Selector19~3\, ega_sram|Selector19~3, schematic, 1
instance = comp, \ega_sram|SramAddress[10]\, ega_sram|SramAddress[10], schematic, 1
instance = comp, \ega_sram|SramAdr[10]~10\, ega_sram|SramAdr[10]~10, schematic, 1
instance = comp, \ega_sram|SramAdr[10]\, ega_sram|SramAdr[10], schematic, 1
instance = comp, \mda_sram|Add1~20\, mda_sram|Add1~20, schematic, 1
instance = comp, \mda_sram|SramAddress[10]~1\, mda_sram|SramAddress[10]~1, schematic, 1
instance = comp, \mda_vga_video|Add3~0\, mda_vga_video|Add3~0, schematic, 1
instance = comp, \mda_vga_video|Add3~2\, mda_vga_video|Add3~2, schematic, 1
instance = comp, \mda_genlock|adjust_y[1]\, mda_genlock|adjust_y[1], schematic, 1
instance = comp, \mda_vga_video|start_row[1]\, mda_vga_video|start_row[1], schematic, 1
instance = comp, \mda_vga_video|row_number[1]~3\, mda_vga_video|row_number[1]~3, schematic, 1
instance = comp, \mda_vga_video|row_number[1]\, mda_vga_video|row_number[1], schematic, 1
instance = comp, \mda_genlock|Add14~0\, mda_genlock|Add14~0, schematic, 1
instance = comp, \mda_genlock|Add14~2\, mda_genlock|Add14~2, schematic, 1
instance = comp, \mda_genlock|row_number~1\, mda_genlock|row_number~1, schematic, 1
instance = comp, \mda_genlock|row_number[1]\, mda_genlock|row_number[1], schematic, 1
instance = comp, \mda_sram|Selector19~0\, mda_sram|Selector19~0, schematic, 1
instance = comp, \mda_sram|Selector19~1\, mda_sram|Selector19~1, schematic, 1
instance = comp, \mda_sram|Selector19~2\, mda_sram|Selector19~2, schematic, 1
instance = comp, \mda_sram|Selector19~3\, mda_sram|Selector19~3, schematic, 1
instance = comp, \mda_sram|SramAddress[10]\, mda_sram|SramAddress[10], schematic, 1
instance = comp, \mda_sram|SramAdr[10]~11\, mda_sram|SramAdr[10]~11, schematic, 1
instance = comp, \mda_sram|SramAdr[10]\, mda_sram|SramAdr[10], schematic, 1
instance = comp, \ega_sram|pMemAdr[10]~51\, ega_sram|pMemAdr[10]~51, schematic, 1
instance = comp, \hgc_sram|SramAddress[10]~1\, hgc_sram|SramAddress[10]~1, schematic, 1
instance = comp, \hgc_vga_video|Add3~0\, hgc_vga_video|Add3~0, schematic, 1
instance = comp, \hgc_vga_video|Add3~2\, hgc_vga_video|Add3~2, schematic, 1
instance = comp, \hgc_genlock|adjust_y[1]\, hgc_genlock|adjust_y[1], schematic, 1
instance = comp, \hgc_vga_video|start_row[1]\, hgc_vga_video|start_row[1], schematic, 1
instance = comp, \hgc_vga_video|row_number[1]~3\, hgc_vga_video|row_number[1]~3, schematic, 1
instance = comp, \hgc_vga_video|row_number[1]\, hgc_vga_video|row_number[1], schematic, 1
instance = comp, \hgc_genlock|Add15~0\, hgc_genlock|Add15~0, schematic, 1
instance = comp, \hgc_genlock|Add15~2\, hgc_genlock|Add15~2, schematic, 1
instance = comp, \hgc_genlock|row_number~1\, hgc_genlock|row_number~1, schematic, 1
instance = comp, \hgc_genlock|row_number[1]\, hgc_genlock|row_number[1], schematic, 1
instance = comp, \hgc_sram|Selector19~0\, hgc_sram|Selector19~0, schematic, 1
instance = comp, \hgc_sram|Selector19~1\, hgc_sram|Selector19~1, schematic, 1
instance = comp, \hgc_sram|Selector19~2\, hgc_sram|Selector19~2, schematic, 1
instance = comp, \hgc_sram|Selector19~3\, hgc_sram|Selector19~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[10]\, hgc_sram|SramAddress[10], schematic, 1
instance = comp, \hgc_sram|Add1~20\, hgc_sram|Add1~20, schematic, 1
instance = comp, \hgc_sram|SramAdr[10]~10\, hgc_sram|SramAdr[10]~10, schematic, 1
instance = comp, \hgc_sram|SramAdr[10]\, hgc_sram|SramAdr[10], schematic, 1
instance = comp, \cga_sram|SramAddress[10]~1\, cga_sram|SramAddress[10]~1, schematic, 1
instance = comp, \cga_genlock|adjust_y[1]~feeder\, cga_genlock|adjust_y[1]~feeder, schematic, 1
instance = comp, \cga_genlock|adjust_y[1]\, cga_genlock|adjust_y[1], schematic, 1
instance = comp, \cga_vga_video|start_row[1]~feeder\, cga_vga_video|start_row[1]~feeder, schematic, 1
instance = comp, \cga_vga_video|start_row[1]\, cga_vga_video|start_row[1], schematic, 1
instance = comp, \cga_vga_video|Add3~2\, cga_vga_video|Add3~2, schematic, 1
instance = comp, \cga_vga_video|row_number[1]~3\, cga_vga_video|row_number[1]~3, schematic, 1
instance = comp, \cga_vga_video|row_number[1]\, cga_vga_video|row_number[1], schematic, 1
instance = comp, \cga_genlock|row_number[1]~13\, cga_genlock|row_number[1]~13, schematic, 1
instance = comp, \cga_genlock|row_number[1]\, cga_genlock|row_number[1], schematic, 1
instance = comp, \cga_sram|Selector19~0\, cga_sram|Selector19~0, schematic, 1
instance = comp, \cga_sram|Selector19~1\, cga_sram|Selector19~1, schematic, 1
instance = comp, \cga_sram|Selector19~2\, cga_sram|Selector19~2, schematic, 1
instance = comp, \cga_sram|Selector19~3\, cga_sram|Selector19~3, schematic, 1
instance = comp, \cga_sram|SramAddress[10]\, cga_sram|SramAddress[10], schematic, 1
instance = comp, \cga_sram|Add1~20\, cga_sram|Add1~20, schematic, 1
instance = comp, \cga_sram|SramAdr[10]~10\, cga_sram|SramAdr[10]~10, schematic, 1
instance = comp, \cga_sram|SramAdr[10]\, cga_sram|SramAdr[10], schematic, 1
instance = comp, \ega_sram|pMemAdr[10]~50\, ega_sram|pMemAdr[10]~50, schematic, 1
instance = comp, \ega_sram|pMemAdr[10]~52\, ega_sram|pMemAdr[10]~52, schematic, 1
instance = comp, \mda_sram|Add1~22\, mda_sram|Add1~22, schematic, 1
instance = comp, \mda_sram|SramAddress[11]~2\, mda_sram|SramAddress[11]~2, schematic, 1
instance = comp, \mda_sram|Selector18~2\, mda_sram|Selector18~2, schematic, 1
instance = comp, \mda_genlock|adjust_y[2]~feeder\, mda_genlock|adjust_y[2]~feeder, schematic, 1
instance = comp, \mda_genlock|adjust_y[2]\, mda_genlock|adjust_y[2], schematic, 1
instance = comp, \mda_vga_video|start_row[2]\, mda_vga_video|start_row[2], schematic, 1
instance = comp, \mda_vga_video|Add3~4\, mda_vga_video|Add3~4, schematic, 1
instance = comp, \mda_vga_video|row_number[2]~4\, mda_vga_video|row_number[2]~4, schematic, 1
instance = comp, \mda_vga_video|row_number[2]\, mda_vga_video|row_number[2], schematic, 1
instance = comp, \mda_genlock|Add14~4\, mda_genlock|Add14~4, schematic, 1
instance = comp, \mda_genlock|row_number~2\, mda_genlock|row_number~2, schematic, 1
instance = comp, \mda_genlock|row_number[2]\, mda_genlock|row_number[2], schematic, 1
instance = comp, \mda_sram|Selector18~0\, mda_sram|Selector18~0, schematic, 1
instance = comp, \mda_sram|Selector18~1\, mda_sram|Selector18~1, schematic, 1
instance = comp, \mda_sram|Selector18~3\, mda_sram|Selector18~3, schematic, 1
instance = comp, \mda_sram|SramAddress[11]\, mda_sram|SramAddress[11], schematic, 1
instance = comp, \mda_sram|SramAdr[11]~12\, mda_sram|SramAdr[11]~12, schematic, 1
instance = comp, \mda_sram|SramAdr[11]\, mda_sram|SramAdr[11], schematic, 1
instance = comp, \ega_sram|SramAddress[11]~2\, ega_sram|SramAddress[11]~2, schematic, 1
instance = comp, \ega_genlock|adjust_y[2]~1\, ega_genlock|adjust_y[2]~1, schematic, 1
instance = comp, \ega_genlock|adjust_y[2]\, ega_genlock|adjust_y[2], schematic, 1
instance = comp, \ega_vga_video|start_row[2]\, ega_vga_video|start_row[2], schematic, 1
instance = comp, \ega_vga_video|Add3~4\, ega_vga_video|Add3~4, schematic, 1
instance = comp, \ega_vga_video|row_number[2]~4\, ega_vga_video|row_number[2]~4, schematic, 1
instance = comp, \ega_vga_video|row_number[2]\, ega_vga_video|row_number[2], schematic, 1
instance = comp, \ega_genlock|Add14~4\, ega_genlock|Add14~4, schematic, 1
instance = comp, \ega_genlock|row_number[2]\, ega_genlock|row_number[2], schematic, 1
instance = comp, \ega_sram|Selector18~0\, ega_sram|Selector18~0, schematic, 1
instance = comp, \ega_sram|Selector18~1\, ega_sram|Selector18~1, schematic, 1
instance = comp, \ega_sram|Selector18~2\, ega_sram|Selector18~2, schematic, 1
instance = comp, \ega_sram|Selector18~3\, ega_sram|Selector18~3, schematic, 1
instance = comp, \ega_sram|SramAddress[11]\, ega_sram|SramAddress[11], schematic, 1
instance = comp, \ega_sram|Add1~22\, ega_sram|Add1~22, schematic, 1
instance = comp, \ega_sram|SramAdr[11]~11\, ega_sram|SramAdr[11]~11, schematic, 1
instance = comp, \ega_sram|SramAdr[11]\, ega_sram|SramAdr[11], schematic, 1
instance = comp, \ega_sram|pMemAdr[11]~54\, ega_sram|pMemAdr[11]~54, schematic, 1
instance = comp, \hgc_sram|SramAddress[11]~2\, hgc_sram|SramAddress[11]~2, schematic, 1
instance = comp, \hgc_vga_video|Add3~4\, hgc_vga_video|Add3~4, schematic, 1
instance = comp, \hgc_genlock|adjust_y[2]~feeder\, hgc_genlock|adjust_y[2]~feeder, schematic, 1
instance = comp, \hgc_genlock|adjust_y[2]\, hgc_genlock|adjust_y[2], schematic, 1
instance = comp, \hgc_vga_video|start_row[2]~feeder\, hgc_vga_video|start_row[2]~feeder, schematic, 1
instance = comp, \hgc_vga_video|start_row[2]\, hgc_vga_video|start_row[2], schematic, 1
instance = comp, \hgc_vga_video|row_number[2]~4\, hgc_vga_video|row_number[2]~4, schematic, 1
instance = comp, \hgc_vga_video|row_number[2]\, hgc_vga_video|row_number[2], schematic, 1
instance = comp, \hgc_genlock|Add15~4\, hgc_genlock|Add15~4, schematic, 1
instance = comp, \hgc_genlock|row_number~2\, hgc_genlock|row_number~2, schematic, 1
instance = comp, \hgc_genlock|row_number[2]\, hgc_genlock|row_number[2], schematic, 1
instance = comp, \hgc_sram|Selector18~0\, hgc_sram|Selector18~0, schematic, 1
instance = comp, \hgc_sram|Selector18~1\, hgc_sram|Selector18~1, schematic, 1
instance = comp, \hgc_sram|Selector18~2\, hgc_sram|Selector18~2, schematic, 1
instance = comp, \hgc_sram|Selector18~3\, hgc_sram|Selector18~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[11]\, hgc_sram|SramAddress[11], schematic, 1
instance = comp, \hgc_sram|Add1~22\, hgc_sram|Add1~22, schematic, 1
instance = comp, \hgc_sram|SramAdr[11]~11\, hgc_sram|SramAdr[11]~11, schematic, 1
instance = comp, \hgc_sram|SramAdr[11]\, hgc_sram|SramAdr[11], schematic, 1
instance = comp, \cga_sram|Add1~22\, cga_sram|Add1~22, schematic, 1
instance = comp, \cga_sram|SramAddress[11]~2\, cga_sram|SramAddress[11]~2, schematic, 1
instance = comp, \cga_genlock|adjust_y[2]\, cga_genlock|adjust_y[2], schematic, 1
instance = comp, \cga_vga_video|start_row[2]\, cga_vga_video|start_row[2], schematic, 1
instance = comp, \cga_vga_video|Add3~4\, cga_vga_video|Add3~4, schematic, 1
instance = comp, \cga_vga_video|row_number[2]~4\, cga_vga_video|row_number[2]~4, schematic, 1
instance = comp, \cga_vga_video|row_number[2]\, cga_vga_video|row_number[2], schematic, 1
instance = comp, \cga_genlock|row_number[2]~15\, cga_genlock|row_number[2]~15, schematic, 1
instance = comp, \cga_genlock|row_number[2]\, cga_genlock|row_number[2], schematic, 1
instance = comp, \cga_sram|Selector18~0\, cga_sram|Selector18~0, schematic, 1
instance = comp, \cga_sram|Selector18~1\, cga_sram|Selector18~1, schematic, 1
instance = comp, \cga_sram|Selector18~2\, cga_sram|Selector18~2, schematic, 1
instance = comp, \cga_sram|Selector18~3\, cga_sram|Selector18~3, schematic, 1
instance = comp, \cga_sram|SramAddress[11]\, cga_sram|SramAddress[11], schematic, 1
instance = comp, \cga_sram|SramAdr[11]~11\, cga_sram|SramAdr[11]~11, schematic, 1
instance = comp, \cga_sram|SramAdr[11]\, cga_sram|SramAdr[11], schematic, 1
instance = comp, \ega_sram|pMemAdr[11]~53\, ega_sram|pMemAdr[11]~53, schematic, 1
instance = comp, \ega_sram|pMemAdr[11]~55\, ega_sram|pMemAdr[11]~55, schematic, 1
instance = comp, \cga_sram|Add1~24\, cga_sram|Add1~24, schematic, 1
instance = comp, \cga_sram|SramAddress[12]~3\, cga_sram|SramAddress[12]~3, schematic, 1
instance = comp, \cga_vga_video|Add3~6\, cga_vga_video|Add3~6, schematic, 1
instance = comp, \cga_genlock|adjust_y[3]~feeder\, cga_genlock|adjust_y[3]~feeder, schematic, 1
instance = comp, \cga_genlock|adjust_y[3]\, cga_genlock|adjust_y[3], schematic, 1
instance = comp, \cga_vga_video|start_row[3]~feeder\, cga_vga_video|start_row[3]~feeder, schematic, 1
instance = comp, \cga_vga_video|start_row[3]\, cga_vga_video|start_row[3], schematic, 1
instance = comp, \cga_vga_video|row_number[3]~5\, cga_vga_video|row_number[3]~5, schematic, 1
instance = comp, \cga_vga_video|row_number[3]\, cga_vga_video|row_number[3], schematic, 1
instance = comp, \cga_genlock|row_number[3]~17\, cga_genlock|row_number[3]~17, schematic, 1
instance = comp, \cga_genlock|row_number[3]\, cga_genlock|row_number[3], schematic, 1
instance = comp, \cga_sram|Selector17~0\, cga_sram|Selector17~0, schematic, 1
instance = comp, \cga_sram|Selector17~1\, cga_sram|Selector17~1, schematic, 1
instance = comp, \cga_sram|Selector17~2\, cga_sram|Selector17~2, schematic, 1
instance = comp, \cga_sram|Selector17~3\, cga_sram|Selector17~3, schematic, 1
instance = comp, \cga_sram|SramAddress[12]\, cga_sram|SramAddress[12], schematic, 1
instance = comp, \cga_sram|SramAdr[12]~12\, cga_sram|SramAdr[12]~12, schematic, 1
instance = comp, \cga_sram|SramAdr[12]\, cga_sram|SramAdr[12], schematic, 1
instance = comp, \hgc_sram|Add1~24\, hgc_sram|Add1~24, schematic, 1
instance = comp, \hgc_sram|SramAddress[12]~3\, hgc_sram|SramAddress[12]~3, schematic, 1
instance = comp, \hgc_sram|Selector17~2\, hgc_sram|Selector17~2, schematic, 1
instance = comp, \hgc_genlock|Add15~6\, hgc_genlock|Add15~6, schematic, 1
instance = comp, \hgc_genlock|row_number~3\, hgc_genlock|row_number~3, schematic, 1
instance = comp, \hgc_genlock|row_number[3]\, hgc_genlock|row_number[3], schematic, 1
instance = comp, \hgc_sram|Selector17~0\, hgc_sram|Selector17~0, schematic, 1
instance = comp, \hgc_genlock|adjust_y[3]\, hgc_genlock|adjust_y[3], schematic, 1
instance = comp, \hgc_vga_video|start_row[3]~feeder\, hgc_vga_video|start_row[3]~feeder, schematic, 1
instance = comp, \hgc_vga_video|start_row[3]\, hgc_vga_video|start_row[3], schematic, 1
instance = comp, \hgc_vga_video|Add3~6\, hgc_vga_video|Add3~6, schematic, 1
instance = comp, \hgc_vga_video|row_number[3]~5\, hgc_vga_video|row_number[3]~5, schematic, 1
instance = comp, \hgc_vga_video|row_number[3]\, hgc_vga_video|row_number[3], schematic, 1
instance = comp, \hgc_sram|Selector17~1\, hgc_sram|Selector17~1, schematic, 1
instance = comp, \hgc_sram|Selector17~3\, hgc_sram|Selector17~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[12]\, hgc_sram|SramAddress[12], schematic, 1
instance = comp, \hgc_sram|SramAdr[12]~12\, hgc_sram|SramAdr[12]~12, schematic, 1
instance = comp, \hgc_sram|SramAdr[12]\, hgc_sram|SramAdr[12], schematic, 1
instance = comp, \ega_sram|pMemAdr[12]~56\, ega_sram|pMemAdr[12]~56, schematic, 1
instance = comp, \ega_sram|Add1~24\, ega_sram|Add1~24, schematic, 1
instance = comp, \ega_sram|SramAddress[12]~3\, ega_sram|SramAddress[12]~3, schematic, 1
instance = comp, \ega_vga_video|Add3~6\, ega_vga_video|Add3~6, schematic, 1
instance = comp, \ega_genlock|adjust_y[3]~2\, ega_genlock|adjust_y[3]~2, schematic, 1
instance = comp, \ega_genlock|adjust_y[3]\, ega_genlock|adjust_y[3], schematic, 1
instance = comp, \ega_vga_video|start_row[3]~feeder\, ega_vga_video|start_row[3]~feeder, schematic, 1
instance = comp, \ega_vga_video|start_row[3]\, ega_vga_video|start_row[3], schematic, 1
instance = comp, \ega_vga_video|row_number[3]~5\, ega_vga_video|row_number[3]~5, schematic, 1
instance = comp, \ega_vga_video|row_number[3]\, ega_vga_video|row_number[3], schematic, 1
instance = comp, \ega_genlock|Add14~6\, ega_genlock|Add14~6, schematic, 1
instance = comp, \ega_genlock|row_number[3]\, ega_genlock|row_number[3], schematic, 1
instance = comp, \ega_sram|Selector17~0\, ega_sram|Selector17~0, schematic, 1
instance = comp, \ega_sram|Selector17~1\, ega_sram|Selector17~1, schematic, 1
instance = comp, \ega_sram|Selector17~2\, ega_sram|Selector17~2, schematic, 1
instance = comp, \ega_sram|Selector17~3\, ega_sram|Selector17~3, schematic, 1
instance = comp, \ega_sram|SramAddress[12]\, ega_sram|SramAddress[12], schematic, 1
instance = comp, \ega_sram|SramAdr[12]~12\, ega_sram|SramAdr[12]~12, schematic, 1
instance = comp, \ega_sram|SramAdr[12]\, ega_sram|SramAdr[12], schematic, 1
instance = comp, \mda_sram|SramAddress[12]~3\, mda_sram|SramAddress[12]~3, schematic, 1
instance = comp, \mda_vga_video|Add3~6\, mda_vga_video|Add3~6, schematic, 1
instance = comp, \mda_genlock|adjust_y[3]\, mda_genlock|adjust_y[3], schematic, 1
instance = comp, \mda_vga_video|start_row[3]~feeder\, mda_vga_video|start_row[3]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_row[3]\, mda_vga_video|start_row[3], schematic, 1
instance = comp, \mda_vga_video|row_number[3]~5\, mda_vga_video|row_number[3]~5, schematic, 1
instance = comp, \mda_vga_video|row_number[3]\, mda_vga_video|row_number[3], schematic, 1
instance = comp, \mda_genlock|Add14~6\, mda_genlock|Add14~6, schematic, 1
instance = comp, \mda_genlock|row_number~3\, mda_genlock|row_number~3, schematic, 1
instance = comp, \mda_genlock|row_number[3]\, mda_genlock|row_number[3], schematic, 1
instance = comp, \mda_sram|Selector17~0\, mda_sram|Selector17~0, schematic, 1
instance = comp, \mda_sram|Selector17~1\, mda_sram|Selector17~1, schematic, 1
instance = comp, \mda_sram|Selector17~2\, mda_sram|Selector17~2, schematic, 1
instance = comp, \mda_sram|Selector17~3\, mda_sram|Selector17~3, schematic, 1
instance = comp, \mda_sram|SramAddress[12]\, mda_sram|SramAddress[12], schematic, 1
instance = comp, \mda_sram|Add1~24\, mda_sram|Add1~24, schematic, 1
instance = comp, \mda_sram|SramAdr[12]~13\, mda_sram|SramAdr[12]~13, schematic, 1
instance = comp, \mda_sram|SramAdr[12]\, mda_sram|SramAdr[12], schematic, 1
instance = comp, \ega_sram|pMemAdr[12]~57\, ega_sram|pMemAdr[12]~57, schematic, 1
instance = comp, \ega_sram|pMemAdr[12]~58\, ega_sram|pMemAdr[12]~58, schematic, 1
instance = comp, \ega_sram|Add1~26\, ega_sram|Add1~26, schematic, 1
instance = comp, \ega_sram|SramAddress[13]~4\, ega_sram|SramAddress[13]~4, schematic, 1
instance = comp, \ega_genlock|adjust_y[4]\, ega_genlock|adjust_y[4], schematic, 1
instance = comp, \ega_vga_video|start_row[4]~feeder\, ega_vga_video|start_row[4]~feeder, schematic, 1
instance = comp, \ega_vga_video|start_row[4]\, ega_vga_video|start_row[4], schematic, 1
instance = comp, \ega_vga_video|Add3~8\, ega_vga_video|Add3~8, schematic, 1
instance = comp, \ega_vga_video|row_number[4]~6\, ega_vga_video|row_number[4]~6, schematic, 1
instance = comp, \ega_vga_video|row_number[4]\, ega_vga_video|row_number[4], schematic, 1
instance = comp, \ega_genlock|Add14~8\, ega_genlock|Add14~8, schematic, 1
instance = comp, \ega_genlock|row_number[4]\, ega_genlock|row_number[4], schematic, 1
instance = comp, \ega_sram|Selector16~0\, ega_sram|Selector16~0, schematic, 1
instance = comp, \ega_sram|Selector16~1\, ega_sram|Selector16~1, schematic, 1
instance = comp, \ega_sram|Selector16~2\, ega_sram|Selector16~2, schematic, 1
instance = comp, \ega_sram|Selector16~3\, ega_sram|Selector16~3, schematic, 1
instance = comp, \ega_sram|SramAddress[13]\, ega_sram|SramAddress[13], schematic, 1
instance = comp, \ega_sram|SramAdr[13]~13\, ega_sram|SramAdr[13]~13, schematic, 1
instance = comp, \ega_sram|SramAdr[13]\, ega_sram|SramAdr[13], schematic, 1
instance = comp, \mda_sram|Add1~26\, mda_sram|Add1~26, schematic, 1
instance = comp, \mda_sram|SramAddress[13]~4\, mda_sram|SramAddress[13]~4, schematic, 1
instance = comp, \mda_genlock|adjust_y[4]~0\, mda_genlock|adjust_y[4]~0, schematic, 1
instance = comp, \mda_genlock|adjust_y[4]\, mda_genlock|adjust_y[4], schematic, 1
instance = comp, \mda_vga_video|start_row[4]~feeder\, mda_vga_video|start_row[4]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_row[4]\, mda_vga_video|start_row[4], schematic, 1
instance = comp, \mda_vga_video|Add3~8\, mda_vga_video|Add3~8, schematic, 1
instance = comp, \mda_vga_video|row_number[4]~6\, mda_vga_video|row_number[4]~6, schematic, 1
instance = comp, \mda_vga_video|row_number[4]\, mda_vga_video|row_number[4], schematic, 1
instance = comp, \mda_genlock|Add14~8\, mda_genlock|Add14~8, schematic, 1
instance = comp, \mda_genlock|row_number~4\, mda_genlock|row_number~4, schematic, 1
instance = comp, \mda_genlock|row_number[4]\, mda_genlock|row_number[4], schematic, 1
instance = comp, \mda_sram|Selector16~0\, mda_sram|Selector16~0, schematic, 1
instance = comp, \mda_sram|Selector16~1\, mda_sram|Selector16~1, schematic, 1
instance = comp, \mda_sram|Selector16~2\, mda_sram|Selector16~2, schematic, 1
instance = comp, \mda_sram|Selector16~3\, mda_sram|Selector16~3, schematic, 1
instance = comp, \mda_sram|SramAddress[13]\, mda_sram|SramAddress[13], schematic, 1
instance = comp, \mda_sram|SramAdr[13]~14\, mda_sram|SramAdr[13]~14, schematic, 1
instance = comp, \mda_sram|SramAdr[13]\, mda_sram|SramAdr[13], schematic, 1
instance = comp, \ega_sram|pMemAdr[13]~60\, ega_sram|pMemAdr[13]~60, schematic, 1
instance = comp, \cga_sram|Add1~26\, cga_sram|Add1~26, schematic, 1
instance = comp, \cga_sram|SramAddress[13]~4\, cga_sram|SramAddress[13]~4, schematic, 1
instance = comp, \cga_vga_video|Add3~8\, cga_vga_video|Add3~8, schematic, 1
instance = comp, \cga_genlock|adjust_y[4]~0\, cga_genlock|adjust_y[4]~0, schematic, 1
instance = comp, \cga_genlock|adjust_y[4]\, cga_genlock|adjust_y[4], schematic, 1
instance = comp, \cga_vga_video|start_row[4]~feeder\, cga_vga_video|start_row[4]~feeder, schematic, 1
instance = comp, \cga_vga_video|start_row[4]\, cga_vga_video|start_row[4], schematic, 1
instance = comp, \cga_vga_video|row_number[4]~6\, cga_vga_video|row_number[4]~6, schematic, 1
instance = comp, \cga_vga_video|row_number[4]\, cga_vga_video|row_number[4], schematic, 1
instance = comp, \cga_genlock|row_number[4]~19\, cga_genlock|row_number[4]~19, schematic, 1
instance = comp, \cga_genlock|row_number[4]\, cga_genlock|row_number[4], schematic, 1
instance = comp, \cga_sram|Selector16~0\, cga_sram|Selector16~0, schematic, 1
instance = comp, \cga_sram|Selector16~1\, cga_sram|Selector16~1, schematic, 1
instance = comp, \cga_sram|Selector16~2\, cga_sram|Selector16~2, schematic, 1
instance = comp, \cga_sram|Selector16~3\, cga_sram|Selector16~3, schematic, 1
instance = comp, \cga_sram|SramAddress[13]\, cga_sram|SramAddress[13], schematic, 1
instance = comp, \cga_sram|SramAdr[13]~13\, cga_sram|SramAdr[13]~13, schematic, 1
instance = comp, \cga_sram|SramAdr[13]\, cga_sram|SramAdr[13], schematic, 1
instance = comp, \hgc_sram|SramAddress[13]~4\, hgc_sram|SramAddress[13]~4, schematic, 1
instance = comp, \hgc_vga_video|Add3~8\, hgc_vga_video|Add3~8, schematic, 1
instance = comp, \hgc_genlock|adjust_y[4]~0\, hgc_genlock|adjust_y[4]~0, schematic, 1
instance = comp, \hgc_genlock|adjust_y[4]\, hgc_genlock|adjust_y[4], schematic, 1
instance = comp, \hgc_vga_video|start_row[4]\, hgc_vga_video|start_row[4], schematic, 1
instance = comp, \hgc_vga_video|row_number[4]~6\, hgc_vga_video|row_number[4]~6, schematic, 1
instance = comp, \hgc_vga_video|row_number[4]\, hgc_vga_video|row_number[4], schematic, 1
instance = comp, \hgc_genlock|Add15~8\, hgc_genlock|Add15~8, schematic, 1
instance = comp, \hgc_genlock|row_number~4\, hgc_genlock|row_number~4, schematic, 1
instance = comp, \hgc_genlock|row_number[4]\, hgc_genlock|row_number[4], schematic, 1
instance = comp, \hgc_sram|Selector16~0\, hgc_sram|Selector16~0, schematic, 1
instance = comp, \hgc_sram|Selector16~1\, hgc_sram|Selector16~1, schematic, 1
instance = comp, \hgc_sram|Selector16~2\, hgc_sram|Selector16~2, schematic, 1
instance = comp, \hgc_sram|Selector16~3\, hgc_sram|Selector16~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[13]\, hgc_sram|SramAddress[13], schematic, 1
instance = comp, \hgc_sram|Add1~26\, hgc_sram|Add1~26, schematic, 1
instance = comp, \hgc_sram|SramAdr[13]~13\, hgc_sram|SramAdr[13]~13, schematic, 1
instance = comp, \hgc_sram|SramAdr[13]\, hgc_sram|SramAdr[13], schematic, 1
instance = comp, \ega_sram|pMemAdr[13]~59\, ega_sram|pMemAdr[13]~59, schematic, 1
instance = comp, \ega_sram|pMemAdr[13]~61\, ega_sram|pMemAdr[13]~61, schematic, 1
instance = comp, \mda_sram|SramAdr[14]~enfeeder\, mda_sram|SramAdr[14]~enfeeder, schematic, 1
instance = comp, \mda_sram|SramAdr[14]~en\, mda_sram|SramAdr[14]~en, schematic, 1
instance = comp, \ega_sram|SramAdr[14]~enfeeder\, ega_sram|SramAdr[14]~enfeeder, schematic, 1
instance = comp, \ega_sram|SramAdr[14]~en\, ega_sram|SramAdr[14]~en, schematic, 1
instance = comp, \ega_sram|SramAddress[14]~5\, ega_sram|SramAddress[14]~5, schematic, 1
instance = comp, \ega_genlock|Add14~10\, ega_genlock|Add14~10, schematic, 1
instance = comp, \ega_genlock|row_number[5]\, ega_genlock|row_number[5], schematic, 1
instance = comp, \ega_sram|Selector15~0\, ega_sram|Selector15~0, schematic, 1
instance = comp, \ega_vga_video|Add3~10\, ega_vga_video|Add3~10, schematic, 1
instance = comp, \ega_vga_video|row_number[5]~7\, ega_vga_video|row_number[5]~7, schematic, 1
instance = comp, \ega_vga_video|row_number[5]\, ega_vga_video|row_number[5], schematic, 1
instance = comp, \ega_sram|Selector15~1\, ega_sram|Selector15~1, schematic, 1
instance = comp, \ega_sram|Selector15~2\, ega_sram|Selector15~2, schematic, 1
instance = comp, \ega_sram|Selector15~3\, ega_sram|Selector15~3, schematic, 1
instance = comp, \ega_sram|SramAddress[14]\, ega_sram|SramAddress[14], schematic, 1
instance = comp, \ega_sram|Add1~28\, ega_sram|Add1~28, schematic, 1
instance = comp, \ega_sram|SramAdr[14]~14\, ega_sram|SramAdr[14]~14, schematic, 1
instance = comp, \ega_sram|SramAdr[14]\, ega_sram|SramAdr[14], schematic, 1
instance = comp, \mda_sram|Add1~28\, mda_sram|Add1~28, schematic, 1
instance = comp, \mda_sram|SramAddress[14]~5\, mda_sram|SramAddress[14]~5, schematic, 1
instance = comp, \mda_vga_video|Add3~10\, mda_vga_video|Add3~10, schematic, 1
instance = comp, \mda_vga_video|row_number[5]~7\, mda_vga_video|row_number[5]~7, schematic, 1
instance = comp, \mda_vga_video|row_number[5]\, mda_vga_video|row_number[5], schematic, 1
instance = comp, \mda_genlock|Add14~10\, mda_genlock|Add14~10, schematic, 1
instance = comp, \mda_genlock|row_number~5\, mda_genlock|row_number~5, schematic, 1
instance = comp, \mda_genlock|row_number[5]\, mda_genlock|row_number[5], schematic, 1
instance = comp, \mda_sram|Selector15~0\, mda_sram|Selector15~0, schematic, 1
instance = comp, \mda_sram|Selector15~1\, mda_sram|Selector15~1, schematic, 1
instance = comp, \mda_sram|Selector15~2\, mda_sram|Selector15~2, schematic, 1
instance = comp, \mda_sram|Selector15~3\, mda_sram|Selector15~3, schematic, 1
instance = comp, \mda_sram|SramAddress[14]\, mda_sram|SramAddress[14], schematic, 1
instance = comp, \mda_sram|SramAdr[14]~15\, mda_sram|SramAdr[14]~15, schematic, 1
instance = comp, \mda_sram|SramAdr[14]\, mda_sram|SramAdr[14], schematic, 1
instance = comp, \ega_sram|pMemAdr[14]~63\, ega_sram|pMemAdr[14]~63, schematic, 1
instance = comp, \hgc_sram|Add1~28\, hgc_sram|Add1~28, schematic, 1
instance = comp, \hgc_sram|SramAddress[14]~5\, hgc_sram|SramAddress[14]~5, schematic, 1
instance = comp, \hgc_vga_video|Add3~10\, hgc_vga_video|Add3~10, schematic, 1
instance = comp, \hgc_vga_video|row_number[5]~7\, hgc_vga_video|row_number[5]~7, schematic, 1
instance = comp, \hgc_vga_video|row_number[5]\, hgc_vga_video|row_number[5], schematic, 1
instance = comp, \hgc_genlock|Add15~10\, hgc_genlock|Add15~10, schematic, 1
instance = comp, \hgc_genlock|row_number~5\, hgc_genlock|row_number~5, schematic, 1
instance = comp, \hgc_genlock|row_number[5]\, hgc_genlock|row_number[5], schematic, 1
instance = comp, \hgc_sram|Selector15~0\, hgc_sram|Selector15~0, schematic, 1
instance = comp, \hgc_sram|Selector15~1\, hgc_sram|Selector15~1, schematic, 1
instance = comp, \hgc_sram|Selector15~2\, hgc_sram|Selector15~2, schematic, 1
instance = comp, \hgc_sram|Selector15~3\, hgc_sram|Selector15~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[14]\, hgc_sram|SramAddress[14], schematic, 1
instance = comp, \hgc_sram|SramAdr[14]~14\, hgc_sram|SramAdr[14]~14, schematic, 1
instance = comp, \hgc_sram|SramAdr[14]\, hgc_sram|SramAdr[14], schematic, 1
instance = comp, \cga_sram|Add1~28\, cga_sram|Add1~28, schematic, 1
instance = comp, \cga_sram|SramAddress[14]~5\, cga_sram|SramAddress[14]~5, schematic, 1
instance = comp, \cga_vga_video|Add3~10\, cga_vga_video|Add3~10, schematic, 1
instance = comp, \cga_vga_video|row_number[5]~7\, cga_vga_video|row_number[5]~7, schematic, 1
instance = comp, \cga_vga_video|row_number[5]\, cga_vga_video|row_number[5], schematic, 1
instance = comp, \cga_genlock|row_number[5]~21\, cga_genlock|row_number[5]~21, schematic, 1
instance = comp, \cga_genlock|row_number[5]\, cga_genlock|row_number[5], schematic, 1
instance = comp, \cga_sram|Selector15~0\, cga_sram|Selector15~0, schematic, 1
instance = comp, \cga_sram|Selector15~1\, cga_sram|Selector15~1, schematic, 1
instance = comp, \cga_sram|Selector15~2\, cga_sram|Selector15~2, schematic, 1
instance = comp, \cga_sram|Selector15~3\, cga_sram|Selector15~3, schematic, 1
instance = comp, \cga_sram|SramAddress[14]\, cga_sram|SramAddress[14], schematic, 1
instance = comp, \cga_sram|SramAdr[14]~14\, cga_sram|SramAdr[14]~14, schematic, 1
instance = comp, \cga_sram|SramAdr[14]\, cga_sram|SramAdr[14], schematic, 1
instance = comp, \cga_sram|SramAdr[14]~enfeeder\, cga_sram|SramAdr[14]~enfeeder, schematic, 1
instance = comp, \cga_sram|SramAdr[14]~en\, cga_sram|SramAdr[14]~en, schematic, 1
instance = comp, \ega_sram|pMemAdr[14]~62\, ega_sram|pMemAdr[14]~62, schematic, 1
instance = comp, \ega_sram|pMemAdr[14]~64\, ega_sram|pMemAdr[14]~64, schematic, 1
instance = comp, \ega_sram|pMemAdr[14]~65\, ega_sram|pMemAdr[14]~65, schematic, 1
instance = comp, \ega_sram|Add1~30\, ega_sram|Add1~30, schematic, 1
instance = comp, \ega_sram|SramAddress[15]~6\, ega_sram|SramAddress[15]~6, schematic, 1
instance = comp, \ega_vga_video|Add3~12\, ega_vga_video|Add3~12, schematic, 1
instance = comp, \ega_vga_video|row_number[6]~8\, ega_vga_video|row_number[6]~8, schematic, 1
instance = comp, \ega_vga_video|row_number[6]\, ega_vga_video|row_number[6], schematic, 1
instance = comp, \ega_genlock|Add14~12\, ega_genlock|Add14~12, schematic, 1
instance = comp, \ega_genlock|row_number[6]\, ega_genlock|row_number[6], schematic, 1
instance = comp, \ega_sram|Selector14~0\, ega_sram|Selector14~0, schematic, 1
instance = comp, \ega_sram|Selector14~1\, ega_sram|Selector14~1, schematic, 1
instance = comp, \ega_sram|Selector14~2\, ega_sram|Selector14~2, schematic, 1
instance = comp, \ega_sram|Selector14~3\, ega_sram|Selector14~3, schematic, 1
instance = comp, \ega_sram|SramAddress[15]\, ega_sram|SramAddress[15], schematic, 1
instance = comp, \ega_sram|SramAdr[15]~15\, ega_sram|SramAdr[15]~15, schematic, 1
instance = comp, \ega_sram|SramAdr[15]\, ega_sram|SramAdr[15], schematic, 1
instance = comp, \mda_sram|Add1~30\, mda_sram|Add1~30, schematic, 1
instance = comp, \mda_sram|SramAddress[15]~6\, mda_sram|SramAddress[15]~6, schematic, 1
instance = comp, \mda_genlock|Add14~12\, mda_genlock|Add14~12, schematic, 1
instance = comp, \mda_genlock|row_number~6\, mda_genlock|row_number~6, schematic, 1
instance = comp, \mda_genlock|row_number[6]\, mda_genlock|row_number[6], schematic, 1
instance = comp, \mda_sram|Selector14~0\, mda_sram|Selector14~0, schematic, 1
instance = comp, \mda_vga_video|Add3~12\, mda_vga_video|Add3~12, schematic, 1
instance = comp, \mda_vga_video|row_number[6]~8\, mda_vga_video|row_number[6]~8, schematic, 1
instance = comp, \mda_vga_video|row_number[6]\, mda_vga_video|row_number[6], schematic, 1
instance = comp, \mda_sram|Selector14~1\, mda_sram|Selector14~1, schematic, 1
instance = comp, \mda_sram|Selector14~2\, mda_sram|Selector14~2, schematic, 1
instance = comp, \mda_sram|Selector14~3\, mda_sram|Selector14~3, schematic, 1
instance = comp, \mda_sram|SramAddress[15]\, mda_sram|SramAddress[15], schematic, 1
instance = comp, \mda_sram|SramAdr[15]~16\, mda_sram|SramAdr[15]~16, schematic, 1
instance = comp, \mda_sram|SramAdr[15]\, mda_sram|SramAdr[15], schematic, 1
instance = comp, \ega_sram|pMemAdr[15]~67\, ega_sram|pMemAdr[15]~67, schematic, 1
instance = comp, \cga_sram|Add1~30\, cga_sram|Add1~30, schematic, 1
instance = comp, \cga_sram|SramAddress[15]~6\, cga_sram|SramAddress[15]~6, schematic, 1
instance = comp, \cga_vga_video|Add3~12\, cga_vga_video|Add3~12, schematic, 1
instance = comp, \cga_vga_video|row_number[6]~8\, cga_vga_video|row_number[6]~8, schematic, 1
instance = comp, \cga_vga_video|row_number[6]\, cga_vga_video|row_number[6], schematic, 1
instance = comp, \cga_genlock|row_number[6]~23\, cga_genlock|row_number[6]~23, schematic, 1
instance = comp, \cga_genlock|row_number[6]\, cga_genlock|row_number[6], schematic, 1
instance = comp, \cga_sram|Selector14~0\, cga_sram|Selector14~0, schematic, 1
instance = comp, \cga_sram|Selector14~1\, cga_sram|Selector14~1, schematic, 1
instance = comp, \cga_sram|Selector14~2\, cga_sram|Selector14~2, schematic, 1
instance = comp, \cga_sram|Selector14~3\, cga_sram|Selector14~3, schematic, 1
instance = comp, \cga_sram|SramAddress[15]\, cga_sram|SramAddress[15], schematic, 1
instance = comp, \cga_sram|SramAdr[15]~15\, cga_sram|SramAdr[15]~15, schematic, 1
instance = comp, \cga_sram|SramAdr[15]\, cga_sram|SramAdr[15], schematic, 1
instance = comp, \hgc_sram|Add1~30\, hgc_sram|Add1~30, schematic, 1
instance = comp, \hgc_sram|SramAddress[15]~6\, hgc_sram|SramAddress[15]~6, schematic, 1
instance = comp, \hgc_vga_video|Add3~12\, hgc_vga_video|Add3~12, schematic, 1
instance = comp, \hgc_vga_video|row_number[6]~8\, hgc_vga_video|row_number[6]~8, schematic, 1
instance = comp, \hgc_vga_video|row_number[6]\, hgc_vga_video|row_number[6], schematic, 1
instance = comp, \hgc_genlock|Add15~12\, hgc_genlock|Add15~12, schematic, 1
instance = comp, \hgc_genlock|row_number~6\, hgc_genlock|row_number~6, schematic, 1
instance = comp, \hgc_genlock|row_number[6]\, hgc_genlock|row_number[6], schematic, 1
instance = comp, \hgc_sram|Selector14~0\, hgc_sram|Selector14~0, schematic, 1
instance = comp, \hgc_sram|Selector14~1\, hgc_sram|Selector14~1, schematic, 1
instance = comp, \hgc_sram|Selector14~2\, hgc_sram|Selector14~2, schematic, 1
instance = comp, \hgc_sram|Selector14~3\, hgc_sram|Selector14~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[15]\, hgc_sram|SramAddress[15], schematic, 1
instance = comp, \hgc_sram|SramAdr[15]~15\, hgc_sram|SramAdr[15]~15, schematic, 1
instance = comp, \hgc_sram|SramAdr[15]\, hgc_sram|SramAdr[15], schematic, 1
instance = comp, \ega_sram|pMemAdr[15]~66\, ega_sram|pMemAdr[15]~66, schematic, 1
instance = comp, \ega_sram|pMemAdr[15]~68\, ega_sram|pMemAdr[15]~68, schematic, 1
instance = comp, \cga_sram|Add1~32\, cga_sram|Add1~32, schematic, 1
instance = comp, \cga_sram|SramAddress[16]~7\, cga_sram|SramAddress[16]~7, schematic, 1
instance = comp, \cga_vga_video|Add3~14\, cga_vga_video|Add3~14, schematic, 1
instance = comp, \cga_vga_video|row_number[7]~9\, cga_vga_video|row_number[7]~9, schematic, 1
instance = comp, \cga_vga_video|row_number[7]\, cga_vga_video|row_number[7], schematic, 1
instance = comp, \cga_genlock|row_number[7]~25\, cga_genlock|row_number[7]~25, schematic, 1
instance = comp, \cga_genlock|row_number[7]\, cga_genlock|row_number[7], schematic, 1
instance = comp, \cga_sram|Selector13~0\, cga_sram|Selector13~0, schematic, 1
instance = comp, \cga_sram|Selector13~1\, cga_sram|Selector13~1, schematic, 1
instance = comp, \cga_sram|Selector13~2\, cga_sram|Selector13~2, schematic, 1
instance = comp, \cga_sram|Selector13~3\, cga_sram|Selector13~3, schematic, 1
instance = comp, \cga_sram|SramAddress[16]\, cga_sram|SramAddress[16], schematic, 1
instance = comp, \cga_sram|SramAdr[16]~16\, cga_sram|SramAdr[16]~16, schematic, 1
instance = comp, \cga_sram|SramAdr[16]\, cga_sram|SramAdr[16], schematic, 1
instance = comp, \hgc_sram|SramAddress[16]~7\, hgc_sram|SramAddress[16]~7, schematic, 1
instance = comp, \hgc_vga_video|Add3~14\, hgc_vga_video|Add3~14, schematic, 1
instance = comp, \hgc_vga_video|row_number[7]~9\, hgc_vga_video|row_number[7]~9, schematic, 1
instance = comp, \hgc_vga_video|row_number[7]\, hgc_vga_video|row_number[7], schematic, 1
instance = comp, \hgc_genlock|Add15~14\, hgc_genlock|Add15~14, schematic, 1
instance = comp, \hgc_genlock|row_number~7\, hgc_genlock|row_number~7, schematic, 1
instance = comp, \hgc_genlock|row_number[7]\, hgc_genlock|row_number[7], schematic, 1
instance = comp, \hgc_sram|Selector13~0\, hgc_sram|Selector13~0, schematic, 1
instance = comp, \hgc_sram|Selector13~1\, hgc_sram|Selector13~1, schematic, 1
instance = comp, \hgc_sram|Selector13~2\, hgc_sram|Selector13~2, schematic, 1
instance = comp, \hgc_sram|Selector13~3\, hgc_sram|Selector13~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[16]\, hgc_sram|SramAddress[16], schematic, 1
instance = comp, \hgc_sram|Add1~32\, hgc_sram|Add1~32, schematic, 1
instance = comp, \hgc_sram|SramAdr[16]~16\, hgc_sram|SramAdr[16]~16, schematic, 1
instance = comp, \hgc_sram|SramAdr[16]\, hgc_sram|SramAdr[16], schematic, 1
instance = comp, \ega_sram|pMemAdr[16]~69\, ega_sram|pMemAdr[16]~69, schematic, 1
instance = comp, \ega_sram|SramAddress[16]~7\, ega_sram|SramAddress[16]~7, schematic, 1
instance = comp, \ega_vga_video|Add3~14\, ega_vga_video|Add3~14, schematic, 1
instance = comp, \ega_vga_video|row_number[7]~9\, ega_vga_video|row_number[7]~9, schematic, 1
instance = comp, \ega_vga_video|row_number[7]\, ega_vga_video|row_number[7], schematic, 1
instance = comp, \ega_genlock|Add14~14\, ega_genlock|Add14~14, schematic, 1
instance = comp, \ega_genlock|row_number[7]\, ega_genlock|row_number[7], schematic, 1
instance = comp, \ega_sram|Selector13~0\, ega_sram|Selector13~0, schematic, 1
instance = comp, \ega_sram|Selector13~1\, ega_sram|Selector13~1, schematic, 1
instance = comp, \ega_sram|Selector13~2\, ega_sram|Selector13~2, schematic, 1
instance = comp, \ega_sram|Selector13~3\, ega_sram|Selector13~3, schematic, 1
instance = comp, \ega_sram|SramAddress[16]\, ega_sram|SramAddress[16], schematic, 1
instance = comp, \ega_sram|Add1~32\, ega_sram|Add1~32, schematic, 1
instance = comp, \ega_sram|SramAdr[16]~16\, ega_sram|SramAdr[16]~16, schematic, 1
instance = comp, \ega_sram|SramAdr[16]\, ega_sram|SramAdr[16], schematic, 1
instance = comp, \mda_sram|SramAddress[16]~7\, mda_sram|SramAddress[16]~7, schematic, 1
instance = comp, \mda_vga_video|Add3~14\, mda_vga_video|Add3~14, schematic, 1
instance = comp, \mda_vga_video|row_number[7]~9\, mda_vga_video|row_number[7]~9, schematic, 1
instance = comp, \mda_vga_video|row_number[7]\, mda_vga_video|row_number[7], schematic, 1
instance = comp, \mda_genlock|Add14~14\, mda_genlock|Add14~14, schematic, 1
instance = comp, \mda_genlock|row_number~7\, mda_genlock|row_number~7, schematic, 1
instance = comp, \mda_genlock|row_number[7]\, mda_genlock|row_number[7], schematic, 1
instance = comp, \mda_sram|Selector13~0\, mda_sram|Selector13~0, schematic, 1
instance = comp, \mda_sram|Selector13~1\, mda_sram|Selector13~1, schematic, 1
instance = comp, \mda_sram|Selector13~2\, mda_sram|Selector13~2, schematic, 1
instance = comp, \mda_sram|Selector13~3\, mda_sram|Selector13~3, schematic, 1
instance = comp, \mda_sram|SramAddress[16]\, mda_sram|SramAddress[16], schematic, 1
instance = comp, \mda_sram|Add1~32\, mda_sram|Add1~32, schematic, 1
instance = comp, \mda_sram|SramAdr[16]~17\, mda_sram|SramAdr[16]~17, schematic, 1
instance = comp, \mda_sram|SramAdr[16]\, mda_sram|SramAdr[16], schematic, 1
instance = comp, \ega_sram|pMemAdr[16]~70\, ega_sram|pMemAdr[16]~70, schematic, 1
instance = comp, \ega_sram|pMemAdr[16]~71\, ega_sram|pMemAdr[16]~71, schematic, 1
instance = comp, \cga_sram|Selector73~0\, cga_sram|Selector73~0, schematic, 1
instance = comp, \cga_sram|Selector74~0\, cga_sram|Selector74~0, schematic, 1
instance = comp, \cga_sram|SramCe\, cga_sram|SramCe, schematic, 1
instance = comp, \cga_sram|SramCe~enfeeder\, cga_sram|SramCe~enfeeder, schematic, 1
instance = comp, \cga_sram|SramCe~en\, cga_sram|SramCe~en, schematic, 1
instance = comp, \hgc_sram|Selector73~2\, hgc_sram|Selector73~2, schematic, 1
instance = comp, \hgc_sram|Selector74~0\, hgc_sram|Selector74~0, schematic, 1
instance = comp, \hgc_sram|SramCe\, hgc_sram|SramCe, schematic, 1
instance = comp, \hgc_sram|SramCe~enfeeder\, hgc_sram|SramCe~enfeeder, schematic, 1
instance = comp, \hgc_sram|SramCe~en\, hgc_sram|SramCe~en, schematic, 1
instance = comp, \ega_sram|pMemCe~1\, ega_sram|pMemCe~1, schematic, 1
instance = comp, \ega_sram|SramCe~enfeeder\, ega_sram|SramCe~enfeeder, schematic, 1
instance = comp, \ega_sram|Selector74~0\, ega_sram|Selector74~0, schematic, 1
instance = comp, \ega_sram|SramCe~en\, ega_sram|SramCe~en, schematic, 1
instance = comp, \ega_sram|Selector73~0\, ega_sram|Selector73~0, schematic, 1
instance = comp, \ega_sram|SramCe\, ega_sram|SramCe, schematic, 1
instance = comp, \mda_sram|Selector73~2\, mda_sram|Selector73~2, schematic, 1
instance = comp, \mda_sram|Selector74~0\, mda_sram|Selector74~0, schematic, 1
instance = comp, \mda_sram|SramCe\, mda_sram|SramCe, schematic, 1
instance = comp, \mda_sram|SramCe~enfeeder\, mda_sram|SramCe~enfeeder, schematic, 1
instance = comp, \mda_sram|SramCe~en\, mda_sram|SramCe~en, schematic, 1
instance = comp, \ega_sram|pMemCe~2\, ega_sram|pMemCe~2, schematic, 1
instance = comp, \ega_sram|pMemCe~3\, ega_sram|pMemCe~3, schematic, 1
instance = comp, \ega_sram|pMemCe~4\, ega_sram|pMemCe~4, schematic, 1
instance = comp, \hgc_sram|SramOe\, hgc_sram|SramOe, schematic, 1
instance = comp, \hgc_sram|SramOe~0\, hgc_sram|SramOe~0, schematic, 1
instance = comp, \hgc_sram|SramOe~en\, hgc_sram|SramOe~en, schematic, 1
instance = comp, \cga_sram|SramOe\, cga_sram|SramOe, schematic, 1
instance = comp, \cga_sram|SramOe~0\, cga_sram|SramOe~0, schematic, 1
instance = comp, \cga_sram|SramOe~en\, cga_sram|SramOe~en, schematic, 1
instance = comp, \ega_sram|pMemOe~1\, ega_sram|pMemOe~1, schematic, 1
instance = comp, \mda_sram|SramOe\, mda_sram|SramOe, schematic, 1
instance = comp, \ega_sram|SramOe~0\, ega_sram|SramOe~0, schematic, 1
instance = comp, \ega_sram|SramOe~en\, ega_sram|SramOe~en, schematic, 1
instance = comp, \ega_sram|SramOe\, ega_sram|SramOe, schematic, 1
instance = comp, \mda_sram|SramOe~0\, mda_sram|SramOe~0, schematic, 1
instance = comp, \mda_sram|SramOe~en\, mda_sram|SramOe~en, schematic, 1
instance = comp, \ega_sram|pMemOe~2\, ega_sram|pMemOe~2, schematic, 1
instance = comp, \ega_sram|pMemOe~3\, ega_sram|pMemOe~3, schematic, 1
instance = comp, \ega_sram|pMemOe~4\, ega_sram|pMemOe~4, schematic, 1
instance = comp, \cga_sram|SramWe~0\, cga_sram|SramWe~0, schematic, 1
instance = comp, \cga_sram|SramWe\, cga_sram|SramWe, schematic, 1
instance = comp, \ega_sram|pMemWe~1\, ega_sram|pMemWe~1, schematic, 1
instance = comp, \ega_sram|SramWe~0\, ega_sram|SramWe~0, schematic, 1
instance = comp, \ega_sram|SramWe\, ega_sram|SramWe, schematic, 1
instance = comp, \mda_sram|SramWe~0\, mda_sram|SramWe~0, schematic, 1
instance = comp, \mda_sram|SramWe\, mda_sram|SramWe, schematic, 1
instance = comp, \ega_sram|pMemWe~2\, ega_sram|pMemWe~2, schematic, 1
instance = comp, \ega_sram|pMemWe~3\, ega_sram|pMemWe~3, schematic, 1
instance = comp, \mda_sram|SramUB~enfeeder\, mda_sram|SramUB~enfeeder, schematic, 1
instance = comp, \mda_sram|SramUB~en\, mda_sram|SramUB~en, schematic, 1
instance = comp, \cga_sram|SramUB~enfeeder\, cga_sram|SramUB~enfeeder, schematic, 1
instance = comp, \cga_sram|SramUB~en\, cga_sram|SramUB~en, schematic, 1
instance = comp, \hgc_sram|SramUB~enfeeder\, hgc_sram|SramUB~enfeeder, schematic, 1
instance = comp, \hgc_sram|SramUB~en\, hgc_sram|SramUB~en, schematic, 1
instance = comp, \ega_sram|SramUB~enfeeder\, ega_sram|SramUB~enfeeder, schematic, 1
instance = comp, \ega_sram|SramUB~en\, ega_sram|SramUB~en, schematic, 1
instance = comp, \ega_sram|pMemUB~1\, ega_sram|pMemUB~1, schematic, 1
instance = comp, \hgc_sram|SramLB~enfeeder\, hgc_sram|SramLB~enfeeder, schematic, 1
instance = comp, \hgc_sram|SramLB~en\, hgc_sram|SramLB~en, schematic, 1
instance = comp, \ega_sram|SramLB~enfeeder\, ega_sram|SramLB~enfeeder, schematic, 1
instance = comp, \ega_sram|SramLB~en\, ega_sram|SramLB~en, schematic, 1
instance = comp, \mda_sram|SramLB~enfeeder\, mda_sram|SramLB~enfeeder, schematic, 1
instance = comp, \mda_sram|SramLB~en\, mda_sram|SramLB~en, schematic, 1
instance = comp, \cga_sram|SramLB~enfeeder\, cga_sram|SramLB~enfeeder, schematic, 1
instance = comp, \cga_sram|SramLB~en\, cga_sram|SramLB~en, schematic, 1
instance = comp, \ega_sram|pMemLB~1\, ega_sram|pMemLB~1, schematic, 1
instance = comp, \mda_sram|Add1~34\, mda_sram|Add1~34, schematic, 1
instance = comp, \mda_sram|SramAddress[17]~8\, mda_sram|SramAddress[17]~8, schematic, 1
instance = comp, \mda_vga_video|Add3~16\, mda_vga_video|Add3~16, schematic, 1
instance = comp, \mda_vga_video|row_number[8]~10\, mda_vga_video|row_number[8]~10, schematic, 1
instance = comp, \mda_vga_video|row_number[8]\, mda_vga_video|row_number[8], schematic, 1
instance = comp, \mda_genlock|Add14~16\, mda_genlock|Add14~16, schematic, 1
instance = comp, \mda_genlock|row_number~8\, mda_genlock|row_number~8, schematic, 1
instance = comp, \mda_genlock|row_number[8]\, mda_genlock|row_number[8], schematic, 1
instance = comp, \mda_sram|Selector12~0\, mda_sram|Selector12~0, schematic, 1
instance = comp, \mda_sram|Selector12~1\, mda_sram|Selector12~1, schematic, 1
instance = comp, \mda_sram|Selector12~2\, mda_sram|Selector12~2, schematic, 1
instance = comp, \mda_sram|Selector12~3\, mda_sram|Selector12~3, schematic, 1
instance = comp, \mda_sram|SramAddress[17]\, mda_sram|SramAddress[17], schematic, 1
instance = comp, \mda_sram|SramAdr[17]~18\, mda_sram|SramAdr[17]~18, schematic, 1
instance = comp, \mda_sram|SramAdr[17]\, mda_sram|SramAdr[17], schematic, 1
instance = comp, \ega_sram|Add1~34\, ega_sram|Add1~34, schematic, 1
instance = comp, \ega_sram|SramAddress[17]~8\, ega_sram|SramAddress[17]~8, schematic, 1
instance = comp, \ega_vga_video|Add3~16\, ega_vga_video|Add3~16, schematic, 1
instance = comp, \ega_vga_video|row_number[8]~10\, ega_vga_video|row_number[8]~10, schematic, 1
instance = comp, \ega_vga_video|row_number[8]\, ega_vga_video|row_number[8], schematic, 1
instance = comp, \ega_genlock|Add14~16\, ega_genlock|Add14~16, schematic, 1
instance = comp, \ega_genlock|row_number[8]\, ega_genlock|row_number[8], schematic, 1
instance = comp, \ega_sram|Selector12~0\, ega_sram|Selector12~0, schematic, 1
instance = comp, \ega_sram|Selector12~1\, ega_sram|Selector12~1, schematic, 1
instance = comp, \ega_sram|Selector12~2\, ega_sram|Selector12~2, schematic, 1
instance = comp, \ega_sram|Selector12~3\, ega_sram|Selector12~3, schematic, 1
instance = comp, \ega_sram|SramAddress[17]\, ega_sram|SramAddress[17], schematic, 1
instance = comp, \ega_sram|SramAdr[17]~17\, ega_sram|SramAdr[17]~17, schematic, 1
instance = comp, \ega_sram|SramAdr[17]\, ega_sram|SramAdr[17], schematic, 1
instance = comp, \ega_sram|pMemAdr[17]~73\, ega_sram|pMemAdr[17]~73, schematic, 1
instance = comp, \hgc_sram|Add1~34\, hgc_sram|Add1~34, schematic, 1
instance = comp, \hgc_sram|SramAddress[17]~8\, hgc_sram|SramAddress[17]~8, schematic, 1
instance = comp, \hgc_vga_video|Add3~16\, hgc_vga_video|Add3~16, schematic, 1
instance = comp, \hgc_vga_video|row_number[8]~10\, hgc_vga_video|row_number[8]~10, schematic, 1
instance = comp, \hgc_vga_video|row_number[8]\, hgc_vga_video|row_number[8], schematic, 1
instance = comp, \hgc_genlock|Add15~16\, hgc_genlock|Add15~16, schematic, 1
instance = comp, \hgc_genlock|row_number~8\, hgc_genlock|row_number~8, schematic, 1
instance = comp, \hgc_genlock|row_number[8]\, hgc_genlock|row_number[8], schematic, 1
instance = comp, \hgc_sram|Selector12~0\, hgc_sram|Selector12~0, schematic, 1
instance = comp, \hgc_sram|Selector12~1\, hgc_sram|Selector12~1, schematic, 1
instance = comp, \hgc_sram|Selector12~2\, hgc_sram|Selector12~2, schematic, 1
instance = comp, \hgc_sram|Selector12~3\, hgc_sram|Selector12~3, schematic, 1
instance = comp, \hgc_sram|SramAddress[17]\, hgc_sram|SramAddress[17], schematic, 1
instance = comp, \hgc_sram|SramAdr[17]~17\, hgc_sram|SramAdr[17]~17, schematic, 1
instance = comp, \hgc_sram|SramAdr[17]\, hgc_sram|SramAdr[17], schematic, 1
instance = comp, \cga_sram|Add1~34\, cga_sram|Add1~34, schematic, 1
instance = comp, \cga_sram|SramAddress[17]~8\, cga_sram|SramAddress[17]~8, schematic, 1
instance = comp, \cga_vga_video|Add3~16\, cga_vga_video|Add3~16, schematic, 1
instance = comp, \cga_vga_video|row_number[8]~10\, cga_vga_video|row_number[8]~10, schematic, 1
instance = comp, \cga_vga_video|row_number[8]\, cga_vga_video|row_number[8], schematic, 1
instance = comp, \cga_genlock|row_number[8]~27\, cga_genlock|row_number[8]~27, schematic, 1
instance = comp, \cga_genlock|row_number[8]\, cga_genlock|row_number[8], schematic, 1
instance = comp, \cga_sram|Selector12~0\, cga_sram|Selector12~0, schematic, 1
instance = comp, \cga_sram|Selector12~1\, cga_sram|Selector12~1, schematic, 1
instance = comp, \cga_sram|Selector12~2\, cga_sram|Selector12~2, schematic, 1
instance = comp, \cga_sram|Selector12~3\, cga_sram|Selector12~3, schematic, 1
instance = comp, \cga_sram|SramAddress[17]\, cga_sram|SramAddress[17], schematic, 1
instance = comp, \cga_sram|SramAdr[17]~17\, cga_sram|SramAdr[17]~17, schematic, 1
instance = comp, \cga_sram|SramAdr[17]\, cga_sram|SramAdr[17], schematic, 1
instance = comp, \ega_sram|pMemAdr[17]~72\, ega_sram|pMemAdr[17]~72, schematic, 1
instance = comp, \ega_sram|pMemAdr[17]~74\, ega_sram|pMemAdr[17]~74, schematic, 1
instance = comp, \cga_vga_video|r_out[0]~enfeeder\, cga_vga_video|r_out[0]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|r_out[0]~en\, cga_vga_video|r_out[0]~en, schematic, 1
instance = comp, \cga_genlock|Add8~0\, cga_genlock|Add8~0, schematic, 1
instance = comp, \LEFT_BTN~input\, LEFT_BTN~input, schematic, 1
instance = comp, \cga_genlock|process_1~0\, cga_genlock|process_1~0, schematic, 1
instance = comp, \cga_genlock|LessThan1~3\, cga_genlock|LessThan1~3, schematic, 1
instance = comp, \cga_genlock|LessThan1~2\, cga_genlock|LessThan1~2, schematic, 1
instance = comp, \cga_genlock|Add1~38\, cga_genlock|Add1~38, schematic, 1
instance = comp, \cga_genlock|process_1:peak[0]\, cga_genlock|\process_1:peak[0], schematic, 1
instance = comp, \cga_genlock|Add1~0\, cga_genlock|Add1~0, schematic, 1
instance = comp, \cga_genlock|Add1~2\, cga_genlock|Add1~2, schematic, 1
instance = comp, \cga_genlock|Add1~39\, cga_genlock|Add1~39, schematic, 1
instance = comp, \cga_genlock|process_1:peak[1]\, cga_genlock|\process_1:peak[1], schematic, 1
instance = comp, \cga_genlock|Add1~4\, cga_genlock|Add1~4, schematic, 1
instance = comp, \cga_genlock|Add1~40\, cga_genlock|Add1~40, schematic, 1
instance = comp, \cga_genlock|process_1:peak[2]\, cga_genlock|\process_1:peak[2], schematic, 1
instance = comp, \cga_genlock|Add1~6\, cga_genlock|Add1~6, schematic, 1
instance = comp, \cga_genlock|Add1~41\, cga_genlock|Add1~41, schematic, 1
instance = comp, \cga_genlock|process_1:peak[3]\, cga_genlock|\process_1:peak[3], schematic, 1
instance = comp, \cga_genlock|Add1~8\, cga_genlock|Add1~8, schematic, 1
instance = comp, \cga_genlock|Add1~42\, cga_genlock|Add1~42, schematic, 1
instance = comp, \cga_genlock|process_1:peak[4]\, cga_genlock|\process_1:peak[4], schematic, 1
instance = comp, \cga_genlock|Add1~10\, cga_genlock|Add1~10, schematic, 1
instance = comp, \cga_genlock|Add1~43\, cga_genlock|Add1~43, schematic, 1
instance = comp, \cga_genlock|process_1:peak[5]\, cga_genlock|\process_1:peak[5], schematic, 1
instance = comp, \cga_genlock|Add1~12\, cga_genlock|Add1~12, schematic, 1
instance = comp, \cga_genlock|Add1~44\, cga_genlock|Add1~44, schematic, 1
instance = comp, \cga_genlock|process_1:peak[6]\, cga_genlock|\process_1:peak[6], schematic, 1
instance = comp, \cga_genlock|LessThan1~1\, cga_genlock|LessThan1~1, schematic, 1
instance = comp, \cga_genlock|LessThan1~0\, cga_genlock|LessThan1~0, schematic, 1
instance = comp, \cga_genlock|LessThan1~4\, cga_genlock|LessThan1~4, schematic, 1
instance = comp, \cga_genlock|peak~3\, cga_genlock|peak~3, schematic, 1
instance = comp, \cga_genlock|Add1~14\, cga_genlock|Add1~14, schematic, 1
instance = comp, \cga_genlock|Add1~45\, cga_genlock|Add1~45, schematic, 1
instance = comp, \cga_genlock|process_1:peak[7]\, cga_genlock|\process_1:peak[7], schematic, 1
instance = comp, \cga_genlock|Add1~16\, cga_genlock|Add1~16, schematic, 1
instance = comp, \cga_genlock|Add1~46\, cga_genlock|Add1~46, schematic, 1
instance = comp, \cga_genlock|process_1:peak[8]\, cga_genlock|\process_1:peak[8], schematic, 1
instance = comp, \cga_genlock|Add1~18\, cga_genlock|Add1~18, schematic, 1
instance = comp, \cga_genlock|Add1~47\, cga_genlock|Add1~47, schematic, 1
instance = comp, \cga_genlock|process_1:peak[9]\, cga_genlock|\process_1:peak[9], schematic, 1
instance = comp, \cga_genlock|Add1~20\, cga_genlock|Add1~20, schematic, 1
instance = comp, \cga_genlock|Add1~48\, cga_genlock|Add1~48, schematic, 1
instance = comp, \cga_genlock|process_1:peak[10]\, cga_genlock|\process_1:peak[10], schematic, 1
instance = comp, \cga_genlock|Add1~22\, cga_genlock|Add1~22, schematic, 1
instance = comp, \cga_genlock|Add1~49\, cga_genlock|Add1~49, schematic, 1
instance = comp, \cga_genlock|process_1:peak[11]\, cga_genlock|\process_1:peak[11], schematic, 1
instance = comp, \cga_genlock|Add1~24\, cga_genlock|Add1~24, schematic, 1
instance = comp, \cga_genlock|Add1~50\, cga_genlock|Add1~50, schematic, 1
instance = comp, \cga_genlock|process_1:peak[12]\, cga_genlock|\process_1:peak[12], schematic, 1
instance = comp, \cga_genlock|Add1~26\, cga_genlock|Add1~26, schematic, 1
instance = comp, \cga_genlock|Add1~51\, cga_genlock|Add1~51, schematic, 1
instance = comp, \cga_genlock|process_1:peak[13]\, cga_genlock|\process_1:peak[13], schematic, 1
instance = comp, \cga_genlock|Add1~28\, cga_genlock|Add1~28, schematic, 1
instance = comp, \cga_genlock|Add1~52\, cga_genlock|Add1~52, schematic, 1
instance = comp, \cga_genlock|process_1:peak[14]\, cga_genlock|\process_1:peak[14], schematic, 1
instance = comp, \cga_genlock|Add1~30\, cga_genlock|Add1~30, schematic, 1
instance = comp, \cga_genlock|Add1~53\, cga_genlock|Add1~53, schematic, 1
instance = comp, \cga_genlock|process_1:peak[15]\, cga_genlock|\process_1:peak[15], schematic, 1
instance = comp, \cga_genlock|Add1~32\, cga_genlock|Add1~32, schematic, 1
instance = comp, \cga_genlock|Add1~37\, cga_genlock|Add1~37, schematic, 1
instance = comp, \cga_genlock|process_1:peak[16]\, cga_genlock|\process_1:peak[16], schematic, 1
instance = comp, \cga_genlock|Add1~34\, cga_genlock|Add1~34, schematic, 1
instance = comp, \cga_genlock|Add1~36\, cga_genlock|Add1~36, schematic, 1
instance = comp, \cga_genlock|process_1:peak[17]\, cga_genlock|\process_1:peak[17], schematic, 1
instance = comp, \cga_genlock|adj_trg_left~0\, cga_genlock|adj_trg_left~0, schematic, 1
instance = comp, \cga_genlock|process_1:latch~0\, cga_genlock|\process_1:latch~0, schematic, 1
instance = comp, \cga_genlock|process_1:latch\, cga_genlock|\process_1:latch, schematic, 1
instance = comp, \cga_genlock|adj_trg_left~1\, cga_genlock|adj_trg_left~1, schematic, 1
instance = comp, \cga_genlock|adj_trg_left\, cga_genlock|adj_trg_left, schematic, 1
instance = comp, \RIGHT_BTN~input\, RIGHT_BTN~input, schematic, 1
instance = comp, \cga_genlock|Add2~4\, cga_genlock|Add2~4, schematic, 1
instance = comp, \cga_genlock|Add2~6\, cga_genlock|Add2~6, schematic, 1
instance = comp, \cga_genlock|Add2~41\, cga_genlock|Add2~41, schematic, 1
instance = comp, \cga_genlock|process_2:peak[3]\, cga_genlock|\process_2:peak[3], schematic, 1
instance = comp, \cga_genlock|Add2~8\, cga_genlock|Add2~8, schematic, 1
instance = comp, \cga_genlock|Add2~42\, cga_genlock|Add2~42, schematic, 1
instance = comp, \cga_genlock|process_2:peak[4]\, cga_genlock|\process_2:peak[4], schematic, 1
instance = comp, \cga_genlock|Add2~10\, cga_genlock|Add2~10, schematic, 1
instance = comp, \cga_genlock|Add2~43\, cga_genlock|Add2~43, schematic, 1
instance = comp, \cga_genlock|process_2:peak[5]\, cga_genlock|\process_2:peak[5], schematic, 1
instance = comp, \cga_genlock|Add2~12\, cga_genlock|Add2~12, schematic, 1
instance = comp, \cga_genlock|Add2~44\, cga_genlock|Add2~44, schematic, 1
instance = comp, \cga_genlock|process_2:peak[6]\, cga_genlock|\process_2:peak[6], schematic, 1
instance = comp, \cga_genlock|Add2~14\, cga_genlock|Add2~14, schematic, 1
instance = comp, \cga_genlock|Add2~45\, cga_genlock|Add2~45, schematic, 1
instance = comp, \cga_genlock|process_2:peak[7]\, cga_genlock|\process_2:peak[7], schematic, 1
instance = comp, \cga_genlock|Add2~16\, cga_genlock|Add2~16, schematic, 1
instance = comp, \cga_genlock|Add2~46\, cga_genlock|Add2~46, schematic, 1
instance = comp, \cga_genlock|process_2:peak[8]\, cga_genlock|\process_2:peak[8], schematic, 1
instance = comp, \cga_genlock|Add2~18\, cga_genlock|Add2~18, schematic, 1
instance = comp, \cga_genlock|Add2~47\, cga_genlock|Add2~47, schematic, 1
instance = comp, \cga_genlock|process_2:peak[9]\, cga_genlock|\process_2:peak[9], schematic, 1
instance = comp, \cga_genlock|Add2~20\, cga_genlock|Add2~20, schematic, 1
instance = comp, \cga_genlock|Add2~48\, cga_genlock|Add2~48, schematic, 1
instance = comp, \cga_genlock|process_2:peak[10]\, cga_genlock|\process_2:peak[10], schematic, 1
instance = comp, \cga_genlock|Add2~22\, cga_genlock|Add2~22, schematic, 1
instance = comp, \cga_genlock|Add2~49\, cga_genlock|Add2~49, schematic, 1
instance = comp, \cga_genlock|process_2:peak[11]\, cga_genlock|\process_2:peak[11], schematic, 1
instance = comp, \cga_genlock|Add2~24\, cga_genlock|Add2~24, schematic, 1
instance = comp, \cga_genlock|Add2~50\, cga_genlock|Add2~50, schematic, 1
instance = comp, \cga_genlock|process_2:peak[12]\, cga_genlock|\process_2:peak[12], schematic, 1
instance = comp, \cga_genlock|Add2~26\, cga_genlock|Add2~26, schematic, 1
instance = comp, \cga_genlock|Add2~51\, cga_genlock|Add2~51, schematic, 1
instance = comp, \cga_genlock|process_2:peak[13]\, cga_genlock|\process_2:peak[13], schematic, 1
instance = comp, \cga_genlock|Add2~28\, cga_genlock|Add2~28, schematic, 1
instance = comp, \cga_genlock|Add2~52\, cga_genlock|Add2~52, schematic, 1
instance = comp, \cga_genlock|process_2:peak[14]\, cga_genlock|\process_2:peak[14], schematic, 1
instance = comp, \cga_genlock|Add2~30\, cga_genlock|Add2~30, schematic, 1
instance = comp, \cga_genlock|Add2~53\, cga_genlock|Add2~53, schematic, 1
instance = comp, \cga_genlock|process_2:peak[15]\, cga_genlock|\process_2:peak[15], schematic, 1
instance = comp, \cga_genlock|Add2~32\, cga_genlock|Add2~32, schematic, 1
instance = comp, \cga_genlock|Add2~37\, cga_genlock|Add2~37, schematic, 1
instance = comp, \cga_genlock|process_2:peak[16]\, cga_genlock|\process_2:peak[16], schematic, 1
instance = comp, \cga_genlock|Add2~34\, cga_genlock|Add2~34, schematic, 1
instance = comp, \cga_genlock|Add2~36\, cga_genlock|Add2~36, schematic, 1
instance = comp, \cga_genlock|process_2:peak[17]\, cga_genlock|\process_2:peak[17], schematic, 1
instance = comp, \cga_genlock|process_2~0\, cga_genlock|process_2~0, schematic, 1
instance = comp, \cga_genlock|peak~4\, cga_genlock|peak~4, schematic, 1
instance = comp, \cga_genlock|Add2~38\, cga_genlock|Add2~38, schematic, 1
instance = comp, \cga_genlock|process_2:peak[0]\, cga_genlock|\process_2:peak[0], schematic, 1
instance = comp, \cga_genlock|Add2~0\, cga_genlock|Add2~0, schematic, 1
instance = comp, \cga_genlock|Add2~2\, cga_genlock|Add2~2, schematic, 1
instance = comp, \cga_genlock|Add2~39\, cga_genlock|Add2~39, schematic, 1
instance = comp, \cga_genlock|process_2:peak[1]\, cga_genlock|\process_2:peak[1], schematic, 1
instance = comp, \cga_genlock|Add2~40\, cga_genlock|Add2~40, schematic, 1
instance = comp, \cga_genlock|process_2:peak[2]\, cga_genlock|\process_2:peak[2], schematic, 1
instance = comp, \cga_genlock|LessThan2~0\, cga_genlock|LessThan2~0, schematic, 1
instance = comp, \cga_genlock|LessThan2~3\, cga_genlock|LessThan2~3, schematic, 1
instance = comp, \cga_genlock|LessThan2~2\, cga_genlock|LessThan2~2, schematic, 1
instance = comp, \cga_genlock|LessThan2~1\, cga_genlock|LessThan2~1, schematic, 1
instance = comp, \cga_genlock|LessThan2~4\, cga_genlock|LessThan2~4, schematic, 1
instance = comp, \cga_genlock|adj_trg_right~0\, cga_genlock|adj_trg_right~0, schematic, 1
instance = comp, \cga_genlock|process_2:latch~0\, cga_genlock|\process_2:latch~0, schematic, 1
instance = comp, \cga_genlock|process_2:latch\, cga_genlock|\process_2:latch, schematic, 1
instance = comp, \cga_genlock|adj_trg_right~1\, cga_genlock|adj_trg_right~1, schematic, 1
instance = comp, \cga_genlock|adj_trg_right\, cga_genlock|adj_trg_right, schematic, 1
instance = comp, \cga_genlock|Add8~2\, cga_genlock|Add8~2, schematic, 1
instance = comp, \cga_genlock|adj_x[1]\, cga_genlock|adj_x[1], schematic, 1
instance = comp, \cga_genlock|Add8~4\, cga_genlock|Add8~4, schematic, 1
instance = comp, \cga_genlock|adj_x[2]\, cga_genlock|adj_x[2], schematic, 1
instance = comp, \cga_genlock|Add8~6\, cga_genlock|Add8~6, schematic, 1
instance = comp, \cga_genlock|adj_x[3]~3\, cga_genlock|adj_x[3]~3, schematic, 1
instance = comp, \cga_genlock|adj_x[3]\, cga_genlock|adj_x[3], schematic, 1
instance = comp, \cga_genlock|Add8~8\, cga_genlock|Add8~8, schematic, 1
instance = comp, \cga_genlock|adj_x[4]\, cga_genlock|adj_x[4], schematic, 1
instance = comp, \cga_genlock|adj_x~1\, cga_genlock|adj_x~1, schematic, 1
instance = comp, \cga_genlock|adj_x~0\, cga_genlock|adj_x~0, schematic, 1
instance = comp, \cga_genlock|adj_x~2\, cga_genlock|adj_x~2, schematic, 1
instance = comp, \cga_genlock|adj_x[0]\, cga_genlock|adj_x[0], schematic, 1
instance = comp, \cga_genlock|adjust_x[0]~feeder\, cga_genlock|adjust_x[0]~feeder, schematic, 1
instance = comp, \cga_genlock|adjust_x[0]\, cga_genlock|adjust_x[0], schematic, 1
instance = comp, \cga_vga_video|start_col[0]\, cga_vga_video|start_col[0], schematic, 1
instance = comp, \cga_vga_video|Equal3~0\, cga_vga_video|Equal3~0, schematic, 1
instance = comp, \cga_vga_video|Equal3~2\, cga_vga_video|Equal3~2, schematic, 1
instance = comp, \cga_vga_video|LessThan4~0\, cga_vga_video|LessThan4~0, schematic, 1
instance = comp, \cga_vga_video|LessThan4~1\, cga_vga_video|LessThan4~1, schematic, 1
instance = comp, \cga_vga_video|LessThan4~2\, cga_vga_video|LessThan4~2, schematic, 1
instance = comp, \cga_vga_video|Add2~29\, cga_vga_video|Add2~29, schematic, 1
instance = comp, \cga_vga_video|col_number[0]\, cga_vga_video|col_number[0], schematic, 1
instance = comp, \cga_sram|load_col[8]~0\, cga_sram|load_col[8]~0, schematic, 1
instance = comp, \cga_sram|load_col[5]\, cga_sram|load_col[5], schematic, 1
instance = comp, \cga_sram|load_col[6]\, cga_sram|load_col[6], schematic, 1
instance = comp, \cga_sram|load_col[4]\, cga_sram|load_col[4], schematic, 1
instance = comp, \cga_sram|load_col[0]~feeder\, cga_sram|load_col[0]~feeder, schematic, 1
instance = comp, \cga_sram|load_col[0]\, cga_sram|load_col[0], schematic, 1
instance = comp, \cga_sram|load_col[2]~feeder\, cga_sram|load_col[2]~feeder, schematic, 1
instance = comp, \cga_sram|load_col[2]\, cga_sram|load_col[2], schematic, 1
instance = comp, \cga_sram|load_col[3]\, cga_sram|load_col[3], schematic, 1
instance = comp, \cga_sram|load_col[1]~feeder\, cga_sram|load_col[1]~feeder, schematic, 1
instance = comp, \cga_sram|load_col[1]\, cga_sram|load_col[1], schematic, 1
instance = comp, \cga_ram_out|process_0~0\, cga_ram_out|process_0~0, schematic, 1
instance = comp, \cga_ram_out|process_0~1\, cga_ram_out|process_0~1, schematic, 1
instance = comp, \cga_sram|load_col[8]~feeder\, cga_sram|load_col[8]~feeder, schematic, 1
instance = comp, \cga_sram|load_col[8]\, cga_sram|load_col[8], schematic, 1
instance = comp, \cga_sram|load_col[7]\, cga_sram|load_col[7], schematic, 1
instance = comp, \cga_sram|wren\, cga_sram|wren, schematic, 1
instance = comp, \cga_ram_out|process_0~2\, cga_ram_out|process_0~2, schematic, 1
instance = comp, \SRAM_DQ0~input\, SRAM_DQ0~input, schematic, 1
instance = comp, \cga_sram|pixel_out[0]~0\, cga_sram|pixel_out[0]~0, schematic, 1
instance = comp, \cga_sram|pixel_out[0]\, cga_sram|pixel_out[0], schematic, 1
instance = comp, \cga_genlock|adjust_x[1]~feeder\, cga_genlock|adjust_x[1]~feeder, schematic, 1
instance = comp, \cga_genlock|adjust_x[1]\, cga_genlock|adjust_x[1], schematic, 1
instance = comp, \cga_vga_video|start_col[1]\, cga_vga_video|start_col[1], schematic, 1
instance = comp, \cga_vga_video|col_number[1]\, cga_vga_video|col_number[1], schematic, 1
instance = comp, \cga_vga_video|Add2~0\, cga_vga_video|Add2~0, schematic, 1
instance = comp, \cga_vga_video|Add2~2\, cga_vga_video|Add2~2, schematic, 1
instance = comp, \cga_vga_video|Add2~4\, cga_vga_video|Add2~4, schematic, 1
instance = comp, \cga_genlock|adjust_x[2]~feeder\, cga_genlock|adjust_x[2]~feeder, schematic, 1
instance = comp, \cga_genlock|adjust_x[2]\, cga_genlock|adjust_x[2], schematic, 1
instance = comp, \cga_vga_video|start_col[2]\, cga_vga_video|start_col[2], schematic, 1
instance = comp, \cga_vga_video|col_number[2]\, cga_vga_video|col_number[2], schematic, 1
instance = comp, \cga_vga_video|Add2~5\, cga_vga_video|Add2~5, schematic, 1
instance = comp, \cga_vga_video|Add2~7\, cga_vga_video|Add2~7, schematic, 1
instance = comp, \cga_genlock|adjust_x[3]~0\, cga_genlock|adjust_x[3]~0, schematic, 1
instance = comp, \cga_genlock|adjust_x[3]\, cga_genlock|adjust_x[3], schematic, 1
instance = comp, \cga_vga_video|start_col[3]\, cga_vga_video|start_col[3], schematic, 1
instance = comp, \cga_vga_video|col_number[3]\, cga_vga_video|col_number[3], schematic, 1
instance = comp, \cga_vga_video|Add2~8\, cga_vga_video|Add2~8, schematic, 1
instance = comp, \cga_vga_video|Add2~10\, cga_vga_video|Add2~10, schematic, 1
instance = comp, \cga_vga_video|col_number[4]\, cga_vga_video|col_number[4], schematic, 1
instance = comp, \cga_vga_video|Add2~11\, cga_vga_video|Add2~11, schematic, 1
instance = comp, \cga_genlock|adjust_x[4]~feeder\, cga_genlock|adjust_x[4]~feeder, schematic, 1
instance = comp, \cga_genlock|adjust_x[4]\, cga_genlock|adjust_x[4], schematic, 1
instance = comp, \cga_vga_video|start_col[4]\, cga_vga_video|start_col[4], schematic, 1
instance = comp, \cga_vga_video|Add2~13\, cga_vga_video|Add2~13, schematic, 1
instance = comp, \cga_vga_video|col_number[5]\, cga_vga_video|col_number[5], schematic, 1
instance = comp, \cga_vga_video|Add2~14\, cga_vga_video|Add2~14, schematic, 1
instance = comp, \cga_vga_video|Add2~16\, cga_vga_video|Add2~16, schematic, 1
instance = comp, \cga_vga_video|col_number[6]\, cga_vga_video|col_number[6], schematic, 1
instance = comp, \cga_vga_video|Add2~17\, cga_vga_video|Add2~17, schematic, 1
instance = comp, \cga_vga_video|Add2~19\, cga_vga_video|Add2~19, schematic, 1
instance = comp, \cga_vga_video|col_number[7]\, cga_vga_video|col_number[7], schematic, 1
instance = comp, \cga_vga_video|Add2~20\, cga_vga_video|Add2~20, schematic, 1
instance = comp, \cga_vga_video|Add2~22\, cga_vga_video|Add2~22, schematic, 1
instance = comp, \cga_vga_video|col_number[8]\, cga_vga_video|col_number[8], schematic, 1
instance = comp, \cga_vga_video|Add2~23\, cga_vga_video|Add2~23, schematic, 1
instance = comp, \cga_vga_video|Add2~25\, cga_vga_video|Add2~25, schematic, 1
instance = comp, \cga_vga_video|col_number[9]\, cga_vga_video|col_number[9], schematic, 1
instance = comp, \cga_vga_video|Add2~26\, cga_vga_video|Add2~26, schematic, 1
instance = comp, \cga_vga_video|Add2~28\, cga_vga_video|Add2~28, schematic, 1
instance = comp, \SRAM_DQ1~input\, SRAM_DQ1~input, schematic, 1
instance = comp, \cga_sram|pixel_out[1]\, cga_sram|pixel_out[1], schematic, 1
instance = comp, \SRAM_DQ2~input\, SRAM_DQ2~input, schematic, 1
instance = comp, \cga_sram|pixel_out[2]~feeder\, cga_sram|pixel_out[2]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[2]\, cga_sram|pixel_out[2], schematic, 1
instance = comp, \SRAM_DQ3~input\, SRAM_DQ3~input, schematic, 1
instance = comp, \cga_sram|pixel_out[3]~feeder\, cga_sram|pixel_out[3]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[3]\, cga_sram|pixel_out[3], schematic, 1
instance = comp, \SRAM_DQ4~input\, SRAM_DQ4~input, schematic, 1
instance = comp, \cga_sram|pixel_out[4]~feeder\, cga_sram|pixel_out[4]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[4]\, cga_sram|pixel_out[4], schematic, 1
instance = comp, \SRAM_DQ5~input\, SRAM_DQ5~input, schematic, 1
instance = comp, \cga_sram|pixel_out[5]~feeder\, cga_sram|pixel_out[5]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[5]\, cga_sram|pixel_out[5], schematic, 1
instance = comp, \SRAM_DQ8~input\, SRAM_DQ8~input, schematic, 1
instance = comp, \cga_sram|pixel_out[8]~feeder\, cga_sram|pixel_out[8]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[8]\, cga_sram|pixel_out[8], schematic, 1
instance = comp, \SRAM_DQ9~input\, SRAM_DQ9~input, schematic, 1
instance = comp, \cga_sram|pixel_out[9]\, cga_sram|pixel_out[9], schematic, 1
instance = comp, \SRAM_DQ10~input\, SRAM_DQ10~input, schematic, 1
instance = comp, \cga_sram|pixel_out[10]~feeder\, cga_sram|pixel_out[10]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[10]\, cga_sram|pixel_out[10], schematic, 1
instance = comp, \SRAM_DQ11~input\, SRAM_DQ11~input, schematic, 1
instance = comp, \cga_sram|pixel_out[11]\, cga_sram|pixel_out[11], schematic, 1
instance = comp, \SRAM_DQ12~input\, SRAM_DQ12~input, schematic, 1
instance = comp, \cga_sram|pixel_out[12]\, cga_sram|pixel_out[12], schematic, 1
instance = comp, \SRAM_DQ13~input\, SRAM_DQ13~input, schematic, 1
instance = comp, \cga_sram|pixel_out[13]~feeder\, cga_sram|pixel_out[13]~feeder, schematic, 1
instance = comp, \cga_sram|pixel_out[13]\, cga_sram|pixel_out[13], schematic, 1
instance = comp, \cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0\, cga_ram_out|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \cga_ram_out|q~0\, cga_ram_out|q~0, schematic, 1
instance = comp, \cga_ram_out|LessThan1~0\, cga_ram_out|LessThan1~0, schematic, 1
instance = comp, \cga_ram_out|LessThan1~1\, cga_ram_out|LessThan1~1, schematic, 1
instance = comp, \cga_ram_out|LessThan1~2\, cga_ram_out|LessThan1~2, schematic, 1
instance = comp, \cga_ram_out|q[4]\, cga_ram_out|q[4], schematic, 1
instance = comp, \cga_ram_out|q~1\, cga_ram_out|q~1, schematic, 1
instance = comp, \cga_ram_out|q[5]\, cga_ram_out|q[5], schematic, 1
instance = comp, \cga_sync_level|no_video~0\, cga_sync_level|no_video~0, schematic, 1
instance = comp, \cga_sync_level|no_video\, cga_sync_level|no_video, schematic, 1
instance = comp, \cga_vga_video|LessThan6~0\, cga_vga_video|LessThan6~0, schematic, 1
instance = comp, \cga_vga_video|process_10~0\, cga_vga_video|process_10~0, schematic, 1
instance = comp, \cga_vga_video|Add3~18\, cga_vga_video|Add3~18, schematic, 1
instance = comp, \cga_vga_video|row_number[9]~11\, cga_vga_video|row_number[9]~11, schematic, 1
instance = comp, \cga_vga_video|row_number[9]\, cga_vga_video|row_number[9], schematic, 1
instance = comp, \cga_genlock|row_number[9]~29\, cga_genlock|row_number[9]~29, schematic, 1
instance = comp, \cga_genlock|row_number[9]\, cga_genlock|row_number[9], schematic, 1
instance = comp, \cga_genlock|max_row[9]~0\, cga_genlock|max_row[9]~0, schematic, 1
instance = comp, \cga_genlock|max_row[9]\, cga_genlock|max_row[9], schematic, 1
instance = comp, \cga_genlock|max_row[8]\, cga_genlock|max_row[8], schematic, 1
instance = comp, \cga_genlock|max_row[7]\, cga_genlock|max_row[7], schematic, 1
instance = comp, \cga_genlock|max_row[6]\, cga_genlock|max_row[6], schematic, 1
instance = comp, \cga_genlock|max_row[5]\, cga_genlock|max_row[5], schematic, 1
instance = comp, \cga_genlock|max_row[4]\, cga_genlock|max_row[4], schematic, 1
instance = comp, \cga_genlock|max_row[3]\, cga_genlock|max_row[3], schematic, 1
instance = comp, \cga_genlock|max_row[2]\, cga_genlock|max_row[2], schematic, 1
instance = comp, \cga_genlock|max_row[1]\, cga_genlock|max_row[1], schematic, 1
instance = comp, \cga_genlock|max_row[0]\, cga_genlock|max_row[0], schematic, 1
instance = comp, \cga_vga_video|LessThan8~1\, cga_vga_video|LessThan8~1, schematic, 1
instance = comp, \cga_vga_video|LessThan8~3\, cga_vga_video|LessThan8~3, schematic, 1
instance = comp, \cga_vga_video|LessThan8~5\, cga_vga_video|LessThan8~5, schematic, 1
instance = comp, \cga_vga_video|LessThan8~7\, cga_vga_video|LessThan8~7, schematic, 1
instance = comp, \cga_vga_video|LessThan8~9\, cga_vga_video|LessThan8~9, schematic, 1
instance = comp, \cga_vga_video|LessThan8~11\, cga_vga_video|LessThan8~11, schematic, 1
instance = comp, \cga_vga_video|LessThan8~13\, cga_vga_video|LessThan8~13, schematic, 1
instance = comp, \cga_vga_video|LessThan8~15\, cga_vga_video|LessThan8~15, schematic, 1
instance = comp, \cga_vga_video|LessThan8~17\, cga_vga_video|LessThan8~17, schematic, 1
instance = comp, \cga_vga_video|LessThan8~18\, cga_vga_video|LessThan8~18, schematic, 1
instance = comp, \cga_vga_video|LessThan7~2\, cga_vga_video|LessThan7~2, schematic, 1
instance = comp, \cga_vga_video|process_10~1\, cga_vga_video|process_10~1, schematic, 1
instance = comp, \cga_vga_video|videov\, cga_vga_video|videov, schematic, 1
instance = comp, \cga_genlock|hcount[0]~14\, cga_genlock|hcount[0]~14, schematic, 1
instance = comp, \cga_genlock|hcount[0]\, cga_genlock|hcount[0], schematic, 1
instance = comp, \cga_genlock|hcount[1]~16\, cga_genlock|hcount[1]~16, schematic, 1
instance = comp, \cga_genlock|hcount[1]\, cga_genlock|hcount[1], schematic, 1
instance = comp, \cga_genlock|hcount[2]~18\, cga_genlock|hcount[2]~18, schematic, 1
instance = comp, \cga_genlock|hcount[2]\, cga_genlock|hcount[2], schematic, 1
instance = comp, \cga_genlock|Equal0~0\, cga_genlock|Equal0~0, schematic, 1
instance = comp, \cga_genlock|hcount[3]~20\, cga_genlock|hcount[3]~20, schematic, 1
instance = comp, \cga_genlock|hcount[3]\, cga_genlock|hcount[3], schematic, 1
instance = comp, \cga_genlock|hcount[4]~22\, cga_genlock|hcount[4]~22, schematic, 1
instance = comp, \cga_genlock|hcount[4]\, cga_genlock|hcount[4], schematic, 1
instance = comp, \cga_genlock|hcount[5]~24\, cga_genlock|hcount[5]~24, schematic, 1
instance = comp, \cga_genlock|hcount[5]\, cga_genlock|hcount[5], schematic, 1
instance = comp, \cga_genlock|hcount[6]~26\, cga_genlock|hcount[6]~26, schematic, 1
instance = comp, \cga_genlock|hcount[6]\, cga_genlock|hcount[6], schematic, 1
instance = comp, \cga_genlock|hcount[7]~28\, cga_genlock|hcount[7]~28, schematic, 1
instance = comp, \cga_genlock|hcount[7]\, cga_genlock|hcount[7], schematic, 1
instance = comp, \cga_genlock|hcount[8]~30\, cga_genlock|hcount[8]~30, schematic, 1
instance = comp, \cga_genlock|hcount[8]\, cga_genlock|hcount[8], schematic, 1
instance = comp, \cga_genlock|hcount[9]~32\, cga_genlock|hcount[9]~32, schematic, 1
instance = comp, \cga_genlock|hcount[9]\, cga_genlock|hcount[9], schematic, 1
instance = comp, \cga_genlock|hcount[10]~34\, cga_genlock|hcount[10]~34, schematic, 1
instance = comp, \cga_genlock|hcount[10]\, cga_genlock|hcount[10], schematic, 1
instance = comp, \cga_genlock|hcount[11]~36\, cga_genlock|hcount[11]~36, schematic, 1
instance = comp, \cga_genlock|hcount[11]\, cga_genlock|hcount[11], schematic, 1
instance = comp, \cga_genlock|hcount[12]~38\, cga_genlock|hcount[12]~38, schematic, 1
instance = comp, \cga_genlock|hcount[12]\, cga_genlock|hcount[12], schematic, 1
instance = comp, \cga_genlock|hcount[13]~40\, cga_genlock|hcount[13]~40, schematic, 1
instance = comp, \cga_genlock|hcount[13]\, cga_genlock|hcount[13], schematic, 1
instance = comp, \cga_genlock|LessThan12~0\, cga_genlock|LessThan12~0, schematic, 1
instance = comp, \cga_genlock|process_13~0\, cga_genlock|process_13~0, schematic, 1
instance = comp, \cga_genlock|process_13~1\, cga_genlock|process_13~1, schematic, 1
instance = comp, \cga_genlock|process_13~2\, cga_genlock|process_13~2, schematic, 1
instance = comp, \cga_genlock|process_13~3\, cga_genlock|process_13~3, schematic, 1
instance = comp, \cga_genlock|Add15~0\, cga_genlock|Add15~0, schematic, 1
instance = comp, \cga_genlock|col_number[0]\, cga_genlock|col_number[0], schematic, 1
instance = comp, \cga_genlock|Add15~2\, cga_genlock|Add15~2, schematic, 1
instance = comp, \cga_genlock|col_number[1]\, cga_genlock|col_number[1], schematic, 1
instance = comp, \cga_genlock|Add15~4\, cga_genlock|Add15~4, schematic, 1
instance = comp, \cga_genlock|col_number[2]\, cga_genlock|col_number[2], schematic, 1
instance = comp, \cga_genlock|Add15~6\, cga_genlock|Add15~6, schematic, 1
instance = comp, \cga_genlock|col_number[3]\, cga_genlock|col_number[3], schematic, 1
instance = comp, \cga_genlock|Add15~8\, cga_genlock|Add15~8, schematic, 1
instance = comp, \cga_genlock|col_number[4]\, cga_genlock|col_number[4], schematic, 1
instance = comp, \cga_genlock|Add15~10\, cga_genlock|Add15~10, schematic, 1
instance = comp, \cga_genlock|col_number[5]\, cga_genlock|col_number[5], schematic, 1
instance = comp, \cga_genlock|Add15~12\, cga_genlock|Add15~12, schematic, 1
instance = comp, \cga_genlock|col_number[6]\, cga_genlock|col_number[6], schematic, 1
instance = comp, \cga_genlock|Add15~14\, cga_genlock|Add15~14, schematic, 1
instance = comp, \cga_genlock|col_number[7]\, cga_genlock|col_number[7], schematic, 1
instance = comp, \cga_genlock|Add15~16\, cga_genlock|Add15~16, schematic, 1
instance = comp, \cga_genlock|col_number[8]\, cga_genlock|col_number[8], schematic, 1
instance = comp, \cga_genlock|Add15~18\, cga_genlock|Add15~18, schematic, 1
instance = comp, \cga_genlock|col_number[9]\, cga_genlock|col_number[9], schematic, 1
instance = comp, \cga_genlock|max_col[9]\, cga_genlock|max_col[9], schematic, 1
instance = comp, \cga_genlock|max_col~0\, cga_genlock|max_col~0, schematic, 1
instance = comp, \cga_genlock|max_col[8]\, cga_genlock|max_col[8], schematic, 1
instance = comp, \cga_genlock|LessThan9~1\, cga_genlock|LessThan9~1, schematic, 1
instance = comp, \cga_genlock|LessThan9~0\, cga_genlock|LessThan9~0, schematic, 1
instance = comp, \cga_genlock|LessThan9~2\, cga_genlock|LessThan9~2, schematic, 1
instance = comp, \cga_genlock|max_col~1\, cga_genlock|max_col~1, schematic, 1
instance = comp, \cga_genlock|max_col[7]\, cga_genlock|max_col[7], schematic, 1
instance = comp, \cga_genlock|max_col~2\, cga_genlock|max_col~2, schematic, 1
instance = comp, \cga_genlock|max_col[6]\, cga_genlock|max_col[6], schematic, 1
instance = comp, \cga_genlock|max_col~3\, cga_genlock|max_col~3, schematic, 1
instance = comp, \cga_genlock|max_col[5]\, cga_genlock|max_col[5], schematic, 1
instance = comp, \cga_genlock|max_col~4\, cga_genlock|max_col~4, schematic, 1
instance = comp, \cga_genlock|max_col[4]\, cga_genlock|max_col[4], schematic, 1
instance = comp, \cga_genlock|max_col~5\, cga_genlock|max_col~5, schematic, 1
instance = comp, \cga_genlock|max_col[3]\, cga_genlock|max_col[3], schematic, 1
instance = comp, \cga_genlock|max_col~6\, cga_genlock|max_col~6, schematic, 1
instance = comp, \cga_genlock|max_col[2]\, cga_genlock|max_col[2], schematic, 1
instance = comp, \cga_genlock|max_col~7\, cga_genlock|max_col~7, schematic, 1
instance = comp, \cga_genlock|max_col[1]\, cga_genlock|max_col[1], schematic, 1
instance = comp, \cga_vga_video|Add4~1\, cga_vga_video|Add4~1, schematic, 1
instance = comp, \cga_vga_video|Add4~2\, cga_vga_video|Add4~2, schematic, 1
instance = comp, \cga_vga_video|Add4~4\, cga_vga_video|Add4~4, schematic, 1
instance = comp, \cga_vga_video|Add4~6\, cga_vga_video|Add4~6, schematic, 1
instance = comp, \cga_vga_video|Add4~8\, cga_vga_video|Add4~8, schematic, 1
instance = comp, \cga_vga_video|Add4~10\, cga_vga_video|Add4~10, schematic, 1
instance = comp, \cga_vga_video|Add4~12\, cga_vga_video|Add4~12, schematic, 1
instance = comp, \cga_vga_video|Add4~14\, cga_vga_video|Add4~14, schematic, 1
instance = comp, \cga_vga_video|Add4~16\, cga_vga_video|Add4~16, schematic, 1
instance = comp, \cga_genlock|max_col~8\, cga_genlock|max_col~8, schematic, 1
instance = comp, \cga_genlock|max_col[0]\, cga_genlock|max_col[0], schematic, 1
instance = comp, \cga_vga_video|LessThan9~1\, cga_vga_video|LessThan9~1, schematic, 1
instance = comp, \cga_vga_video|LessThan9~3\, cga_vga_video|LessThan9~3, schematic, 1
instance = comp, \cga_vga_video|LessThan9~5\, cga_vga_video|LessThan9~5, schematic, 1
instance = comp, \cga_vga_video|LessThan9~7\, cga_vga_video|LessThan9~7, schematic, 1
instance = comp, \cga_vga_video|LessThan9~9\, cga_vga_video|LessThan9~9, schematic, 1
instance = comp, \cga_vga_video|LessThan9~11\, cga_vga_video|LessThan9~11, schematic, 1
instance = comp, \cga_vga_video|LessThan9~13\, cga_vga_video|LessThan9~13, schematic, 1
instance = comp, \cga_vga_video|LessThan9~15\, cga_vga_video|LessThan9~15, schematic, 1
instance = comp, \cga_vga_video|LessThan9~17\, cga_vga_video|LessThan9~17, schematic, 1
instance = comp, \cga_vga_video|LessThan9~18\, cga_vga_video|LessThan9~18, schematic, 1
instance = comp, \cga_vga_video|process_11~0\, cga_vga_video|process_11~0, schematic, 1
instance = comp, \cga_vga_video|videoh\, cga_vga_video|videoh, schematic, 1
instance = comp, \cga_vga_video|blank~0\, cga_vga_video|blank~0, schematic, 1
instance = comp, \cga_vga_video|blank\, cga_vga_video|blank, schematic, 1
instance = comp, \cga_vga_video|RESULT~12\, cga_vga_video|RESULT~12, schematic, 1
instance = comp, \cga_vga_video|r_out[0]~reg0\, cga_vga_video|r_out[0]~reg0, schematic, 1
instance = comp, \hgc_vga_video|r_out[0]~enfeeder\, hgc_vga_video|r_out[0]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|r_out[0]~en\, hgc_vga_video|r_out[0]~en, schematic, 1
instance = comp, \hgc_sram|load_col[8]~feeder\, hgc_sram|load_col[8]~feeder, schematic, 1
instance = comp, \hgc_sram|load_col[8]~1\, hgc_sram|load_col[8]~1, schematic, 1
instance = comp, \hgc_sram|load_col[8]\, hgc_sram|load_col[8], schematic, 1
instance = comp, \hgc_sram|wren\, hgc_sram|wren, schematic, 1
instance = comp, \hgc_sram|load_col[7]\, hgc_sram|load_col[7], schematic, 1
instance = comp, \hgc_sram|load_col[2]~feeder\, hgc_sram|load_col[2]~feeder, schematic, 1
instance = comp, \hgc_sram|load_col[2]\, hgc_sram|load_col[2], schematic, 1
instance = comp, \hgc_sram|load_col[0]~feeder\, hgc_sram|load_col[0]~feeder, schematic, 1
instance = comp, \hgc_sram|load_col[0]\, hgc_sram|load_col[0], schematic, 1
instance = comp, \hgc_sram|load_col[3]\, hgc_sram|load_col[3], schematic, 1
instance = comp, \hgc_sram|load_col[1]~feeder\, hgc_sram|load_col[1]~feeder, schematic, 1
instance = comp, \hgc_sram|load_col[1]\, hgc_sram|load_col[1], schematic, 1
instance = comp, \hgc_ram_out|process_0~0\, hgc_ram_out|process_0~0, schematic, 1
instance = comp, \hgc_sram|load_col[5]~feeder\, hgc_sram|load_col[5]~feeder, schematic, 1
instance = comp, \hgc_sram|load_col[5]\, hgc_sram|load_col[5], schematic, 1
instance = comp, \hgc_sram|load_col[4]\, hgc_sram|load_col[4], schematic, 1
instance = comp, \hgc_sram|load_col[6]~feeder\, hgc_sram|load_col[6]~feeder, schematic, 1
instance = comp, \hgc_sram|load_col[6]\, hgc_sram|load_col[6], schematic, 1
instance = comp, \hgc_ram_out|process_0~1\, hgc_ram_out|process_0~1, schematic, 1
instance = comp, \hgc_ram_out|process_0~2\, hgc_ram_out|process_0~2, schematic, 1
instance = comp, \hgc_sram|pixel_out[0]~0\, hgc_sram|pixel_out[0]~0, schematic, 1
instance = comp, \hgc_sram|pixel_out[0]\, hgc_sram|pixel_out[0], schematic, 1
instance = comp, \hgc_vga_video|Equal3~0\, hgc_vga_video|Equal3~0, schematic, 1
instance = comp, \hgc_vga_video|Equal3~1\, hgc_vga_video|Equal3~1, schematic, 1
instance = comp, \hgc_vga_video|col_number[1]\, hgc_vga_video|col_number[1], schematic, 1
instance = comp, \hgc_vga_video|LessThan4~1\, hgc_vga_video|LessThan4~1, schematic, 1
instance = comp, \hgc_vga_video|LessThan4~0\, hgc_vga_video|LessThan4~0, schematic, 1
instance = comp, \hgc_vga_video|LessThan4~2\, hgc_vga_video|LessThan4~2, schematic, 1
instance = comp, \hgc_vga_video|LessThan4~3\, hgc_vga_video|LessThan4~3, schematic, 1
instance = comp, \hgc_genlock|Add8~0\, hgc_genlock|Add8~0, schematic, 1
instance = comp, \hgc_genlock|process_1~0\, hgc_genlock|process_1~0, schematic, 1
instance = comp, \hgc_genlock|Add1~38\, hgc_genlock|Add1~38, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[0]\, hgc_genlock|\process_1:peak[0], schematic, 1
instance = comp, \hgc_genlock|Add1~0\, hgc_genlock|Add1~0, schematic, 1
instance = comp, \hgc_genlock|Add1~2\, hgc_genlock|Add1~2, schematic, 1
instance = comp, \hgc_genlock|Add1~39\, hgc_genlock|Add1~39, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[1]\, hgc_genlock|\process_1:peak[1], schematic, 1
instance = comp, \hgc_genlock|Add1~4\, hgc_genlock|Add1~4, schematic, 1
instance = comp, \hgc_genlock|Add1~40\, hgc_genlock|Add1~40, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[2]\, hgc_genlock|\process_1:peak[2], schematic, 1
instance = comp, \hgc_genlock|Add1~6\, hgc_genlock|Add1~6, schematic, 1
instance = comp, \hgc_genlock|Add1~41\, hgc_genlock|Add1~41, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[3]\, hgc_genlock|\process_1:peak[3], schematic, 1
instance = comp, \hgc_genlock|Add1~8\, hgc_genlock|Add1~8, schematic, 1
instance = comp, \hgc_genlock|Add1~42\, hgc_genlock|Add1~42, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[4]\, hgc_genlock|\process_1:peak[4], schematic, 1
instance = comp, \hgc_genlock|Add1~10\, hgc_genlock|Add1~10, schematic, 1
instance = comp, \hgc_genlock|Add1~43\, hgc_genlock|Add1~43, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[5]\, hgc_genlock|\process_1:peak[5], schematic, 1
instance = comp, \hgc_genlock|Add1~12\, hgc_genlock|Add1~12, schematic, 1
instance = comp, \hgc_genlock|Add1~44\, hgc_genlock|Add1~44, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[6]\, hgc_genlock|\process_1:peak[6], schematic, 1
instance = comp, \hgc_genlock|Add1~14\, hgc_genlock|Add1~14, schematic, 1
instance = comp, \hgc_genlock|Add1~45\, hgc_genlock|Add1~45, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[7]\, hgc_genlock|\process_1:peak[7], schematic, 1
instance = comp, \hgc_genlock|Add1~16\, hgc_genlock|Add1~16, schematic, 1
instance = comp, \hgc_genlock|Add1~46\, hgc_genlock|Add1~46, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[8]\, hgc_genlock|\process_1:peak[8], schematic, 1
instance = comp, \hgc_genlock|Add1~18\, hgc_genlock|Add1~18, schematic, 1
instance = comp, \hgc_genlock|Add1~47\, hgc_genlock|Add1~47, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[9]\, hgc_genlock|\process_1:peak[9], schematic, 1
instance = comp, \hgc_genlock|Add1~20\, hgc_genlock|Add1~20, schematic, 1
instance = comp, \hgc_genlock|Add1~48\, hgc_genlock|Add1~48, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[10]\, hgc_genlock|\process_1:peak[10], schematic, 1
instance = comp, \hgc_genlock|Add1~22\, hgc_genlock|Add1~22, schematic, 1
instance = comp, \hgc_genlock|Add1~49\, hgc_genlock|Add1~49, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[11]\, hgc_genlock|\process_1:peak[11], schematic, 1
instance = comp, \hgc_genlock|LessThan1~2\, hgc_genlock|LessThan1~2, schematic, 1
instance = comp, \hgc_genlock|LessThan1~1\, hgc_genlock|LessThan1~1, schematic, 1
instance = comp, \hgc_genlock|Add1~24\, hgc_genlock|Add1~24, schematic, 1
instance = comp, \hgc_genlock|Add1~50\, hgc_genlock|Add1~50, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[12]\, hgc_genlock|\process_1:peak[12], schematic, 1
instance = comp, \hgc_genlock|Add1~26\, hgc_genlock|Add1~26, schematic, 1
instance = comp, \hgc_genlock|Add1~51\, hgc_genlock|Add1~51, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[13]\, hgc_genlock|\process_1:peak[13], schematic, 1
instance = comp, \hgc_genlock|Add1~28\, hgc_genlock|Add1~28, schematic, 1
instance = comp, \hgc_genlock|Add1~52\, hgc_genlock|Add1~52, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[14]\, hgc_genlock|\process_1:peak[14], schematic, 1
instance = comp, \hgc_genlock|LessThan1~3\, hgc_genlock|LessThan1~3, schematic, 1
instance = comp, \hgc_genlock|LessThan1~0\, hgc_genlock|LessThan1~0, schematic, 1
instance = comp, \hgc_genlock|LessThan1~4\, hgc_genlock|LessThan1~4, schematic, 1
instance = comp, \hgc_genlock|peak~3\, hgc_genlock|peak~3, schematic, 1
instance = comp, \hgc_genlock|Add1~30\, hgc_genlock|Add1~30, schematic, 1
instance = comp, \hgc_genlock|Add1~53\, hgc_genlock|Add1~53, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[15]\, hgc_genlock|\process_1:peak[15], schematic, 1
instance = comp, \hgc_genlock|Add1~32\, hgc_genlock|Add1~32, schematic, 1
instance = comp, \hgc_genlock|Add1~37\, hgc_genlock|Add1~37, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[16]\, hgc_genlock|\process_1:peak[16], schematic, 1
instance = comp, \hgc_genlock|Add1~34\, hgc_genlock|Add1~34, schematic, 1
instance = comp, \hgc_genlock|Add1~36\, hgc_genlock|Add1~36, schematic, 1
instance = comp, \hgc_genlock|process_1:peak[17]\, hgc_genlock|\process_1:peak[17], schematic, 1
instance = comp, \hgc_genlock|adj_trg_left~0\, hgc_genlock|adj_trg_left~0, schematic, 1
instance = comp, \hgc_genlock|process_1:latch~0\, hgc_genlock|\process_1:latch~0, schematic, 1
instance = comp, \hgc_genlock|process_1:latch\, hgc_genlock|\process_1:latch, schematic, 1
instance = comp, \hgc_genlock|adj_trg_left~1\, hgc_genlock|adj_trg_left~1, schematic, 1
instance = comp, \hgc_genlock|adj_trg_left\, hgc_genlock|adj_trg_left, schematic, 1
instance = comp, \hgc_genlock|Add8~2\, hgc_genlock|Add8~2, schematic, 1
instance = comp, \hgc_genlock|adj_x[1]\, hgc_genlock|adj_x[1], schematic, 1
instance = comp, \hgc_genlock|Add8~4\, hgc_genlock|Add8~4, schematic, 1
instance = comp, \hgc_genlock|adj_x[2]\, hgc_genlock|adj_x[2], schematic, 1
instance = comp, \hgc_genlock|Add8~6\, hgc_genlock|Add8~6, schematic, 1
instance = comp, \hgc_genlock|adj_x[3]~3\, hgc_genlock|adj_x[3]~3, schematic, 1
instance = comp, \hgc_genlock|adj_x[3]\, hgc_genlock|adj_x[3], schematic, 1
instance = comp, \hgc_genlock|adj_x~0\, hgc_genlock|adj_x~0, schematic, 1
instance = comp, \hgc_genlock|process_2~0\, hgc_genlock|process_2~0, schematic, 1
instance = comp, \hgc_genlock|Add2~38\, hgc_genlock|Add2~38, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[0]\, hgc_genlock|\process_2:peak[0], schematic, 1
instance = comp, \hgc_genlock|Add2~0\, hgc_genlock|Add2~0, schematic, 1
instance = comp, \hgc_genlock|Add2~2\, hgc_genlock|Add2~2, schematic, 1
instance = comp, \hgc_genlock|Add2~39\, hgc_genlock|Add2~39, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[1]\, hgc_genlock|\process_2:peak[1], schematic, 1
instance = comp, \hgc_genlock|Add2~4\, hgc_genlock|Add2~4, schematic, 1
instance = comp, \hgc_genlock|Add2~40\, hgc_genlock|Add2~40, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[2]\, hgc_genlock|\process_2:peak[2], schematic, 1
instance = comp, \hgc_genlock|Add2~6\, hgc_genlock|Add2~6, schematic, 1
instance = comp, \hgc_genlock|Add2~41\, hgc_genlock|Add2~41, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[3]\, hgc_genlock|\process_2:peak[3], schematic, 1
instance = comp, \hgc_genlock|Add2~8\, hgc_genlock|Add2~8, schematic, 1
instance = comp, \hgc_genlock|Add2~42\, hgc_genlock|Add2~42, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[4]\, hgc_genlock|\process_2:peak[4], schematic, 1
instance = comp, \hgc_genlock|Add2~10\, hgc_genlock|Add2~10, schematic, 1
instance = comp, \hgc_genlock|Add2~43\, hgc_genlock|Add2~43, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[5]\, hgc_genlock|\process_2:peak[5], schematic, 1
instance = comp, \hgc_genlock|Add2~12\, hgc_genlock|Add2~12, schematic, 1
instance = comp, \hgc_genlock|Add2~44\, hgc_genlock|Add2~44, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[6]\, hgc_genlock|\process_2:peak[6], schematic, 1
instance = comp, \hgc_genlock|Add2~14\, hgc_genlock|Add2~14, schematic, 1
instance = comp, \hgc_genlock|Add2~45\, hgc_genlock|Add2~45, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[7]\, hgc_genlock|\process_2:peak[7], schematic, 1
instance = comp, \hgc_genlock|Add2~16\, hgc_genlock|Add2~16, schematic, 1
instance = comp, \hgc_genlock|Add2~46\, hgc_genlock|Add2~46, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[8]\, hgc_genlock|\process_2:peak[8], schematic, 1
instance = comp, \hgc_genlock|Add2~18\, hgc_genlock|Add2~18, schematic, 1
instance = comp, \hgc_genlock|Add2~47\, hgc_genlock|Add2~47, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[9]\, hgc_genlock|\process_2:peak[9], schematic, 1
instance = comp, \hgc_genlock|Add2~20\, hgc_genlock|Add2~20, schematic, 1
instance = comp, \hgc_genlock|Add2~48\, hgc_genlock|Add2~48, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[10]\, hgc_genlock|\process_2:peak[10], schematic, 1
instance = comp, \hgc_genlock|Add2~22\, hgc_genlock|Add2~22, schematic, 1
instance = comp, \hgc_genlock|Add2~49\, hgc_genlock|Add2~49, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[11]\, hgc_genlock|\process_2:peak[11], schematic, 1
instance = comp, \hgc_genlock|Add2~24\, hgc_genlock|Add2~24, schematic, 1
instance = comp, \hgc_genlock|Add2~50\, hgc_genlock|Add2~50, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[12]\, hgc_genlock|\process_2:peak[12], schematic, 1
instance = comp, \hgc_genlock|Add2~26\, hgc_genlock|Add2~26, schematic, 1
instance = comp, \hgc_genlock|Add2~51\, hgc_genlock|Add2~51, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[13]\, hgc_genlock|\process_2:peak[13], schematic, 1
instance = comp, \hgc_genlock|Add2~28\, hgc_genlock|Add2~28, schematic, 1
instance = comp, \hgc_genlock|Add2~52\, hgc_genlock|Add2~52, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[14]\, hgc_genlock|\process_2:peak[14], schematic, 1
instance = comp, \hgc_genlock|Add2~30\, hgc_genlock|Add2~30, schematic, 1
instance = comp, \hgc_genlock|Add2~53\, hgc_genlock|Add2~53, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[15]\, hgc_genlock|\process_2:peak[15], schematic, 1
instance = comp, \hgc_genlock|Add2~32\, hgc_genlock|Add2~32, schematic, 1
instance = comp, \hgc_genlock|Add2~37\, hgc_genlock|Add2~37, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[16]\, hgc_genlock|\process_2:peak[16], schematic, 1
instance = comp, \hgc_genlock|LessThan2~3\, hgc_genlock|LessThan2~3, schematic, 1
instance = comp, \hgc_genlock|LessThan2~2\, hgc_genlock|LessThan2~2, schematic, 1
instance = comp, \hgc_genlock|LessThan2~1\, hgc_genlock|LessThan2~1, schematic, 1
instance = comp, \hgc_genlock|LessThan2~0\, hgc_genlock|LessThan2~0, schematic, 1
instance = comp, \hgc_genlock|LessThan2~4\, hgc_genlock|LessThan2~4, schematic, 1
instance = comp, \hgc_genlock|peak~4\, hgc_genlock|peak~4, schematic, 1
instance = comp, \hgc_genlock|Add2~34\, hgc_genlock|Add2~34, schematic, 1
instance = comp, \hgc_genlock|Add2~36\, hgc_genlock|Add2~36, schematic, 1
instance = comp, \hgc_genlock|process_2:peak[17]\, hgc_genlock|\process_2:peak[17], schematic, 1
instance = comp, \hgc_genlock|adj_trg_right~0\, hgc_genlock|adj_trg_right~0, schematic, 1
instance = comp, \hgc_genlock|process_2:latch~0\, hgc_genlock|\process_2:latch~0, schematic, 1
instance = comp, \hgc_genlock|process_2:latch\, hgc_genlock|\process_2:latch, schematic, 1
instance = comp, \hgc_genlock|adj_trg_right~1\, hgc_genlock|adj_trg_right~1, schematic, 1
instance = comp, \hgc_genlock|adj_trg_right\, hgc_genlock|adj_trg_right, schematic, 1
instance = comp, \hgc_genlock|Add8~8\, hgc_genlock|Add8~8, schematic, 1
instance = comp, \hgc_genlock|adj_x[4]\, hgc_genlock|adj_x[4], schematic, 1
instance = comp, \hgc_genlock|adj_x~1\, hgc_genlock|adj_x~1, schematic, 1
instance = comp, \hgc_genlock|adj_x~2\, hgc_genlock|adj_x~2, schematic, 1
instance = comp, \hgc_genlock|adj_x[0]\, hgc_genlock|adj_x[0], schematic, 1
instance = comp, \hgc_genlock|adjust_x[0]~feeder\, hgc_genlock|adjust_x[0]~feeder, schematic, 1
instance = comp, \hgc_genlock|adjust_x[0]\, hgc_genlock|adjust_x[0], schematic, 1
instance = comp, \hgc_vga_video|start_col[0]~feeder\, hgc_vga_video|start_col[0]~feeder, schematic, 1
instance = comp, \hgc_vga_video|start_col[0]\, hgc_vga_video|start_col[0], schematic, 1
instance = comp, \hgc_vga_video|Add2~29\, hgc_vga_video|Add2~29, schematic, 1
instance = comp, \hgc_vga_video|col_number[0]\, hgc_vga_video|col_number[0], schematic, 1
instance = comp, \hgc_vga_video|Add2~0\, hgc_vga_video|Add2~0, schematic, 1
instance = comp, \hgc_vga_video|Add2~2\, hgc_vga_video|Add2~2, schematic, 1
instance = comp, \hgc_genlock|adjust_x[1]\, hgc_genlock|adjust_x[1], schematic, 1
instance = comp, \hgc_vga_video|start_col[1]~feeder\, hgc_vga_video|start_col[1]~feeder, schematic, 1
instance = comp, \hgc_vga_video|start_col[1]\, hgc_vga_video|start_col[1], schematic, 1
instance = comp, \hgc_vga_video|Add2~4\, hgc_vga_video|Add2~4, schematic, 1
instance = comp, \hgc_genlock|adjust_x[2]~feeder\, hgc_genlock|adjust_x[2]~feeder, schematic, 1
instance = comp, \hgc_genlock|adjust_x[2]\, hgc_genlock|adjust_x[2], schematic, 1
instance = comp, \hgc_vga_video|start_col[2]\, hgc_vga_video|start_col[2], schematic, 1
instance = comp, \hgc_vga_video|col_number[2]\, hgc_vga_video|col_number[2], schematic, 1
instance = comp, \hgc_vga_video|Add2~5\, hgc_vga_video|Add2~5, schematic, 1
instance = comp, \hgc_vga_video|Add2~7\, hgc_vga_video|Add2~7, schematic, 1
instance = comp, \hgc_vga_video|col_number[3]\, hgc_vga_video|col_number[3], schematic, 1
instance = comp, \hgc_vga_video|Add2~8\, hgc_vga_video|Add2~8, schematic, 1
instance = comp, \hgc_genlock|adjust_x[3]~0\, hgc_genlock|adjust_x[3]~0, schematic, 1
instance = comp, \hgc_genlock|adjust_x[3]\, hgc_genlock|adjust_x[3], schematic, 1
instance = comp, \hgc_vga_video|start_col[3]\, hgc_vga_video|start_col[3], schematic, 1
instance = comp, \hgc_vga_video|Add2~10\, hgc_vga_video|Add2~10, schematic, 1
instance = comp, \hgc_genlock|adjust_x[4]~feeder\, hgc_genlock|adjust_x[4]~feeder, schematic, 1
instance = comp, \hgc_genlock|adjust_x[4]\, hgc_genlock|adjust_x[4], schematic, 1
instance = comp, \hgc_vga_video|start_col[4]\, hgc_vga_video|start_col[4], schematic, 1
instance = comp, \hgc_vga_video|col_number[4]\, hgc_vga_video|col_number[4], schematic, 1
instance = comp, \hgc_vga_video|Add2~11\, hgc_vga_video|Add2~11, schematic, 1
instance = comp, \hgc_vga_video|Add2~13\, hgc_vga_video|Add2~13, schematic, 1
instance = comp, \hgc_vga_video|col_number[5]\, hgc_vga_video|col_number[5], schematic, 1
instance = comp, \hgc_vga_video|Add2~14\, hgc_vga_video|Add2~14, schematic, 1
instance = comp, \hgc_vga_video|Add2~16\, hgc_vga_video|Add2~16, schematic, 1
instance = comp, \hgc_vga_video|col_number[6]\, hgc_vga_video|col_number[6], schematic, 1
instance = comp, \hgc_vga_video|Add2~17\, hgc_vga_video|Add2~17, schematic, 1
instance = comp, \hgc_vga_video|Add2~19\, hgc_vga_video|Add2~19, schematic, 1
instance = comp, \hgc_vga_video|col_number[7]\, hgc_vga_video|col_number[7], schematic, 1
instance = comp, \hgc_vga_video|Add2~20\, hgc_vga_video|Add2~20, schematic, 1
instance = comp, \hgc_vga_video|Add2~22\, hgc_vga_video|Add2~22, schematic, 1
instance = comp, \hgc_vga_video|col_number[8]\, hgc_vga_video|col_number[8], schematic, 1
instance = comp, \hgc_vga_video|Add2~23\, hgc_vga_video|Add2~23, schematic, 1
instance = comp, \hgc_vga_video|Add2~25\, hgc_vga_video|Add2~25, schematic, 1
instance = comp, \hgc_vga_video|col_number[9]\, hgc_vga_video|col_number[9], schematic, 1
instance = comp, \hgc_vga_video|Add2~26\, hgc_vga_video|Add2~26, schematic, 1
instance = comp, \hgc_vga_video|Add2~28\, hgc_vga_video|Add2~28, schematic, 1
instance = comp, \hgc_sram|pixel_out[1]\, hgc_sram|pixel_out[1], schematic, 1
instance = comp, \hgc_sram|pixel_out[2]\, hgc_sram|pixel_out[2], schematic, 1
instance = comp, \hgc_sram|pixel_out[3]~feeder\, hgc_sram|pixel_out[3]~feeder, schematic, 1
instance = comp, \hgc_sram|pixel_out[3]\, hgc_sram|pixel_out[3], schematic, 1
instance = comp, \hgc_sram|pixel_out[4]\, hgc_sram|pixel_out[4], schematic, 1
instance = comp, \hgc_sram|pixel_out[5]~feeder\, hgc_sram|pixel_out[5]~feeder, schematic, 1
instance = comp, \hgc_sram|pixel_out[5]\, hgc_sram|pixel_out[5], schematic, 1
instance = comp, \hgc_sram|pixel_out[8]\, hgc_sram|pixel_out[8], schematic, 1
instance = comp, \hgc_sram|pixel_out[9]\, hgc_sram|pixel_out[9], schematic, 1
instance = comp, \hgc_sram|pixel_out[10]~feeder\, hgc_sram|pixel_out[10]~feeder, schematic, 1
instance = comp, \hgc_sram|pixel_out[10]\, hgc_sram|pixel_out[10], schematic, 1
instance = comp, \hgc_sram|pixel_out[11]\, hgc_sram|pixel_out[11], schematic, 1
instance = comp, \hgc_sram|pixel_out[12]\, hgc_sram|pixel_out[12], schematic, 1
instance = comp, \hgc_sram|pixel_out[13]~feeder\, hgc_sram|pixel_out[13]~feeder, schematic, 1
instance = comp, \hgc_sram|pixel_out[13]\, hgc_sram|pixel_out[13], schematic, 1
instance = comp, \hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0\, hgc_ram_out|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \hgc_ram_out|q~1\, hgc_ram_out|q~1, schematic, 1
instance = comp, \hgc_ram_out|LessThan1~0\, hgc_ram_out|LessThan1~0, schematic, 1
instance = comp, \hgc_ram_out|LessThan1~1\, hgc_ram_out|LessThan1~1, schematic, 1
instance = comp, \hgc_ram_out|LessThan1~2\, hgc_ram_out|LessThan1~2, schematic, 1
instance = comp, \hgc_ram_out|q[5]\, hgc_ram_out|q[5], schematic, 1
instance = comp, \SW0~input\, SW0~input, schematic, 1
instance = comp, \mda_vga_video|red_pixel~0\, mda_vga_video|red_pixel~0, schematic, 1
instance = comp, \hgc_ram_out|q~0\, hgc_ram_out|q~0, schematic, 1
instance = comp, \hgc_ram_out|q[4]\, hgc_ram_out|q[4], schematic, 1
instance = comp, \hgc_sync_level|no_video~0\, hgc_sync_level|no_video~0, schematic, 1
instance = comp, \hgc_sync_level|no_video\, hgc_sync_level|no_video, schematic, 1
instance = comp, \hgc_genlock|row_number~9\, hgc_genlock|row_number~9, schematic, 1
instance = comp, \hgc_genlock|row_number[9]\, hgc_genlock|row_number[9], schematic, 1
instance = comp, \hgc_genlock|Add15~18\, hgc_genlock|Add15~18, schematic, 1
instance = comp, \hgc_genlock|max_row[4]~0\, hgc_genlock|max_row[4]~0, schematic, 1
instance = comp, \hgc_genlock|max_row[9]\, hgc_genlock|max_row[9], schematic, 1
instance = comp, \hgc_vga_video|Add3~18\, hgc_vga_video|Add3~18, schematic, 1
instance = comp, \hgc_vga_video|row_number[9]~11\, hgc_vga_video|row_number[9]~11, schematic, 1
instance = comp, \hgc_vga_video|row_number[9]\, hgc_vga_video|row_number[9], schematic, 1
instance = comp, \hgc_genlock|max_row[8]\, hgc_genlock|max_row[8], schematic, 1
instance = comp, \hgc_genlock|max_row[7]\, hgc_genlock|max_row[7], schematic, 1
instance = comp, \hgc_genlock|max_row[6]\, hgc_genlock|max_row[6], schematic, 1
instance = comp, \hgc_genlock|max_row[5]\, hgc_genlock|max_row[5], schematic, 1
instance = comp, \hgc_genlock|max_row[4]\, hgc_genlock|max_row[4], schematic, 1
instance = comp, \hgc_genlock|max_row[3]\, hgc_genlock|max_row[3], schematic, 1
instance = comp, \hgc_genlock|max_row[2]\, hgc_genlock|max_row[2], schematic, 1
instance = comp, \hgc_genlock|max_row[1]\, hgc_genlock|max_row[1], schematic, 1
instance = comp, \hgc_genlock|max_row[0]\, hgc_genlock|max_row[0], schematic, 1
instance = comp, \hgc_vga_video|LessThan8~1\, hgc_vga_video|LessThan8~1, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~3\, hgc_vga_video|LessThan8~3, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~5\, hgc_vga_video|LessThan8~5, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~7\, hgc_vga_video|LessThan8~7, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~9\, hgc_vga_video|LessThan8~9, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~11\, hgc_vga_video|LessThan8~11, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~13\, hgc_vga_video|LessThan8~13, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~15\, hgc_vga_video|LessThan8~15, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~17\, hgc_vga_video|LessThan8~17, schematic, 1
instance = comp, \hgc_vga_video|LessThan8~18\, hgc_vga_video|LessThan8~18, schematic, 1
instance = comp, \hgc_vga_video|LessThan6~0\, hgc_vga_video|LessThan6~0, schematic, 1
instance = comp, \hgc_vga_video|process_10~0\, hgc_vga_video|process_10~0, schematic, 1
instance = comp, \hgc_vga_video|LessThan7~0\, hgc_vga_video|LessThan7~0, schematic, 1
instance = comp, \hgc_vga_video|LessThan7~1\, hgc_vga_video|LessThan7~1, schematic, 1
instance = comp, \hgc_vga_video|process_10~1\, hgc_vga_video|process_10~1, schematic, 1
instance = comp, \hgc_vga_video|videov\, hgc_vga_video|videov, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[0]~6\, hgc_genlock|hgc_tick[0]~6, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[0]\, hgc_genlock|hgc_tick[0], schematic, 1
instance = comp, \hgc_genlock|hgc_tick[1]~8\, hgc_genlock|hgc_tick[1]~8, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[1]\, hgc_genlock|hgc_tick[1], schematic, 1
instance = comp, \hgc_genlock|hgc_tick[2]~10\, hgc_genlock|hgc_tick[2]~10, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[2]\, hgc_genlock|hgc_tick[2], schematic, 1
instance = comp, \hgc_genlock|hgc_tick[3]~12\, hgc_genlock|hgc_tick[3]~12, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[3]\, hgc_genlock|hgc_tick[3], schematic, 1
instance = comp, \hgc_genlock|hgc_tick[4]~14\, hgc_genlock|hgc_tick[4]~14, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[4]\, hgc_genlock|hgc_tick[4], schematic, 1
instance = comp, \hgc_genlock|hgc_tick[5]~16\, hgc_genlock|hgc_tick[5]~16, schematic, 1
instance = comp, \hgc_genlock|hgc_tick[5]\, hgc_genlock|hgc_tick[5], schematic, 1
instance = comp, \hgc_genlock|Equal1~0\, hgc_genlock|Equal1~0, schematic, 1
instance = comp, \hgc_genlock|Equal1~1\, hgc_genlock|Equal1~1, schematic, 1
instance = comp, \hgc_genlock|hcount[0]~14\, hgc_genlock|hcount[0]~14, schematic, 1
instance = comp, \hgc_genlock|hcount[0]\, hgc_genlock|hcount[0], schematic, 1
instance = comp, \hgc_genlock|hcount[1]~16\, hgc_genlock|hcount[1]~16, schematic, 1
instance = comp, \hgc_genlock|hcount[1]\, hgc_genlock|hcount[1], schematic, 1
instance = comp, \hgc_genlock|hcount[2]~18\, hgc_genlock|hcount[2]~18, schematic, 1
instance = comp, \hgc_genlock|hcount[2]\, hgc_genlock|hcount[2], schematic, 1
instance = comp, \hgc_genlock|Equal2~0\, hgc_genlock|Equal2~0, schematic, 1
instance = comp, \hgc_genlock|hcount[3]~20\, hgc_genlock|hcount[3]~20, schematic, 1
instance = comp, \hgc_genlock|hcount[3]\, hgc_genlock|hcount[3], schematic, 1
instance = comp, \hgc_genlock|hcount[4]~22\, hgc_genlock|hcount[4]~22, schematic, 1
instance = comp, \hgc_genlock|hcount[4]\, hgc_genlock|hcount[4], schematic, 1
instance = comp, \hgc_genlock|hcount[5]~24\, hgc_genlock|hcount[5]~24, schematic, 1
instance = comp, \hgc_genlock|hcount[5]\, hgc_genlock|hcount[5], schematic, 1
instance = comp, \hgc_genlock|hcount[6]~26\, hgc_genlock|hcount[6]~26, schematic, 1
instance = comp, \hgc_genlock|hcount[6]\, hgc_genlock|hcount[6], schematic, 1
instance = comp, \hgc_genlock|hcount[7]~28\, hgc_genlock|hcount[7]~28, schematic, 1
instance = comp, \hgc_genlock|hcount[7]\, hgc_genlock|hcount[7], schematic, 1
instance = comp, \hgc_genlock|hcount[8]~30\, hgc_genlock|hcount[8]~30, schematic, 1
instance = comp, \hgc_genlock|hcount[8]\, hgc_genlock|hcount[8], schematic, 1
instance = comp, \hgc_genlock|hcount[9]~32\, hgc_genlock|hcount[9]~32, schematic, 1
instance = comp, \hgc_genlock|hcount[9]\, hgc_genlock|hcount[9], schematic, 1
instance = comp, \hgc_genlock|hcount[10]~34\, hgc_genlock|hcount[10]~34, schematic, 1
instance = comp, \hgc_genlock|hcount[10]\, hgc_genlock|hcount[10], schematic, 1
instance = comp, \hgc_genlock|hcount[11]~36\, hgc_genlock|hcount[11]~36, schematic, 1
instance = comp, \hgc_genlock|hcount[11]\, hgc_genlock|hcount[11], schematic, 1
instance = comp, \hgc_genlock|hcount[12]~38\, hgc_genlock|hcount[12]~38, schematic, 1
instance = comp, \hgc_genlock|hcount[12]\, hgc_genlock|hcount[12], schematic, 1
instance = comp, \hgc_genlock|hcount[13]~40\, hgc_genlock|hcount[13]~40, schematic, 1
instance = comp, \hgc_genlock|hcount[13]\, hgc_genlock|hcount[13], schematic, 1
instance = comp, \hgc_genlock|LessThan12~0\, hgc_genlock|LessThan12~0, schematic, 1
instance = comp, \hgc_genlock|process_12~0\, hgc_genlock|process_12~0, schematic, 1
instance = comp, \hgc_genlock|process_12~1\, hgc_genlock|process_12~1, schematic, 1
instance = comp, \hgc_genlock|process_12~2\, hgc_genlock|process_12~2, schematic, 1
instance = comp, \hgc_genlock|col_number~0\, hgc_genlock|col_number~0, schematic, 1
instance = comp, \hgc_genlock|col_number~10\, hgc_genlock|col_number~10, schematic, 1
instance = comp, \hgc_genlock|col_number[0]\, hgc_genlock|col_number[0], schematic, 1
instance = comp, \hgc_genlock|Add16~0\, hgc_genlock|Add16~0, schematic, 1
instance = comp, \hgc_genlock|Add16~2\, hgc_genlock|Add16~2, schematic, 1
instance = comp, \hgc_genlock|col_number~3\, hgc_genlock|col_number~3, schematic, 1
instance = comp, \hgc_genlock|col_number[1]\, hgc_genlock|col_number[1], schematic, 1
instance = comp, \hgc_genlock|Add16~4\, hgc_genlock|Add16~4, schematic, 1
instance = comp, \hgc_genlock|col_number~4\, hgc_genlock|col_number~4, schematic, 1
instance = comp, \hgc_genlock|col_number[2]\, hgc_genlock|col_number[2], schematic, 1
instance = comp, \hgc_genlock|Add16~6\, hgc_genlock|Add16~6, schematic, 1
instance = comp, \hgc_genlock|col_number~5\, hgc_genlock|col_number~5, schematic, 1
instance = comp, \hgc_genlock|col_number[3]\, hgc_genlock|col_number[3], schematic, 1
instance = comp, \hgc_genlock|Add16~8\, hgc_genlock|Add16~8, schematic, 1
instance = comp, \hgc_genlock|col_number~6\, hgc_genlock|col_number~6, schematic, 1
instance = comp, \hgc_genlock|col_number[4]\, hgc_genlock|col_number[4], schematic, 1
instance = comp, \hgc_genlock|Add16~10\, hgc_genlock|Add16~10, schematic, 1
instance = comp, \hgc_genlock|col_number~7\, hgc_genlock|col_number~7, schematic, 1
instance = comp, \hgc_genlock|col_number[5]\, hgc_genlock|col_number[5], schematic, 1
instance = comp, \hgc_genlock|Add16~12\, hgc_genlock|Add16~12, schematic, 1
instance = comp, \hgc_genlock|col_number~2\, hgc_genlock|col_number~2, schematic, 1
instance = comp, \hgc_genlock|col_number[6]\, hgc_genlock|col_number[6], schematic, 1
instance = comp, \hgc_genlock|Add16~14\, hgc_genlock|Add16~14, schematic, 1
instance = comp, \hgc_genlock|col_number~1\, hgc_genlock|col_number~1, schematic, 1
instance = comp, \hgc_genlock|col_number[7]\, hgc_genlock|col_number[7], schematic, 1
instance = comp, \hgc_genlock|Add16~16\, hgc_genlock|Add16~16, schematic, 1
instance = comp, \hgc_genlock|col_number~9\, hgc_genlock|col_number~9, schematic, 1
instance = comp, \hgc_genlock|col_number[8]\, hgc_genlock|col_number[8], schematic, 1
instance = comp, \hgc_genlock|Add16~18\, hgc_genlock|Add16~18, schematic, 1
instance = comp, \hgc_genlock|col_number~8\, hgc_genlock|col_number~8, schematic, 1
instance = comp, \hgc_genlock|col_number[9]\, hgc_genlock|col_number[9], schematic, 1
instance = comp, \hgc_genlock|LessThan9~0\, hgc_genlock|LessThan9~0, schematic, 1
instance = comp, \hgc_ram_in|process_0~2\, hgc_ram_in|process_0~2, schematic, 1
instance = comp, \hgc_genlock|LessThan9~1\, hgc_genlock|LessThan9~1, schematic, 1
instance = comp, \hgc_genlock|max_col~0\, hgc_genlock|max_col~0, schematic, 1
instance = comp, \hgc_genlock|max_col[9]\, hgc_genlock|max_col[9], schematic, 1
instance = comp, \hgc_genlock|max_col~1\, hgc_genlock|max_col~1, schematic, 1
instance = comp, \hgc_genlock|max_col[8]\, hgc_genlock|max_col[8], schematic, 1
instance = comp, \hgc_genlock|max_col~2\, hgc_genlock|max_col~2, schematic, 1
instance = comp, \hgc_genlock|max_col[7]\, hgc_genlock|max_col[7], schematic, 1
instance = comp, \hgc_genlock|max_col~3\, hgc_genlock|max_col~3, schematic, 1
instance = comp, \hgc_genlock|max_col[6]\, hgc_genlock|max_col[6], schematic, 1
instance = comp, \hgc_genlock|max_col~4\, hgc_genlock|max_col~4, schematic, 1
instance = comp, \hgc_genlock|max_col[5]\, hgc_genlock|max_col[5], schematic, 1
instance = comp, \hgc_genlock|max_col~5\, hgc_genlock|max_col~5, schematic, 1
instance = comp, \hgc_genlock|max_col[4]\, hgc_genlock|max_col[4], schematic, 1
instance = comp, \hgc_genlock|max_col~6\, hgc_genlock|max_col~6, schematic, 1
instance = comp, \hgc_genlock|max_col[3]\, hgc_genlock|max_col[3], schematic, 1
instance = comp, \hgc_genlock|max_col~7\, hgc_genlock|max_col~7, schematic, 1
instance = comp, \hgc_genlock|max_col[2]\, hgc_genlock|max_col[2], schematic, 1
instance = comp, \hgc_genlock|max_col~8\, hgc_genlock|max_col~8, schematic, 1
instance = comp, \hgc_genlock|max_col[1]\, hgc_genlock|max_col[1], schematic, 1
instance = comp, \hgc_vga_video|Add4~1\, hgc_vga_video|Add4~1, schematic, 1
instance = comp, \hgc_vga_video|Add4~2\, hgc_vga_video|Add4~2, schematic, 1
instance = comp, \hgc_vga_video|Add4~4\, hgc_vga_video|Add4~4, schematic, 1
instance = comp, \hgc_vga_video|Add4~6\, hgc_vga_video|Add4~6, schematic, 1
instance = comp, \hgc_vga_video|Add4~8\, hgc_vga_video|Add4~8, schematic, 1
instance = comp, \hgc_vga_video|Add4~10\, hgc_vga_video|Add4~10, schematic, 1
instance = comp, \hgc_vga_video|Add4~12\, hgc_vga_video|Add4~12, schematic, 1
instance = comp, \hgc_vga_video|Add4~14\, hgc_vga_video|Add4~14, schematic, 1
instance = comp, \hgc_vga_video|Add4~16\, hgc_vga_video|Add4~16, schematic, 1
instance = comp, \hgc_genlock|max_col~9\, hgc_genlock|max_col~9, schematic, 1
instance = comp, \hgc_genlock|max_col[0]\, hgc_genlock|max_col[0], schematic, 1
instance = comp, \hgc_vga_video|LessThan9~1\, hgc_vga_video|LessThan9~1, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~3\, hgc_vga_video|LessThan9~3, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~5\, hgc_vga_video|LessThan9~5, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~7\, hgc_vga_video|LessThan9~7, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~9\, hgc_vga_video|LessThan9~9, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~11\, hgc_vga_video|LessThan9~11, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~13\, hgc_vga_video|LessThan9~13, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~15\, hgc_vga_video|LessThan9~15, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~17\, hgc_vga_video|LessThan9~17, schematic, 1
instance = comp, \hgc_vga_video|LessThan9~18\, hgc_vga_video|LessThan9~18, schematic, 1
instance = comp, \hgc_vga_video|process_11~0\, hgc_vga_video|process_11~0, schematic, 1
instance = comp, \hgc_vga_video|videoh\, hgc_vga_video|videoh, schematic, 1
instance = comp, \hgc_vga_video|blank~0\, hgc_vga_video|blank~0, schematic, 1
instance = comp, \hgc_vga_video|blank\, hgc_vga_video|blank, schematic, 1
instance = comp, \hgc_vga_video|RESULT~14\, hgc_vga_video|RESULT~14, schematic, 1
instance = comp, \hgc_vga_video|RESULT~15\, hgc_vga_video|RESULT~15, schematic, 1
instance = comp, \hgc_vga_video|r_out[0]~reg0\, hgc_vga_video|r_out[0]~reg0, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~4\, mda_vga_video|r_out[0]~4, schematic, 1
instance = comp, \ega_vga_video|r_out[0]~enfeeder\, ega_vga_video|r_out[0]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|r_out[0]~en\, ega_vga_video|r_out[0]~en, schematic, 1
instance = comp, \mda_vga_video|Equal3~0\, mda_vga_video|Equal3~0, schematic, 1
instance = comp, \mda_vga_video|Equal3~1\, mda_vga_video|Equal3~1, schematic, 1
instance = comp, \mda_vga_video|LessThan4~1\, mda_vga_video|LessThan4~1, schematic, 1
instance = comp, \mda_vga_video|LessThan4~0\, mda_vga_video|LessThan4~0, schematic, 1
instance = comp, \mda_vga_video|LessThan4~2\, mda_vga_video|LessThan4~2, schematic, 1
instance = comp, \mda_vga_video|LessThan4~3\, mda_vga_video|LessThan4~3, schematic, 1
instance = comp, \mda_genlock|adj_x[0]~5\, mda_genlock|adj_x[0]~5, schematic, 1
instance = comp, \mda_genlock|process_1~0\, mda_genlock|process_1~0, schematic, 1
instance = comp, \mda_genlock|Add1~38\, mda_genlock|Add1~38, schematic, 1
instance = comp, \mda_genlock|process_1:peak[0]\, mda_genlock|\process_1:peak[0], schematic, 1
instance = comp, \mda_genlock|Add1~0\, mda_genlock|Add1~0, schematic, 1
instance = comp, \mda_genlock|Add1~2\, mda_genlock|Add1~2, schematic, 1
instance = comp, \mda_genlock|Add1~39\, mda_genlock|Add1~39, schematic, 1
instance = comp, \mda_genlock|process_1:peak[1]\, mda_genlock|\process_1:peak[1], schematic, 1
instance = comp, \mda_genlock|Add1~4\, mda_genlock|Add1~4, schematic, 1
instance = comp, \mda_genlock|Add1~40\, mda_genlock|Add1~40, schematic, 1
instance = comp, \mda_genlock|process_1:peak[2]\, mda_genlock|\process_1:peak[2], schematic, 1
instance = comp, \mda_genlock|Add1~6\, mda_genlock|Add1~6, schematic, 1
instance = comp, \mda_genlock|Add1~41\, mda_genlock|Add1~41, schematic, 1
instance = comp, \mda_genlock|process_1:peak[3]\, mda_genlock|\process_1:peak[3], schematic, 1
instance = comp, \mda_genlock|Add1~8\, mda_genlock|Add1~8, schematic, 1
instance = comp, \mda_genlock|Add1~42\, mda_genlock|Add1~42, schematic, 1
instance = comp, \mda_genlock|process_1:peak[4]\, mda_genlock|\process_1:peak[4], schematic, 1
instance = comp, \mda_genlock|Add1~10\, mda_genlock|Add1~10, schematic, 1
instance = comp, \mda_genlock|Add1~43\, mda_genlock|Add1~43, schematic, 1
instance = comp, \mda_genlock|process_1:peak[5]\, mda_genlock|\process_1:peak[5], schematic, 1
instance = comp, \mda_genlock|Add1~12\, mda_genlock|Add1~12, schematic, 1
instance = comp, \mda_genlock|Add1~44\, mda_genlock|Add1~44, schematic, 1
instance = comp, \mda_genlock|process_1:peak[6]\, mda_genlock|\process_1:peak[6], schematic, 1
instance = comp, \mda_genlock|Add1~14\, mda_genlock|Add1~14, schematic, 1
instance = comp, \mda_genlock|Add1~45\, mda_genlock|Add1~45, schematic, 1
instance = comp, \mda_genlock|process_1:peak[7]\, mda_genlock|\process_1:peak[7], schematic, 1
instance = comp, \mda_genlock|Add1~16\, mda_genlock|Add1~16, schematic, 1
instance = comp, \mda_genlock|Add1~46\, mda_genlock|Add1~46, schematic, 1
instance = comp, \mda_genlock|process_1:peak[8]\, mda_genlock|\process_1:peak[8], schematic, 1
instance = comp, \mda_genlock|Add1~18\, mda_genlock|Add1~18, schematic, 1
instance = comp, \mda_genlock|Add1~47\, mda_genlock|Add1~47, schematic, 1
instance = comp, \mda_genlock|process_1:peak[9]\, mda_genlock|\process_1:peak[9], schematic, 1
instance = comp, \mda_genlock|Add1~20\, mda_genlock|Add1~20, schematic, 1
instance = comp, \mda_genlock|Add1~48\, mda_genlock|Add1~48, schematic, 1
instance = comp, \mda_genlock|process_1:peak[10]\, mda_genlock|\process_1:peak[10], schematic, 1
instance = comp, \mda_genlock|Add1~22\, mda_genlock|Add1~22, schematic, 1
instance = comp, \mda_genlock|Add1~49\, mda_genlock|Add1~49, schematic, 1
instance = comp, \mda_genlock|process_1:peak[11]\, mda_genlock|\process_1:peak[11], schematic, 1
instance = comp, \mda_genlock|Add1~24\, mda_genlock|Add1~24, schematic, 1
instance = comp, \mda_genlock|Add1~50\, mda_genlock|Add1~50, schematic, 1
instance = comp, \mda_genlock|process_1:peak[12]\, mda_genlock|\process_1:peak[12], schematic, 1
instance = comp, \mda_genlock|Add1~26\, mda_genlock|Add1~26, schematic, 1
instance = comp, \mda_genlock|Add1~51\, mda_genlock|Add1~51, schematic, 1
instance = comp, \mda_genlock|process_1:peak[13]\, mda_genlock|\process_1:peak[13], schematic, 1
instance = comp, \mda_genlock|Add1~28\, mda_genlock|Add1~28, schematic, 1
instance = comp, \mda_genlock|Add1~52\, mda_genlock|Add1~52, schematic, 1
instance = comp, \mda_genlock|process_1:peak[14]\, mda_genlock|\process_1:peak[14], schematic, 1
instance = comp, \mda_genlock|Add1~30\, mda_genlock|Add1~30, schematic, 1
instance = comp, \mda_genlock|Add1~53\, mda_genlock|Add1~53, schematic, 1
instance = comp, \mda_genlock|process_1:peak[15]\, mda_genlock|\process_1:peak[15], schematic, 1
instance = comp, \mda_genlock|Add1~32\, mda_genlock|Add1~32, schematic, 1
instance = comp, \mda_genlock|Add1~34\, mda_genlock|Add1~34, schematic, 1
instance = comp, \mda_genlock|Add1~36\, mda_genlock|Add1~36, schematic, 1
instance = comp, \mda_genlock|process_1:peak[17]\, mda_genlock|\process_1:peak[17], schematic, 1
instance = comp, \mda_genlock|LessThan1~1\, mda_genlock|LessThan1~1, schematic, 1
instance = comp, \mda_genlock|LessThan1~3\, mda_genlock|LessThan1~3, schematic, 1
instance = comp, \mda_genlock|LessThan1~0\, mda_genlock|LessThan1~0, schematic, 1
instance = comp, \mda_genlock|LessThan1~2\, mda_genlock|LessThan1~2, schematic, 1
instance = comp, \mda_genlock|LessThan1~4\, mda_genlock|LessThan1~4, schematic, 1
instance = comp, \mda_genlock|peak~3\, mda_genlock|peak~3, schematic, 1
instance = comp, \mda_genlock|Add1~37\, mda_genlock|Add1~37, schematic, 1
instance = comp, \mda_genlock|process_1:peak[16]\, mda_genlock|\process_1:peak[16], schematic, 1
instance = comp, \mda_genlock|adj_trg_left~0\, mda_genlock|adj_trg_left~0, schematic, 1
instance = comp, \mda_genlock|process_1:latch~0\, mda_genlock|\process_1:latch~0, schematic, 1
instance = comp, \mda_genlock|process_1:latch\, mda_genlock|\process_1:latch, schematic, 1
instance = comp, \mda_genlock|adj_trg_left~1\, mda_genlock|adj_trg_left~1, schematic, 1
instance = comp, \mda_genlock|adj_trg_left\, mda_genlock|adj_trg_left, schematic, 1
instance = comp, \mda_genlock|Add8~0\, mda_genlock|Add8~0, schematic, 1
instance = comp, \mda_genlock|Add8~2\, mda_genlock|Add8~2, schematic, 1
instance = comp, \mda_genlock|adj_x[1]~3\, mda_genlock|adj_x[1]~3, schematic, 1
instance = comp, \mda_genlock|adj_x[1]\, mda_genlock|adj_x[1], schematic, 1
instance = comp, \mda_genlock|Add8~4\, mda_genlock|Add8~4, schematic, 1
instance = comp, \mda_genlock|adj_x[2]~4\, mda_genlock|adj_x[2]~4, schematic, 1
instance = comp, \mda_genlock|adj_x[2]\, mda_genlock|adj_x[2], schematic, 1
instance = comp, \mda_genlock|Add8~6\, mda_genlock|Add8~6, schematic, 1
instance = comp, \mda_genlock|adj_x[3]\, mda_genlock|adj_x[3], schematic, 1
instance = comp, \mda_genlock|Add8~8\, mda_genlock|Add8~8, schematic, 1
instance = comp, \mda_genlock|adj_x[4]\, mda_genlock|adj_x[4], schematic, 1
instance = comp, \mda_genlock|adj_x~1\, mda_genlock|adj_x~1, schematic, 1
instance = comp, \mda_genlock|Add2~32\, mda_genlock|Add2~32, schematic, 1
instance = comp, \mda_genlock|Add2~34\, mda_genlock|Add2~34, schematic, 1
instance = comp, \mda_genlock|Add2~36\, mda_genlock|Add2~36, schematic, 1
instance = comp, \mda_genlock|process_2:peak[17]\, mda_genlock|\process_2:peak[17], schematic, 1
instance = comp, \mda_genlock|process_2~0\, mda_genlock|process_2~0, schematic, 1
instance = comp, \mda_genlock|Add2~38\, mda_genlock|Add2~38, schematic, 1
instance = comp, \mda_genlock|process_2:peak[0]\, mda_genlock|\process_2:peak[0], schematic, 1
instance = comp, \mda_genlock|Add2~0\, mda_genlock|Add2~0, schematic, 1
instance = comp, \mda_genlock|Add2~2\, mda_genlock|Add2~2, schematic, 1
instance = comp, \mda_genlock|Add2~39\, mda_genlock|Add2~39, schematic, 1
instance = comp, \mda_genlock|process_2:peak[1]\, mda_genlock|\process_2:peak[1], schematic, 1
instance = comp, \mda_genlock|Add2~4\, mda_genlock|Add2~4, schematic, 1
instance = comp, \mda_genlock|Add2~40\, mda_genlock|Add2~40, schematic, 1
instance = comp, \mda_genlock|process_2:peak[2]\, mda_genlock|\process_2:peak[2], schematic, 1
instance = comp, \mda_genlock|Add2~6\, mda_genlock|Add2~6, schematic, 1
instance = comp, \mda_genlock|Add2~41\, mda_genlock|Add2~41, schematic, 1
instance = comp, \mda_genlock|process_2:peak[3]\, mda_genlock|\process_2:peak[3], schematic, 1
instance = comp, \mda_genlock|Add2~8\, mda_genlock|Add2~8, schematic, 1
instance = comp, \mda_genlock|Add2~42\, mda_genlock|Add2~42, schematic, 1
instance = comp, \mda_genlock|process_2:peak[4]\, mda_genlock|\process_2:peak[4], schematic, 1
instance = comp, \mda_genlock|Add2~10\, mda_genlock|Add2~10, schematic, 1
instance = comp, \mda_genlock|Add2~43\, mda_genlock|Add2~43, schematic, 1
instance = comp, \mda_genlock|process_2:peak[5]\, mda_genlock|\process_2:peak[5], schematic, 1
instance = comp, \mda_genlock|Add2~12\, mda_genlock|Add2~12, schematic, 1
instance = comp, \mda_genlock|Add2~44\, mda_genlock|Add2~44, schematic, 1
instance = comp, \mda_genlock|process_2:peak[6]\, mda_genlock|\process_2:peak[6], schematic, 1
instance = comp, \mda_genlock|Add2~14\, mda_genlock|Add2~14, schematic, 1
instance = comp, \mda_genlock|Add2~45\, mda_genlock|Add2~45, schematic, 1
instance = comp, \mda_genlock|process_2:peak[7]\, mda_genlock|\process_2:peak[7], schematic, 1
instance = comp, \mda_genlock|LessThan2~1\, mda_genlock|LessThan2~1, schematic, 1
instance = comp, \mda_genlock|Add2~16\, mda_genlock|Add2~16, schematic, 1
instance = comp, \mda_genlock|Add2~46\, mda_genlock|Add2~46, schematic, 1
instance = comp, \mda_genlock|process_2:peak[8]\, mda_genlock|\process_2:peak[8], schematic, 1
instance = comp, \mda_genlock|Add2~18\, mda_genlock|Add2~18, schematic, 1
instance = comp, \mda_genlock|Add2~47\, mda_genlock|Add2~47, schematic, 1
instance = comp, \mda_genlock|process_2:peak[9]\, mda_genlock|\process_2:peak[9], schematic, 1
instance = comp, \mda_genlock|Add2~20\, mda_genlock|Add2~20, schematic, 1
instance = comp, \mda_genlock|Add2~48\, mda_genlock|Add2~48, schematic, 1
instance = comp, \mda_genlock|process_2:peak[10]\, mda_genlock|\process_2:peak[10], schematic, 1
instance = comp, \mda_genlock|Add2~22\, mda_genlock|Add2~22, schematic, 1
instance = comp, \mda_genlock|Add2~49\, mda_genlock|Add2~49, schematic, 1
instance = comp, \mda_genlock|process_2:peak[11]\, mda_genlock|\process_2:peak[11], schematic, 1
instance = comp, \mda_genlock|Add2~24\, mda_genlock|Add2~24, schematic, 1
instance = comp, \mda_genlock|Add2~50\, mda_genlock|Add2~50, schematic, 1
instance = comp, \mda_genlock|process_2:peak[12]\, mda_genlock|\process_2:peak[12], schematic, 1
instance = comp, \mda_genlock|Add2~26\, mda_genlock|Add2~26, schematic, 1
instance = comp, \mda_genlock|Add2~51\, mda_genlock|Add2~51, schematic, 1
instance = comp, \mda_genlock|process_2:peak[13]\, mda_genlock|\process_2:peak[13], schematic, 1
instance = comp, \mda_genlock|Add2~28\, mda_genlock|Add2~28, schematic, 1
instance = comp, \mda_genlock|Add2~52\, mda_genlock|Add2~52, schematic, 1
instance = comp, \mda_genlock|process_2:peak[14]\, mda_genlock|\process_2:peak[14], schematic, 1
instance = comp, \mda_genlock|LessThan2~3\, mda_genlock|LessThan2~3, schematic, 1
instance = comp, \mda_genlock|LessThan2~0\, mda_genlock|LessThan2~0, schematic, 1
instance = comp, \mda_genlock|LessThan2~2\, mda_genlock|LessThan2~2, schematic, 1
instance = comp, \mda_genlock|LessThan2~4\, mda_genlock|LessThan2~4, schematic, 1
instance = comp, \mda_genlock|peak~4\, mda_genlock|peak~4, schematic, 1
instance = comp, \mda_genlock|Add2~30\, mda_genlock|Add2~30, schematic, 1
instance = comp, \mda_genlock|Add2~53\, mda_genlock|Add2~53, schematic, 1
instance = comp, \mda_genlock|process_2:peak[15]\, mda_genlock|\process_2:peak[15], schematic, 1
instance = comp, \mda_genlock|Add2~37\, mda_genlock|Add2~37, schematic, 1
instance = comp, \mda_genlock|process_2:peak[16]\, mda_genlock|\process_2:peak[16], schematic, 1
instance = comp, \mda_genlock|adj_trg_right~0\, mda_genlock|adj_trg_right~0, schematic, 1
instance = comp, \mda_genlock|process_2:latch~0\, mda_genlock|\process_2:latch~0, schematic, 1
instance = comp, \mda_genlock|process_2:latch\, mda_genlock|\process_2:latch, schematic, 1
instance = comp, \mda_genlock|adj_trg_right~1\, mda_genlock|adj_trg_right~1, schematic, 1
instance = comp, \mda_genlock|adj_trg_right\, mda_genlock|adj_trg_right, schematic, 1
instance = comp, \mda_genlock|adj_x~0\, mda_genlock|adj_x~0, schematic, 1
instance = comp, \mda_genlock|adj_x~2\, mda_genlock|adj_x~2, schematic, 1
instance = comp, \mda_genlock|adj_x[0]\, mda_genlock|adj_x[0], schematic, 1
instance = comp, \mda_genlock|adjust_x[0]~2\, mda_genlock|adjust_x[0]~2, schematic, 1
instance = comp, \mda_genlock|adjust_x[0]\, mda_genlock|adjust_x[0], schematic, 1
instance = comp, \mda_vga_video|start_col[0]~feeder\, mda_vga_video|start_col[0]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_col[0]\, mda_vga_video|start_col[0], schematic, 1
instance = comp, \mda_vga_video|Add2~29\, mda_vga_video|Add2~29, schematic, 1
instance = comp, \mda_vga_video|col_number[0]\, mda_vga_video|col_number[0], schematic, 1
instance = comp, \mda_sram|load_col[8]~feeder\, mda_sram|load_col[8]~feeder, schematic, 1
instance = comp, \mda_sram|load_col[8]~0\, mda_sram|load_col[8]~0, schematic, 1
instance = comp, \mda_sram|load_col[8]\, mda_sram|load_col[8], schematic, 1
instance = comp, \mda_sram|load_col[5]~feeder\, mda_sram|load_col[5]~feeder, schematic, 1
instance = comp, \mda_sram|load_col[5]\, mda_sram|load_col[5], schematic, 1
instance = comp, \mda_sram|load_col[6]~feeder\, mda_sram|load_col[6]~feeder, schematic, 1
instance = comp, \mda_sram|load_col[6]\, mda_sram|load_col[6], schematic, 1
instance = comp, \mda_sram|load_col[4]\, mda_sram|load_col[4], schematic, 1
instance = comp, \mda_sram|load_col[2]\, mda_sram|load_col[2], schematic, 1
instance = comp, \mda_sram|load_col[0]~feeder\, mda_sram|load_col[0]~feeder, schematic, 1
instance = comp, \mda_sram|load_col[0]\, mda_sram|load_col[0], schematic, 1
instance = comp, \mda_sram|load_col[3]\, mda_sram|load_col[3], schematic, 1
instance = comp, \mda_sram|load_col[1]~feeder\, mda_sram|load_col[1]~feeder, schematic, 1
instance = comp, \mda_sram|load_col[1]\, mda_sram|load_col[1], schematic, 1
instance = comp, \mda_ram_out|process_0~0\, mda_ram_out|process_0~0, schematic, 1
instance = comp, \mda_ram_out|process_0~1\, mda_ram_out|process_0~1, schematic, 1
instance = comp, \mda_sram|load_col[7]\, mda_sram|load_col[7], schematic, 1
instance = comp, \mda_sram|wren\, mda_sram|wren, schematic, 1
instance = comp, \mda_ram_out|process_0~2\, mda_ram_out|process_0~2, schematic, 1
instance = comp, \mda_sram|pixel_out[0]~0\, mda_sram|pixel_out[0]~0, schematic, 1
instance = comp, \mda_sram|pixel_out[0]\, mda_sram|pixel_out[0], schematic, 1
instance = comp, \mda_genlock|adjust_x[1]~0\, mda_genlock|adjust_x[1]~0, schematic, 1
instance = comp, \mda_genlock|adjust_x[1]\, mda_genlock|adjust_x[1], schematic, 1
instance = comp, \mda_vga_video|start_col[1]~feeder\, mda_vga_video|start_col[1]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_col[1]\, mda_vga_video|start_col[1], schematic, 1
instance = comp, \mda_vga_video|col_number[1]\, mda_vga_video|col_number[1], schematic, 1
instance = comp, \mda_vga_video|Add2~0\, mda_vga_video|Add2~0, schematic, 1
instance = comp, \mda_vga_video|Add2~2\, mda_vga_video|Add2~2, schematic, 1
instance = comp, \mda_vga_video|Add2~4\, mda_vga_video|Add2~4, schematic, 1
instance = comp, \mda_genlock|adjust_x[2]~1\, mda_genlock|adjust_x[2]~1, schematic, 1
instance = comp, \mda_genlock|adjust_x[2]\, mda_genlock|adjust_x[2], schematic, 1
instance = comp, \mda_vga_video|start_col[2]~feeder\, mda_vga_video|start_col[2]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_col[2]\, mda_vga_video|start_col[2], schematic, 1
instance = comp, \mda_vga_video|col_number[2]\, mda_vga_video|col_number[2], schematic, 1
instance = comp, \mda_vga_video|Add2~5\, mda_vga_video|Add2~5, schematic, 1
instance = comp, \mda_vga_video|Add2~7\, mda_vga_video|Add2~7, schematic, 1
instance = comp, \mda_genlock|adjust_x[3]~feeder\, mda_genlock|adjust_x[3]~feeder, schematic, 1
instance = comp, \mda_genlock|adjust_x[3]\, mda_genlock|adjust_x[3], schematic, 1
instance = comp, \mda_vga_video|start_col[3]\, mda_vga_video|start_col[3], schematic, 1
instance = comp, \mda_vga_video|col_number[3]\, mda_vga_video|col_number[3], schematic, 1
instance = comp, \mda_vga_video|Add2~8\, mda_vga_video|Add2~8, schematic, 1
instance = comp, \mda_vga_video|Add2~10\, mda_vga_video|Add2~10, schematic, 1
instance = comp, \mda_genlock|adjust_x[4]~feeder\, mda_genlock|adjust_x[4]~feeder, schematic, 1
instance = comp, \mda_genlock|adjust_x[4]\, mda_genlock|adjust_x[4], schematic, 1
instance = comp, \mda_vga_video|start_col[4]~feeder\, mda_vga_video|start_col[4]~feeder, schematic, 1
instance = comp, \mda_vga_video|start_col[4]\, mda_vga_video|start_col[4], schematic, 1
instance = comp, \mda_vga_video|col_number[4]\, mda_vga_video|col_number[4], schematic, 1
instance = comp, \mda_vga_video|Add2~11\, mda_vga_video|Add2~11, schematic, 1
instance = comp, \mda_vga_video|Add2~13\, mda_vga_video|Add2~13, schematic, 1
instance = comp, \mda_vga_video|col_number[5]\, mda_vga_video|col_number[5], schematic, 1
instance = comp, \mda_vga_video|Add2~14\, mda_vga_video|Add2~14, schematic, 1
instance = comp, \mda_vga_video|Add2~16\, mda_vga_video|Add2~16, schematic, 1
instance = comp, \mda_vga_video|col_number[6]\, mda_vga_video|col_number[6], schematic, 1
instance = comp, \mda_vga_video|Add2~17\, mda_vga_video|Add2~17, schematic, 1
instance = comp, \mda_vga_video|Add2~19\, mda_vga_video|Add2~19, schematic, 1
instance = comp, \mda_vga_video|col_number[7]\, mda_vga_video|col_number[7], schematic, 1
instance = comp, \mda_vga_video|Add2~20\, mda_vga_video|Add2~20, schematic, 1
instance = comp, \mda_vga_video|Add2~22\, mda_vga_video|Add2~22, schematic, 1
instance = comp, \mda_vga_video|col_number[8]\, mda_vga_video|col_number[8], schematic, 1
instance = comp, \mda_vga_video|Add2~23\, mda_vga_video|Add2~23, schematic, 1
instance = comp, \mda_vga_video|Add2~25\, mda_vga_video|Add2~25, schematic, 1
instance = comp, \mda_vga_video|col_number[9]\, mda_vga_video|col_number[9], schematic, 1
instance = comp, \mda_vga_video|Add2~26\, mda_vga_video|Add2~26, schematic, 1
instance = comp, \mda_vga_video|Add2~28\, mda_vga_video|Add2~28, schematic, 1
instance = comp, \mda_sram|pixel_out[1]~feeder\, mda_sram|pixel_out[1]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[1]\, mda_sram|pixel_out[1], schematic, 1
instance = comp, \mda_sram|pixel_out[2]~feeder\, mda_sram|pixel_out[2]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[2]\, mda_sram|pixel_out[2], schematic, 1
instance = comp, \mda_sram|pixel_out[3]~feeder\, mda_sram|pixel_out[3]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[3]\, mda_sram|pixel_out[3], schematic, 1
instance = comp, \mda_sram|pixel_out[4]~feeder\, mda_sram|pixel_out[4]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[4]\, mda_sram|pixel_out[4], schematic, 1
instance = comp, \mda_sram|pixel_out[5]~feeder\, mda_sram|pixel_out[5]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[5]\, mda_sram|pixel_out[5], schematic, 1
instance = comp, \mda_sram|pixel_out[8]\, mda_sram|pixel_out[8], schematic, 1
instance = comp, \mda_sram|pixel_out[9]~feeder\, mda_sram|pixel_out[9]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[9]\, mda_sram|pixel_out[9], schematic, 1
instance = comp, \mda_sram|pixel_out[10]~feeder\, mda_sram|pixel_out[10]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[10]\, mda_sram|pixel_out[10], schematic, 1
instance = comp, \mda_sram|pixel_out[11]~feeder\, mda_sram|pixel_out[11]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[11]\, mda_sram|pixel_out[11], schematic, 1
instance = comp, \mda_sram|pixel_out[12]~feeder\, mda_sram|pixel_out[12]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[12]\, mda_sram|pixel_out[12], schematic, 1
instance = comp, \mda_sram|pixel_out[13]~feeder\, mda_sram|pixel_out[13]~feeder, schematic, 1
instance = comp, \mda_sram|pixel_out[13]\, mda_sram|pixel_out[13], schematic, 1
instance = comp, \mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0\, mda_ram_out|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \mda_ram_out|q~1\, mda_ram_out|q~1, schematic, 1
instance = comp, \mda_ram_out|LessThan1~0\, mda_ram_out|LessThan1~0, schematic, 1
instance = comp, \mda_ram_out|LessThan1~1\, mda_ram_out|LessThan1~1, schematic, 1
instance = comp, \mda_ram_out|LessThan1~2\, mda_ram_out|LessThan1~2, schematic, 1
instance = comp, \mda_ram_out|q[5]\, mda_ram_out|q[5], schematic, 1
instance = comp, \mda_ram_out|q~0\, mda_ram_out|q~0, schematic, 1
instance = comp, \mda_ram_out|q[4]\, mda_ram_out|q[4], schematic, 1
instance = comp, \mda_sync_level|no_video~0\, mda_sync_level|no_video~0, schematic, 1
instance = comp, \mda_sync_level|no_video\, mda_sync_level|no_video, schematic, 1
instance = comp, \mda_genlock|hcount[0]~14\, mda_genlock|hcount[0]~14, schematic, 1
instance = comp, \mda_genlock|hcount[0]\, mda_genlock|hcount[0], schematic, 1
instance = comp, \mda_genlock|hcount[1]~16\, mda_genlock|hcount[1]~16, schematic, 1
instance = comp, \mda_genlock|hcount[1]\, mda_genlock|hcount[1], schematic, 1
instance = comp, \mda_genlock|hcount[2]~18\, mda_genlock|hcount[2]~18, schematic, 1
instance = comp, \mda_genlock|hcount[2]\, mda_genlock|hcount[2], schematic, 1
instance = comp, \mda_genlock|Equal1~0\, mda_genlock|Equal1~0, schematic, 1
instance = comp, \mda_genlock|hcount[3]~20\, mda_genlock|hcount[3]~20, schematic, 1
instance = comp, \mda_genlock|hcount[3]\, mda_genlock|hcount[3], schematic, 1
instance = comp, \mda_genlock|hcount[4]~22\, mda_genlock|hcount[4]~22, schematic, 1
instance = comp, \mda_genlock|hcount[4]\, mda_genlock|hcount[4], schematic, 1
instance = comp, \mda_genlock|hcount[5]~24\, mda_genlock|hcount[5]~24, schematic, 1
instance = comp, \mda_genlock|hcount[5]\, mda_genlock|hcount[5], schematic, 1
instance = comp, \mda_genlock|hcount[6]~26\, mda_genlock|hcount[6]~26, schematic, 1
instance = comp, \mda_genlock|hcount[6]\, mda_genlock|hcount[6], schematic, 1
instance = comp, \mda_genlock|hcount[7]~28\, mda_genlock|hcount[7]~28, schematic, 1
instance = comp, \mda_genlock|hcount[7]\, mda_genlock|hcount[7], schematic, 1
instance = comp, \mda_genlock|hcount[8]~30\, mda_genlock|hcount[8]~30, schematic, 1
instance = comp, \mda_genlock|hcount[8]\, mda_genlock|hcount[8], schematic, 1
instance = comp, \mda_genlock|hcount[9]~32\, mda_genlock|hcount[9]~32, schematic, 1
instance = comp, \mda_genlock|hcount[9]\, mda_genlock|hcount[9], schematic, 1
instance = comp, \mda_genlock|hcount[10]~34\, mda_genlock|hcount[10]~34, schematic, 1
instance = comp, \mda_genlock|hcount[10]\, mda_genlock|hcount[10], schematic, 1
instance = comp, \mda_genlock|hcount[11]~36\, mda_genlock|hcount[11]~36, schematic, 1
instance = comp, \mda_genlock|hcount[11]\, mda_genlock|hcount[11], schematic, 1
instance = comp, \mda_genlock|hcount[12]~38\, mda_genlock|hcount[12]~38, schematic, 1
instance = comp, \mda_genlock|hcount[12]\, mda_genlock|hcount[12], schematic, 1
instance = comp, \mda_genlock|hcount[13]~40\, mda_genlock|hcount[13]~40, schematic, 1
instance = comp, \mda_genlock|hcount[13]\, mda_genlock|hcount[13], schematic, 1
instance = comp, \mda_genlock|process_13~0\, mda_genlock|process_13~0, schematic, 1
instance = comp, \mda_genlock|LessThan12~0\, mda_genlock|LessThan12~0, schematic, 1
instance = comp, \mda_genlock|process_13~1\, mda_genlock|process_13~1, schematic, 1
instance = comp, \mda_genlock|process_13~2\, mda_genlock|process_13~2, schematic, 1
instance = comp, \mda_genlock|process_13~3\, mda_genlock|process_13~3, schematic, 1
instance = comp, \mda_genlock|col_number~9\, mda_genlock|col_number~9, schematic, 1
instance = comp, \mda_genlock|col_number[0]\, mda_genlock|col_number[0], schematic, 1
instance = comp, \mda_genlock|Add15~0\, mda_genlock|Add15~0, schematic, 1
instance = comp, \mda_genlock|Add15~2\, mda_genlock|Add15~2, schematic, 1
instance = comp, \mda_genlock|col_number~2\, mda_genlock|col_number~2, schematic, 1
instance = comp, \mda_genlock|col_number[1]\, mda_genlock|col_number[1], schematic, 1
instance = comp, \mda_genlock|Add15~4\, mda_genlock|Add15~4, schematic, 1
instance = comp, \mda_genlock|col_number~3\, mda_genlock|col_number~3, schematic, 1
instance = comp, \mda_genlock|col_number[2]\, mda_genlock|col_number[2], schematic, 1
instance = comp, \mda_genlock|Add15~6\, mda_genlock|Add15~6, schematic, 1
instance = comp, \mda_genlock|col_number~4\, mda_genlock|col_number~4, schematic, 1
instance = comp, \mda_genlock|col_number[3]\, mda_genlock|col_number[3], schematic, 1
instance = comp, \mda_genlock|Add15~8\, mda_genlock|Add15~8, schematic, 1
instance = comp, \mda_genlock|col_number~5\, mda_genlock|col_number~5, schematic, 1
instance = comp, \mda_genlock|col_number[4]\, mda_genlock|col_number[4], schematic, 1
instance = comp, \mda_genlock|Add15~10\, mda_genlock|Add15~10, schematic, 1
instance = comp, \mda_genlock|col_number~6\, mda_genlock|col_number~6, schematic, 1
instance = comp, \mda_genlock|col_number[5]\, mda_genlock|col_number[5], schematic, 1
instance = comp, \mda_genlock|Add15~12\, mda_genlock|Add15~12, schematic, 1
instance = comp, \mda_genlock|col_number~1\, mda_genlock|col_number~1, schematic, 1
instance = comp, \mda_genlock|col_number[6]\, mda_genlock|col_number[6], schematic, 1
instance = comp, \mda_genlock|Add15~14\, mda_genlock|Add15~14, schematic, 1
instance = comp, \mda_genlock|col_number~0\, mda_genlock|col_number~0, schematic, 1
instance = comp, \mda_genlock|col_number[7]\, mda_genlock|col_number[7], schematic, 1
instance = comp, \mda_genlock|Add15~16\, mda_genlock|Add15~16, schematic, 1
instance = comp, \mda_genlock|col_number~8\, mda_genlock|col_number~8, schematic, 1
instance = comp, \mda_genlock|col_number[8]\, mda_genlock|col_number[8], schematic, 1
instance = comp, \mda_genlock|Add15~18\, mda_genlock|Add15~18, schematic, 1
instance = comp, \mda_genlock|col_number~7\, mda_genlock|col_number~7, schematic, 1
instance = comp, \mda_genlock|col_number[9]\, mda_genlock|col_number[9], schematic, 1
instance = comp, \mda_genlock|LessThan9~0\, mda_genlock|LessThan9~0, schematic, 1
instance = comp, \mda_ram_in|process_0~2\, mda_ram_in|process_0~2, schematic, 1
instance = comp, \mda_genlock|LessThan9~1\, mda_genlock|LessThan9~1, schematic, 1
instance = comp, \mda_genlock|max_col~0\, mda_genlock|max_col~0, schematic, 1
instance = comp, \mda_genlock|max_col[9]\, mda_genlock|max_col[9], schematic, 1
instance = comp, \mda_genlock|max_col~1\, mda_genlock|max_col~1, schematic, 1
instance = comp, \mda_genlock|max_col[8]\, mda_genlock|max_col[8], schematic, 1
instance = comp, \mda_genlock|max_col~2\, mda_genlock|max_col~2, schematic, 1
instance = comp, \mda_genlock|max_col[7]\, mda_genlock|max_col[7], schematic, 1
instance = comp, \mda_genlock|max_col~3\, mda_genlock|max_col~3, schematic, 1
instance = comp, \mda_genlock|max_col[6]\, mda_genlock|max_col[6], schematic, 1
instance = comp, \mda_genlock|max_col~4\, mda_genlock|max_col~4, schematic, 1
instance = comp, \mda_genlock|max_col[5]\, mda_genlock|max_col[5], schematic, 1
instance = comp, \mda_genlock|max_col~5\, mda_genlock|max_col~5, schematic, 1
instance = comp, \mda_genlock|max_col[4]\, mda_genlock|max_col[4], schematic, 1
instance = comp, \mda_genlock|max_col~6\, mda_genlock|max_col~6, schematic, 1
instance = comp, \mda_genlock|max_col[3]\, mda_genlock|max_col[3], schematic, 1
instance = comp, \mda_genlock|max_col~7\, mda_genlock|max_col~7, schematic, 1
instance = comp, \mda_genlock|max_col[2]\, mda_genlock|max_col[2], schematic, 1
instance = comp, \mda_genlock|max_col~8\, mda_genlock|max_col~8, schematic, 1
instance = comp, \mda_genlock|max_col[1]\, mda_genlock|max_col[1], schematic, 1
instance = comp, \mda_vga_video|Add4~1\, mda_vga_video|Add4~1, schematic, 1
instance = comp, \mda_vga_video|Add4~2\, mda_vga_video|Add4~2, schematic, 1
instance = comp, \mda_vga_video|Add4~4\, mda_vga_video|Add4~4, schematic, 1
instance = comp, \mda_vga_video|Add4~6\, mda_vga_video|Add4~6, schematic, 1
instance = comp, \mda_vga_video|Add4~8\, mda_vga_video|Add4~8, schematic, 1
instance = comp, \mda_vga_video|Add4~10\, mda_vga_video|Add4~10, schematic, 1
instance = comp, \mda_vga_video|Add4~12\, mda_vga_video|Add4~12, schematic, 1
instance = comp, \mda_vga_video|Add4~14\, mda_vga_video|Add4~14, schematic, 1
instance = comp, \mda_vga_video|Add4~16\, mda_vga_video|Add4~16, schematic, 1
instance = comp, \mda_genlock|max_col~9\, mda_genlock|max_col~9, schematic, 1
instance = comp, \mda_genlock|max_col[0]\, mda_genlock|max_col[0], schematic, 1
instance = comp, \mda_vga_video|LessThan9~1\, mda_vga_video|LessThan9~1, schematic, 1
instance = comp, \mda_vga_video|LessThan9~3\, mda_vga_video|LessThan9~3, schematic, 1
instance = comp, \mda_vga_video|LessThan9~5\, mda_vga_video|LessThan9~5, schematic, 1
instance = comp, \mda_vga_video|LessThan9~7\, mda_vga_video|LessThan9~7, schematic, 1
instance = comp, \mda_vga_video|LessThan9~9\, mda_vga_video|LessThan9~9, schematic, 1
instance = comp, \mda_vga_video|LessThan9~11\, mda_vga_video|LessThan9~11, schematic, 1
instance = comp, \mda_vga_video|LessThan9~13\, mda_vga_video|LessThan9~13, schematic, 1
instance = comp, \mda_vga_video|LessThan9~15\, mda_vga_video|LessThan9~15, schematic, 1
instance = comp, \mda_vga_video|LessThan9~17\, mda_vga_video|LessThan9~17, schematic, 1
instance = comp, \mda_vga_video|LessThan9~18\, mda_vga_video|LessThan9~18, schematic, 1
instance = comp, \mda_vga_video|process_11~0\, mda_vga_video|process_11~0, schematic, 1
instance = comp, \mda_vga_video|videoh\, mda_vga_video|videoh, schematic, 1
instance = comp, \mda_vga_video|LessThan7~0\, mda_vga_video|LessThan7~0, schematic, 1
instance = comp, \mda_vga_video|LessThan7~1\, mda_vga_video|LessThan7~1, schematic, 1
instance = comp, \mda_vga_video|LessThan6~0\, mda_vga_video|LessThan6~0, schematic, 1
instance = comp, \mda_vga_video|Add3~18\, mda_vga_video|Add3~18, schematic, 1
instance = comp, \mda_vga_video|row_number[9]~11\, mda_vga_video|row_number[9]~11, schematic, 1
instance = comp, \mda_vga_video|row_number[9]\, mda_vga_video|row_number[9], schematic, 1
instance = comp, \mda_genlock|row_number~9\, mda_genlock|row_number~9, schematic, 1
instance = comp, \mda_genlock|row_number[9]\, mda_genlock|row_number[9], schematic, 1
instance = comp, \mda_genlock|Add14~18\, mda_genlock|Add14~18, schematic, 1
instance = comp, \mda_genlock|max_row[8]~0\, mda_genlock|max_row[8]~0, schematic, 1
instance = comp, \mda_genlock|max_row[9]\, mda_genlock|max_row[9], schematic, 1
instance = comp, \mda_genlock|max_row[8]\, mda_genlock|max_row[8], schematic, 1
instance = comp, \mda_genlock|max_row[7]\, mda_genlock|max_row[7], schematic, 1
instance = comp, \mda_genlock|max_row[6]\, mda_genlock|max_row[6], schematic, 1
instance = comp, \mda_genlock|max_row[5]\, mda_genlock|max_row[5], schematic, 1
instance = comp, \mda_genlock|max_row[4]\, mda_genlock|max_row[4], schematic, 1
instance = comp, \mda_genlock|max_row[3]\, mda_genlock|max_row[3], schematic, 1
instance = comp, \mda_genlock|max_row[2]\, mda_genlock|max_row[2], schematic, 1
instance = comp, \mda_genlock|max_row[1]\, mda_genlock|max_row[1], schematic, 1
instance = comp, \mda_genlock|max_row[0]\, mda_genlock|max_row[0], schematic, 1
instance = comp, \mda_vga_video|LessThan8~1\, mda_vga_video|LessThan8~1, schematic, 1
instance = comp, \mda_vga_video|LessThan8~3\, mda_vga_video|LessThan8~3, schematic, 1
instance = comp, \mda_vga_video|LessThan8~5\, mda_vga_video|LessThan8~5, schematic, 1
instance = comp, \mda_vga_video|LessThan8~7\, mda_vga_video|LessThan8~7, schematic, 1
instance = comp, \mda_vga_video|LessThan8~9\, mda_vga_video|LessThan8~9, schematic, 1
instance = comp, \mda_vga_video|LessThan8~11\, mda_vga_video|LessThan8~11, schematic, 1
instance = comp, \mda_vga_video|LessThan8~13\, mda_vga_video|LessThan8~13, schematic, 1
instance = comp, \mda_vga_video|LessThan8~15\, mda_vga_video|LessThan8~15, schematic, 1
instance = comp, \mda_vga_video|LessThan8~17\, mda_vga_video|LessThan8~17, schematic, 1
instance = comp, \mda_vga_video|LessThan8~18\, mda_vga_video|LessThan8~18, schematic, 1
instance = comp, \mda_vga_video|process_10~0\, mda_vga_video|process_10~0, schematic, 1
instance = comp, \mda_vga_video|process_10~1\, mda_vga_video|process_10~1, schematic, 1
instance = comp, \mda_vga_video|videov\, mda_vga_video|videov, schematic, 1
instance = comp, \mda_vga_video|blank~0\, mda_vga_video|blank~0, schematic, 1
instance = comp, \mda_vga_video|blank\, mda_vga_video|blank, schematic, 1
instance = comp, \mda_vga_video|RESULT~14\, mda_vga_video|RESULT~14, schematic, 1
instance = comp, \mda_vga_video|RESULT~15\, mda_vga_video|RESULT~15, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~reg0\, mda_vga_video|r_out[0]~reg0, schematic, 1
instance = comp, \ega_vga_video|LessThan4~0\, ega_vga_video|LessThan4~0, schematic, 1
instance = comp, \ega_vga_video|LessThan4~1\, ega_vga_video|LessThan4~1, schematic, 1
instance = comp, \ega_vga_video|LessThan4~2\, ega_vga_video|LessThan4~2, schematic, 1
instance = comp, \ega_vga_video|Equal3~0\, ega_vga_video|Equal3~0, schematic, 1
instance = comp, \ega_vga_video|Equal3~1\, ega_vga_video|Equal3~1, schematic, 1
instance = comp, \ega_vga_video|Equal3~2\, ega_vga_video|Equal3~2, schematic, 1
instance = comp, \ega_vga_video|Equal3~3\, ega_vga_video|Equal3~3, schematic, 1
instance = comp, \ega_genlock|Add8~0\, ega_genlock|Add8~0, schematic, 1
instance = comp, \ega_genlock|process_2~0\, ega_genlock|process_2~0, schematic, 1
instance = comp, \ega_genlock|Add2~38\, ega_genlock|Add2~38, schematic, 1
instance = comp, \ega_genlock|process_2:peak[0]\, ega_genlock|\process_2:peak[0], schematic, 1
instance = comp, \ega_genlock|Add2~0\, ega_genlock|Add2~0, schematic, 1
instance = comp, \ega_genlock|Add2~2\, ega_genlock|Add2~2, schematic, 1
instance = comp, \ega_genlock|Add2~39\, ega_genlock|Add2~39, schematic, 1
instance = comp, \ega_genlock|process_2:peak[1]\, ega_genlock|\process_2:peak[1], schematic, 1
instance = comp, \ega_genlock|Add2~4\, ega_genlock|Add2~4, schematic, 1
instance = comp, \ega_genlock|Add2~40\, ega_genlock|Add2~40, schematic, 1
instance = comp, \ega_genlock|process_2:peak[2]\, ega_genlock|\process_2:peak[2], schematic, 1
instance = comp, \ega_genlock|Add2~6\, ega_genlock|Add2~6, schematic, 1
instance = comp, \ega_genlock|Add2~41\, ega_genlock|Add2~41, schematic, 1
instance = comp, \ega_genlock|process_2:peak[3]\, ega_genlock|\process_2:peak[3], schematic, 1
instance = comp, \ega_genlock|Add2~8\, ega_genlock|Add2~8, schematic, 1
instance = comp, \ega_genlock|Add2~42\, ega_genlock|Add2~42, schematic, 1
instance = comp, \ega_genlock|process_2:peak[4]\, ega_genlock|\process_2:peak[4], schematic, 1
instance = comp, \ega_genlock|Add2~10\, ega_genlock|Add2~10, schematic, 1
instance = comp, \ega_genlock|Add2~43\, ega_genlock|Add2~43, schematic, 1
instance = comp, \ega_genlock|process_2:peak[5]\, ega_genlock|\process_2:peak[5], schematic, 1
instance = comp, \ega_genlock|Add2~12\, ega_genlock|Add2~12, schematic, 1
instance = comp, \ega_genlock|Add2~44\, ega_genlock|Add2~44, schematic, 1
instance = comp, \ega_genlock|process_2:peak[6]\, ega_genlock|\process_2:peak[6], schematic, 1
instance = comp, \ega_genlock|Add2~14\, ega_genlock|Add2~14, schematic, 1
instance = comp, \ega_genlock|Add2~45\, ega_genlock|Add2~45, schematic, 1
instance = comp, \ega_genlock|process_2:peak[7]\, ega_genlock|\process_2:peak[7], schematic, 1
instance = comp, \ega_genlock|Add2~16\, ega_genlock|Add2~16, schematic, 1
instance = comp, \ega_genlock|Add2~46\, ega_genlock|Add2~46, schematic, 1
instance = comp, \ega_genlock|process_2:peak[8]\, ega_genlock|\process_2:peak[8], schematic, 1
instance = comp, \ega_genlock|Add2~18\, ega_genlock|Add2~18, schematic, 1
instance = comp, \ega_genlock|Add2~47\, ega_genlock|Add2~47, schematic, 1
instance = comp, \ega_genlock|process_2:peak[9]\, ega_genlock|\process_2:peak[9], schematic, 1
instance = comp, \ega_genlock|Add2~20\, ega_genlock|Add2~20, schematic, 1
instance = comp, \ega_genlock|Add2~48\, ega_genlock|Add2~48, schematic, 1
instance = comp, \ega_genlock|process_2:peak[10]\, ega_genlock|\process_2:peak[10], schematic, 1
instance = comp, \ega_genlock|Add2~22\, ega_genlock|Add2~22, schematic, 1
instance = comp, \ega_genlock|Add2~49\, ega_genlock|Add2~49, schematic, 1
instance = comp, \ega_genlock|process_2:peak[11]\, ega_genlock|\process_2:peak[11], schematic, 1
instance = comp, \ega_genlock|Add2~24\, ega_genlock|Add2~24, schematic, 1
instance = comp, \ega_genlock|Add2~50\, ega_genlock|Add2~50, schematic, 1
instance = comp, \ega_genlock|process_2:peak[12]\, ega_genlock|\process_2:peak[12], schematic, 1
instance = comp, \ega_genlock|Add2~26\, ega_genlock|Add2~26, schematic, 1
instance = comp, \ega_genlock|Add2~51\, ega_genlock|Add2~51, schematic, 1
instance = comp, \ega_genlock|process_2:peak[13]\, ega_genlock|\process_2:peak[13], schematic, 1
instance = comp, \ega_genlock|Add2~28\, ega_genlock|Add2~28, schematic, 1
instance = comp, \ega_genlock|Add2~52\, ega_genlock|Add2~52, schematic, 1
instance = comp, \ega_genlock|process_2:peak[14]\, ega_genlock|\process_2:peak[14], schematic, 1
instance = comp, \ega_genlock|Add2~30\, ega_genlock|Add2~30, schematic, 1
instance = comp, \ega_genlock|Add2~53\, ega_genlock|Add2~53, schematic, 1
instance = comp, \ega_genlock|process_2:peak[15]\, ega_genlock|\process_2:peak[15], schematic, 1
instance = comp, \ega_genlock|Add2~32\, ega_genlock|Add2~32, schematic, 1
instance = comp, \ega_genlock|Add2~37\, ega_genlock|Add2~37, schematic, 1
instance = comp, \ega_genlock|process_2:peak[16]\, ega_genlock|\process_2:peak[16], schematic, 1
instance = comp, \ega_genlock|LessThan2~2\, ega_genlock|LessThan2~2, schematic, 1
instance = comp, \ega_genlock|LessThan2~1\, ega_genlock|LessThan2~1, schematic, 1
instance = comp, \ega_genlock|LessThan2~3\, ega_genlock|LessThan2~3, schematic, 1
instance = comp, \ega_genlock|LessThan2~0\, ega_genlock|LessThan2~0, schematic, 1
instance = comp, \ega_genlock|LessThan2~4\, ega_genlock|LessThan2~4, schematic, 1
instance = comp, \ega_genlock|peak~3\, ega_genlock|peak~3, schematic, 1
instance = comp, \ega_genlock|Add2~34\, ega_genlock|Add2~34, schematic, 1
instance = comp, \ega_genlock|Add2~36\, ega_genlock|Add2~36, schematic, 1
instance = comp, \ega_genlock|process_2:peak[17]\, ega_genlock|\process_2:peak[17], schematic, 1
instance = comp, \ega_genlock|adj_trg_right~0\, ega_genlock|adj_trg_right~0, schematic, 1
instance = comp, \ega_genlock|process_2:latch~0\, ega_genlock|\process_2:latch~0, schematic, 1
instance = comp, \ega_genlock|process_2:latch\, ega_genlock|\process_2:latch, schematic, 1
instance = comp, \ega_genlock|adj_trg_right~1\, ega_genlock|adj_trg_right~1, schematic, 1
instance = comp, \ega_genlock|adj_trg_right\, ega_genlock|adj_trg_right, schematic, 1
instance = comp, \ega_genlock|Add1~38\, ega_genlock|Add1~38, schematic, 1
instance = comp, \ega_genlock|process_1:peak[0]\, ega_genlock|\process_1:peak[0], schematic, 1
instance = comp, \ega_genlock|Add1~0\, ega_genlock|Add1~0, schematic, 1
instance = comp, \ega_genlock|Add1~2\, ega_genlock|Add1~2, schematic, 1
instance = comp, \ega_genlock|Add1~39\, ega_genlock|Add1~39, schematic, 1
instance = comp, \ega_genlock|process_1:peak[1]\, ega_genlock|\process_1:peak[1], schematic, 1
instance = comp, \ega_genlock|Add1~4\, ega_genlock|Add1~4, schematic, 1
instance = comp, \ega_genlock|Add1~40\, ega_genlock|Add1~40, schematic, 1
instance = comp, \ega_genlock|process_1:peak[2]\, ega_genlock|\process_1:peak[2], schematic, 1
instance = comp, \ega_genlock|Add1~6\, ega_genlock|Add1~6, schematic, 1
instance = comp, \ega_genlock|Add1~41\, ega_genlock|Add1~41, schematic, 1
instance = comp, \ega_genlock|process_1:peak[3]\, ega_genlock|\process_1:peak[3], schematic, 1
instance = comp, \ega_genlock|Add1~8\, ega_genlock|Add1~8, schematic, 1
instance = comp, \ega_genlock|Add1~42\, ega_genlock|Add1~42, schematic, 1
instance = comp, \ega_genlock|process_1:peak[4]\, ega_genlock|\process_1:peak[4], schematic, 1
instance = comp, \ega_genlock|Add1~10\, ega_genlock|Add1~10, schematic, 1
instance = comp, \ega_genlock|Add1~43\, ega_genlock|Add1~43, schematic, 1
instance = comp, \ega_genlock|process_1:peak[5]\, ega_genlock|\process_1:peak[5], schematic, 1
instance = comp, \ega_genlock|Add1~12\, ega_genlock|Add1~12, schematic, 1
instance = comp, \ega_genlock|Add1~44\, ega_genlock|Add1~44, schematic, 1
instance = comp, \ega_genlock|process_1:peak[6]\, ega_genlock|\process_1:peak[6], schematic, 1
instance = comp, \ega_genlock|Add1~14\, ega_genlock|Add1~14, schematic, 1
instance = comp, \ega_genlock|Add1~45\, ega_genlock|Add1~45, schematic, 1
instance = comp, \ega_genlock|process_1:peak[7]\, ega_genlock|\process_1:peak[7], schematic, 1
instance = comp, \ega_genlock|Add1~16\, ega_genlock|Add1~16, schematic, 1
instance = comp, \ega_genlock|Add1~46\, ega_genlock|Add1~46, schematic, 1
instance = comp, \ega_genlock|process_1:peak[8]\, ega_genlock|\process_1:peak[8], schematic, 1
instance = comp, \ega_genlock|Add1~18\, ega_genlock|Add1~18, schematic, 1
instance = comp, \ega_genlock|Add1~47\, ega_genlock|Add1~47, schematic, 1
instance = comp, \ega_genlock|process_1:peak[9]\, ega_genlock|\process_1:peak[9], schematic, 1
instance = comp, \ega_genlock|Add1~20\, ega_genlock|Add1~20, schematic, 1
instance = comp, \ega_genlock|Add1~48\, ega_genlock|Add1~48, schematic, 1
instance = comp, \ega_genlock|process_1:peak[10]\, ega_genlock|\process_1:peak[10], schematic, 1
instance = comp, \ega_genlock|Add1~22\, ega_genlock|Add1~22, schematic, 1
instance = comp, \ega_genlock|Add1~49\, ega_genlock|Add1~49, schematic, 1
instance = comp, \ega_genlock|process_1:peak[11]\, ega_genlock|\process_1:peak[11], schematic, 1
instance = comp, \ega_genlock|Add1~24\, ega_genlock|Add1~24, schematic, 1
instance = comp, \ega_genlock|Add1~50\, ega_genlock|Add1~50, schematic, 1
instance = comp, \ega_genlock|process_1:peak[12]\, ega_genlock|\process_1:peak[12], schematic, 1
instance = comp, \ega_genlock|Add1~26\, ega_genlock|Add1~26, schematic, 1
instance = comp, \ega_genlock|Add1~51\, ega_genlock|Add1~51, schematic, 1
instance = comp, \ega_genlock|process_1:peak[13]\, ega_genlock|\process_1:peak[13], schematic, 1
instance = comp, \ega_genlock|Add1~28\, ega_genlock|Add1~28, schematic, 1
instance = comp, \ega_genlock|Add1~52\, ega_genlock|Add1~52, schematic, 1
instance = comp, \ega_genlock|process_1:peak[14]\, ega_genlock|\process_1:peak[14], schematic, 1
instance = comp, \ega_genlock|Add1~30\, ega_genlock|Add1~30, schematic, 1
instance = comp, \ega_genlock|Add1~53\, ega_genlock|Add1~53, schematic, 1
instance = comp, \ega_genlock|process_1:peak[15]\, ega_genlock|\process_1:peak[15], schematic, 1
instance = comp, \ega_genlock|Add1~32\, ega_genlock|Add1~32, schematic, 1
instance = comp, \ega_genlock|Add1~37\, ega_genlock|Add1~37, schematic, 1
instance = comp, \ega_genlock|process_1:peak[16]\, ega_genlock|\process_1:peak[16], schematic, 1
instance = comp, \ega_genlock|LessThan1~3\, ega_genlock|LessThan1~3, schematic, 1
instance = comp, \ega_genlock|LessThan1~2\, ega_genlock|LessThan1~2, schematic, 1
instance = comp, \ega_genlock|LessThan1~1\, ega_genlock|LessThan1~1, schematic, 1
instance = comp, \ega_genlock|LessThan1~0\, ega_genlock|LessThan1~0, schematic, 1
instance = comp, \ega_genlock|LessThan1~4\, ega_genlock|LessThan1~4, schematic, 1
instance = comp, \ega_genlock|process_1~0\, ega_genlock|process_1~0, schematic, 1
instance = comp, \ega_genlock|peak~2\, ega_genlock|peak~2, schematic, 1
instance = comp, \ega_genlock|Add1~34\, ega_genlock|Add1~34, schematic, 1
instance = comp, \ega_genlock|Add1~36\, ega_genlock|Add1~36, schematic, 1
instance = comp, \ega_genlock|process_1:peak[17]\, ega_genlock|\process_1:peak[17], schematic, 1
instance = comp, \ega_genlock|adj_trg_left~0\, ega_genlock|adj_trg_left~0, schematic, 1
instance = comp, \ega_genlock|process_1:latch~0\, ega_genlock|\process_1:latch~0, schematic, 1
instance = comp, \ega_genlock|process_1:latch\, ega_genlock|\process_1:latch, schematic, 1
instance = comp, \ega_genlock|adj_trg_left~1\, ega_genlock|adj_trg_left~1, schematic, 1
instance = comp, \ega_genlock|adj_trg_left\, ega_genlock|adj_trg_left, schematic, 1
instance = comp, \ega_genlock|Add8~2\, ega_genlock|Add8~2, schematic, 1
instance = comp, \ega_genlock|adj_x[1]\, ega_genlock|adj_x[1], schematic, 1
instance = comp, \ega_genlock|Add8~4\, ega_genlock|Add8~4, schematic, 1
instance = comp, \ega_genlock|adj_x[2]\, ega_genlock|adj_x[2], schematic, 1
instance = comp, \ega_genlock|Add8~6\, ega_genlock|Add8~6, schematic, 1
instance = comp, \ega_genlock|adj_x[3]\, ega_genlock|adj_x[3], schematic, 1
instance = comp, \ega_genlock|Add8~8\, ega_genlock|Add8~8, schematic, 1
instance = comp, \ega_genlock|adj_x[4]~3\, ega_genlock|adj_x[4]~3, schematic, 1
instance = comp, \ega_genlock|adj_x[4]\, ega_genlock|adj_x[4], schematic, 1
instance = comp, \ega_genlock|adj_x~1\, ega_genlock|adj_x~1, schematic, 1
instance = comp, \ega_genlock|adj_x~0\, ega_genlock|adj_x~0, schematic, 1
instance = comp, \ega_genlock|adj_x~2\, ega_genlock|adj_x~2, schematic, 1
instance = comp, \ega_genlock|adj_x[0]\, ega_genlock|adj_x[0], schematic, 1
instance = comp, \ega_genlock|adjust_x[0]~feeder\, ega_genlock|adjust_x[0]~feeder, schematic, 1
instance = comp, \ega_genlock|adjust_x[0]\, ega_genlock|adjust_x[0], schematic, 1
instance = comp, \ega_vga_video|start_col[0]\, ega_vga_video|start_col[0], schematic, 1
instance = comp, \ega_vga_video|Add2~29\, ega_vga_video|Add2~29, schematic, 1
instance = comp, \ega_vga_video|col_number[0]\, ega_vga_video|col_number[0], schematic, 1
instance = comp, \ega_sram|load_col[5]~feeder\, ega_sram|load_col[5]~feeder, schematic, 1
instance = comp, \ega_sram|load_col[8]~1\, ega_sram|load_col[8]~1, schematic, 1
instance = comp, \ega_sram|load_col[5]\, ega_sram|load_col[5], schematic, 1
instance = comp, \ega_sram|load_col[6]~feeder\, ega_sram|load_col[6]~feeder, schematic, 1
instance = comp, \ega_sram|load_col[6]\, ega_sram|load_col[6], schematic, 1
instance = comp, \ega_sram|load_col[4]\, ega_sram|load_col[4], schematic, 1
instance = comp, \ega_sram|load_col[2]~feeder\, ega_sram|load_col[2]~feeder, schematic, 1
instance = comp, \ega_sram|load_col[2]\, ega_sram|load_col[2], schematic, 1
instance = comp, \ega_sram|load_col[0]~feeder\, ega_sram|load_col[0]~feeder, schematic, 1
instance = comp, \ega_sram|load_col[0]\, ega_sram|load_col[0], schematic, 1
instance = comp, \ega_sram|load_col[3]\, ega_sram|load_col[3], schematic, 1
instance = comp, \ega_sram|load_col[1]~feeder\, ega_sram|load_col[1]~feeder, schematic, 1
instance = comp, \ega_sram|load_col[1]\, ega_sram|load_col[1], schematic, 1
instance = comp, \ega_ram_out|process_0~0\, ega_ram_out|process_0~0, schematic, 1
instance = comp, \ega_ram_out|process_0~1\, ega_ram_out|process_0~1, schematic, 1
instance = comp, \ega_sram|wren\, ega_sram|wren, schematic, 1
instance = comp, \ega_sram|load_col[7]\, ega_sram|load_col[7], schematic, 1
instance = comp, \ega_sram|load_col[8]~feeder\, ega_sram|load_col[8]~feeder, schematic, 1
instance = comp, \ega_sram|load_col[8]\, ega_sram|load_col[8], schematic, 1
instance = comp, \ega_ram_out|process_0~2\, ega_ram_out|process_0~2, schematic, 1
instance = comp, \ega_sram|pixel_out[0]~0\, ega_sram|pixel_out[0]~0, schematic, 1
instance = comp, \ega_sram|pixel_out[0]\, ega_sram|pixel_out[0], schematic, 1
instance = comp, \ega_genlock|adjust_x[1]~feeder\, ega_genlock|adjust_x[1]~feeder, schematic, 1
instance = comp, \ega_genlock|adjust_x[1]\, ega_genlock|adjust_x[1], schematic, 1
instance = comp, \ega_vga_video|start_col[1]\, ega_vga_video|start_col[1], schematic, 1
instance = comp, \ega_vga_video|col_number[1]\, ega_vga_video|col_number[1], schematic, 1
instance = comp, \ega_vga_video|Add2~0\, ega_vga_video|Add2~0, schematic, 1
instance = comp, \ega_vga_video|Add2~2\, ega_vga_video|Add2~2, schematic, 1
instance = comp, \ega_vga_video|Add2~4\, ega_vga_video|Add2~4, schematic, 1
instance = comp, \ega_vga_video|col_number[2]\, ega_vga_video|col_number[2], schematic, 1
instance = comp, \ega_vga_video|Add2~5\, ega_vga_video|Add2~5, schematic, 1
instance = comp, \ega_genlock|adjust_x[2]~feeder\, ega_genlock|adjust_x[2]~feeder, schematic, 1
instance = comp, \ega_genlock|adjust_x[2]\, ega_genlock|adjust_x[2], schematic, 1
instance = comp, \ega_vga_video|start_col[2]\, ega_vga_video|start_col[2], schematic, 1
instance = comp, \ega_vga_video|Add2~7\, ega_vga_video|Add2~7, schematic, 1
instance = comp, \ega_genlock|adjust_x[3]~feeder\, ega_genlock|adjust_x[3]~feeder, schematic, 1
instance = comp, \ega_genlock|adjust_x[3]\, ega_genlock|adjust_x[3], schematic, 1
instance = comp, \ega_vga_video|start_col[3]\, ega_vga_video|start_col[3], schematic, 1
instance = comp, \ega_vga_video|col_number[3]\, ega_vga_video|col_number[3], schematic, 1
instance = comp, \ega_vga_video|Add2~8\, ega_vga_video|Add2~8, schematic, 1
instance = comp, \ega_vga_video|Add2~10\, ega_vga_video|Add2~10, schematic, 1
instance = comp, \ega_genlock|adjust_x[4]~0\, ega_genlock|adjust_x[4]~0, schematic, 1
instance = comp, \ega_genlock|adjust_x[4]\, ega_genlock|adjust_x[4], schematic, 1
instance = comp, \ega_vga_video|start_col[4]\, ega_vga_video|start_col[4], schematic, 1
instance = comp, \ega_vga_video|col_number[4]\, ega_vga_video|col_number[4], schematic, 1
instance = comp, \ega_vga_video|Add2~11\, ega_vga_video|Add2~11, schematic, 1
instance = comp, \ega_vga_video|Add2~13\, ega_vga_video|Add2~13, schematic, 1
instance = comp, \ega_vga_video|col_number[5]\, ega_vga_video|col_number[5], schematic, 1
instance = comp, \ega_vga_video|Add2~14\, ega_vga_video|Add2~14, schematic, 1
instance = comp, \ega_vga_video|Add2~16\, ega_vga_video|Add2~16, schematic, 1
instance = comp, \ega_vga_video|col_number[6]\, ega_vga_video|col_number[6], schematic, 1
instance = comp, \ega_vga_video|Add2~17\, ega_vga_video|Add2~17, schematic, 1
instance = comp, \ega_vga_video|Add2~19\, ega_vga_video|Add2~19, schematic, 1
instance = comp, \ega_vga_video|col_number[7]\, ega_vga_video|col_number[7], schematic, 1
instance = comp, \ega_vga_video|Add2~20\, ega_vga_video|Add2~20, schematic, 1
instance = comp, \ega_vga_video|Add2~22\, ega_vga_video|Add2~22, schematic, 1
instance = comp, \ega_vga_video|col_number[8]\, ega_vga_video|col_number[8], schematic, 1
instance = comp, \ega_vga_video|Add2~23\, ega_vga_video|Add2~23, schematic, 1
instance = comp, \ega_vga_video|Add2~25\, ega_vga_video|Add2~25, schematic, 1
instance = comp, \ega_vga_video|col_number[9]\, ega_vga_video|col_number[9], schematic, 1
instance = comp, \ega_vga_video|Add2~26\, ega_vga_video|Add2~26, schematic, 1
instance = comp, \ega_vga_video|Add2~28\, ega_vga_video|Add2~28, schematic, 1
instance = comp, \ega_sram|pixel_out[1]~feeder\, ega_sram|pixel_out[1]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[1]\, ega_sram|pixel_out[1], schematic, 1
instance = comp, \ega_sram|pixel_out[2]~feeder\, ega_sram|pixel_out[2]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[2]\, ega_sram|pixel_out[2], schematic, 1
instance = comp, \ega_sram|pixel_out[3]\, ega_sram|pixel_out[3], schematic, 1
instance = comp, \ega_sram|pixel_out[4]~feeder\, ega_sram|pixel_out[4]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[4]\, ega_sram|pixel_out[4], schematic, 1
instance = comp, \ega_sram|pixel_out[5]~feeder\, ega_sram|pixel_out[5]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[5]\, ega_sram|pixel_out[5], schematic, 1
instance = comp, \ega_sram|pixel_out[8]~feeder\, ega_sram|pixel_out[8]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[8]\, ega_sram|pixel_out[8], schematic, 1
instance = comp, \ega_sram|pixel_out[9]\, ega_sram|pixel_out[9], schematic, 1
instance = comp, \ega_sram|pixel_out[10]~feeder\, ega_sram|pixel_out[10]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[10]\, ega_sram|pixel_out[10], schematic, 1
instance = comp, \ega_sram|pixel_out[11]~feeder\, ega_sram|pixel_out[11]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[11]\, ega_sram|pixel_out[11], schematic, 1
instance = comp, \ega_sram|pixel_out[12]~feeder\, ega_sram|pixel_out[12]~feeder, schematic, 1
instance = comp, \ega_sram|pixel_out[12]\, ega_sram|pixel_out[12], schematic, 1
instance = comp, \ega_sram|pixel_out[13]\, ega_sram|pixel_out[13], schematic, 1
instance = comp, \ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0\, ega_ram_out|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \ega_ram_out|q~1\, ega_ram_out|q~1, schematic, 1
instance = comp, \ega_ram_out|LessThan1~0\, ega_ram_out|LessThan1~0, schematic, 1
instance = comp, \ega_ram_out|LessThan1~1\, ega_ram_out|LessThan1~1, schematic, 1
instance = comp, \ega_ram_out|LessThan1~2\, ega_ram_out|LessThan1~2, schematic, 1
instance = comp, \ega_ram_out|q[5]\, ega_ram_out|q[5], schematic, 1
instance = comp, \ega_vga_video|Equal4~6\, ega_vga_video|Equal4~6, schematic, 1
instance = comp, \ega_vga_video|Add3~18\, ega_vga_video|Add3~18, schematic, 1
instance = comp, \ega_vga_video|row_number[9]~11\, ega_vga_video|row_number[9]~11, schematic, 1
instance = comp, \ega_vga_video|row_number[9]\, ega_vga_video|row_number[9], schematic, 1
instance = comp, \ega_genlock|Add14~18\, ega_genlock|Add14~18, schematic, 1
instance = comp, \ega_genlock|row_number[9]\, ega_genlock|row_number[9], schematic, 1
instance = comp, \ega_genlock|max_row[5]~0\, ega_genlock|max_row[5]~0, schematic, 1
instance = comp, \ega_genlock|max_row[9]\, ega_genlock|max_row[9], schematic, 1
instance = comp, \ega_genlock|max_row[8]\, ega_genlock|max_row[8], schematic, 1
instance = comp, \ega_genlock|max_row[7]\, ega_genlock|max_row[7], schematic, 1
instance = comp, \ega_genlock|max_row[6]\, ega_genlock|max_row[6], schematic, 1
instance = comp, \ega_genlock|max_row[5]\, ega_genlock|max_row[5], schematic, 1
instance = comp, \ega_genlock|max_row[4]\, ega_genlock|max_row[4], schematic, 1
instance = comp, \ega_genlock|max_row[3]\, ega_genlock|max_row[3], schematic, 1
instance = comp, \ega_genlock|max_row[2]\, ega_genlock|max_row[2], schematic, 1
instance = comp, \ega_genlock|max_row[1]\, ega_genlock|max_row[1], schematic, 1
instance = comp, \ega_genlock|max_row[0]\, ega_genlock|max_row[0], schematic, 1
instance = comp, \ega_vga_video|LessThan8~1\, ega_vga_video|LessThan8~1, schematic, 1
instance = comp, \ega_vga_video|LessThan8~3\, ega_vga_video|LessThan8~3, schematic, 1
instance = comp, \ega_vga_video|LessThan8~5\, ega_vga_video|LessThan8~5, schematic, 1
instance = comp, \ega_vga_video|LessThan8~7\, ega_vga_video|LessThan8~7, schematic, 1
instance = comp, \ega_vga_video|LessThan8~9\, ega_vga_video|LessThan8~9, schematic, 1
instance = comp, \ega_vga_video|LessThan8~11\, ega_vga_video|LessThan8~11, schematic, 1
instance = comp, \ega_vga_video|LessThan8~13\, ega_vga_video|LessThan8~13, schematic, 1
instance = comp, \ega_vga_video|LessThan8~15\, ega_vga_video|LessThan8~15, schematic, 1
instance = comp, \ega_vga_video|LessThan8~17\, ega_vga_video|LessThan8~17, schematic, 1
instance = comp, \ega_vga_video|LessThan8~18\, ega_vga_video|LessThan8~18, schematic, 1
instance = comp, \ega_sync_level|no_video~0\, ega_sync_level|no_video~0, schematic, 1
instance = comp, \ega_sync_level|no_video\, ega_sync_level|no_video, schematic, 1
instance = comp, \ega_vga_video|process_10~0\, ega_vga_video|process_10~0, schematic, 1
instance = comp, \ega_vga_video|process_10~1\, ega_vga_video|process_10~1, schematic, 1
instance = comp, \ega_vga_video|process_10~2\, ega_vga_video|process_10~2, schematic, 1
instance = comp, \ega_vga_video|process_10~3\, ega_vga_video|process_10~3, schematic, 1
instance = comp, \ega_vga_video|videov\, ega_vga_video|videov, schematic, 1
instance = comp, \ega_genlock|Equal2~0\, ega_genlock|Equal2~0, schematic, 1
instance = comp, \ega_genlock|process_11~0_RESYN12\, ega_genlock|process_11~0_RESYN12, schematic, 1
instance = comp, \ega_genlock|process_11~0_RESYN10\, ega_genlock|process_11~0_RESYN10, schematic, 1
instance = comp, \ega_genlock|process_11~0_RESYN6\, ega_genlock|process_11~0_RESYN6, schematic, 1
instance = comp, \ega_genlock|process_11~0_RESYN8\, ega_genlock|process_11~0_RESYN8, schematic, 1
instance = comp, \ega_genlock|process_11~0\, ega_genlock|process_11~0, schematic, 1
instance = comp, \ega_genlock|process_13~0\, ega_genlock|process_13~0, schematic, 1
instance = comp, \ega_genlock|Add15~0\, ega_genlock|Add15~0, schematic, 1
instance = comp, \ega_genlock|col_number[0]\, ega_genlock|col_number[0], schematic, 1
instance = comp, \ega_genlock|Add15~2\, ega_genlock|Add15~2, schematic, 1
instance = comp, \ega_genlock|col_number[1]\, ega_genlock|col_number[1], schematic, 1
instance = comp, \ega_genlock|Add15~4\, ega_genlock|Add15~4, schematic, 1
instance = comp, \ega_genlock|col_number[2]\, ega_genlock|col_number[2], schematic, 1
instance = comp, \ega_genlock|Add15~6\, ega_genlock|Add15~6, schematic, 1
instance = comp, \ega_genlock|col_number[3]\, ega_genlock|col_number[3], schematic, 1
instance = comp, \ega_genlock|Add15~8\, ega_genlock|Add15~8, schematic, 1
instance = comp, \ega_genlock|col_number[4]\, ega_genlock|col_number[4], schematic, 1
instance = comp, \ega_genlock|Add15~10\, ega_genlock|Add15~10, schematic, 1
instance = comp, \ega_genlock|col_number[5]\, ega_genlock|col_number[5], schematic, 1
instance = comp, \ega_genlock|Add15~12\, ega_genlock|Add15~12, schematic, 1
instance = comp, \ega_genlock|col_number[6]\, ega_genlock|col_number[6], schematic, 1
instance = comp, \ega_genlock|Add15~14\, ega_genlock|Add15~14, schematic, 1
instance = comp, \ega_genlock|col_number[7]\, ega_genlock|col_number[7], schematic, 1
instance = comp, \ega_genlock|Add15~16\, ega_genlock|Add15~16, schematic, 1
instance = comp, \ega_genlock|col_number[8]\, ega_genlock|col_number[8], schematic, 1
instance = comp, \ega_genlock|Add15~18\, ega_genlock|Add15~18, schematic, 1
instance = comp, \ega_genlock|col_number[9]\, ega_genlock|col_number[9], schematic, 1
instance = comp, \ega_genlock|max_col[9]\, ega_genlock|max_col[9], schematic, 1
instance = comp, \ega_genlock|max_col~0\, ega_genlock|max_col~0, schematic, 1
instance = comp, \ega_genlock|max_col[8]\, ega_genlock|max_col[8], schematic, 1
instance = comp, \ega_genlock|LessThan9~1\, ega_genlock|LessThan9~1, schematic, 1
instance = comp, \ega_genlock|LessThan9~0\, ega_genlock|LessThan9~0, schematic, 1
instance = comp, \ega_genlock|LessThan9~2\, ega_genlock|LessThan9~2, schematic, 1
instance = comp, \ega_genlock|max_col~1\, ega_genlock|max_col~1, schematic, 1
instance = comp, \ega_genlock|max_col[7]\, ega_genlock|max_col[7], schematic, 1
instance = comp, \ega_genlock|max_col~2\, ega_genlock|max_col~2, schematic, 1
instance = comp, \ega_genlock|max_col[6]\, ega_genlock|max_col[6], schematic, 1
instance = comp, \ega_genlock|max_col~3\, ega_genlock|max_col~3, schematic, 1
instance = comp, \ega_genlock|max_col[5]\, ega_genlock|max_col[5], schematic, 1
instance = comp, \ega_genlock|max_col~4\, ega_genlock|max_col~4, schematic, 1
instance = comp, \ega_genlock|max_col[4]\, ega_genlock|max_col[4], schematic, 1
instance = comp, \ega_genlock|max_col~5\, ega_genlock|max_col~5, schematic, 1
instance = comp, \ega_genlock|max_col[3]\, ega_genlock|max_col[3], schematic, 1
instance = comp, \ega_genlock|max_col~6\, ega_genlock|max_col~6, schematic, 1
instance = comp, \ega_genlock|max_col[2]\, ega_genlock|max_col[2], schematic, 1
instance = comp, \ega_genlock|max_col~7\, ega_genlock|max_col~7, schematic, 1
instance = comp, \ega_genlock|max_col[1]\, ega_genlock|max_col[1], schematic, 1
instance = comp, \ega_vga_video|Add4~1\, ega_vga_video|Add4~1, schematic, 1
instance = comp, \ega_vga_video|Add4~2\, ega_vga_video|Add4~2, schematic, 1
instance = comp, \ega_vga_video|Add4~4\, ega_vga_video|Add4~4, schematic, 1
instance = comp, \ega_vga_video|Add4~6\, ega_vga_video|Add4~6, schematic, 1
instance = comp, \ega_vga_video|Add4~8\, ega_vga_video|Add4~8, schematic, 1
instance = comp, \ega_vga_video|Add4~10\, ega_vga_video|Add4~10, schematic, 1
instance = comp, \ega_vga_video|Add4~12\, ega_vga_video|Add4~12, schematic, 1
instance = comp, \ega_vga_video|Add4~14\, ega_vga_video|Add4~14, schematic, 1
instance = comp, \ega_vga_video|Add4~16\, ega_vga_video|Add4~16, schematic, 1
instance = comp, \ega_genlock|max_col~8\, ega_genlock|max_col~8, schematic, 1
instance = comp, \ega_genlock|max_col[0]\, ega_genlock|max_col[0], schematic, 1
instance = comp, \ega_vga_video|LessThan9~1\, ega_vga_video|LessThan9~1, schematic, 1
instance = comp, \ega_vga_video|LessThan9~3\, ega_vga_video|LessThan9~3, schematic, 1
instance = comp, \ega_vga_video|LessThan9~5\, ega_vga_video|LessThan9~5, schematic, 1
instance = comp, \ega_vga_video|LessThan9~7\, ega_vga_video|LessThan9~7, schematic, 1
instance = comp, \ega_vga_video|LessThan9~9\, ega_vga_video|LessThan9~9, schematic, 1
instance = comp, \ega_vga_video|LessThan9~11\, ega_vga_video|LessThan9~11, schematic, 1
instance = comp, \ega_vga_video|LessThan9~13\, ega_vga_video|LessThan9~13, schematic, 1
instance = comp, \ega_vga_video|LessThan9~15\, ega_vga_video|LessThan9~15, schematic, 1
instance = comp, \ega_vga_video|LessThan9~17\, ega_vga_video|LessThan9~17, schematic, 1
instance = comp, \ega_vga_video|LessThan9~18\, ega_vga_video|LessThan9~18, schematic, 1
instance = comp, \ega_vga_video|process_11~0\, ega_vga_video|process_11~0, schematic, 1
instance = comp, \ega_vga_video|videoh\, ega_vga_video|videoh, schematic, 1
instance = comp, \ega_vga_video|blank~0\, ega_vga_video|blank~0, schematic, 1
instance = comp, \ega_vga_video|blank\, ega_vga_video|blank, schematic, 1
instance = comp, \ega_vga_video|RESULT~0\, ega_vga_video|RESULT~0, schematic, 1
instance = comp, \ega_ram_out|q~0\, ega_ram_out|q~0, schematic, 1
instance = comp, \ega_ram_out|q[4]\, ega_ram_out|q[4], schematic, 1
instance = comp, \ega_vga_video|RESULT~1\, ega_vga_video|RESULT~1, schematic, 1
instance = comp, \ega_vga_video|r_out[0]~reg0\, ega_vga_video|r_out[0]~reg0, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~enfeeder\, mda_vga_video|r_out[0]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~en\, mda_vga_video|r_out[0]~en, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~5\, mda_vga_video|r_out[0]~5, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~6\, mda_vga_video|r_out[0]~6, schematic, 1
instance = comp, \mda_vga_video|r_out[0]~7\, mda_vga_video|r_out[0]~7, schematic, 1
instance = comp, \hgc_vga_video|RESULT~16\, hgc_vga_video|RESULT~16, schematic, 1
instance = comp, \hgc_vga_video|r_out[1]~reg0\, hgc_vga_video|r_out[1]~reg0, schematic, 1
instance = comp, \hgc_vga_video|r_out[1]~enfeeder\, hgc_vga_video|r_out[1]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|r_out[1]~en\, hgc_vga_video|r_out[1]~en, schematic, 1
instance = comp, \cga_vga_video|red_pixel~0\, cga_vga_video|red_pixel~0, schematic, 1
instance = comp, \cga_vga_video|RESULT~13\, cga_vga_video|RESULT~13, schematic, 1
instance = comp, \cga_vga_video|RESULT~14\, cga_vga_video|RESULT~14, schematic, 1
instance = comp, \cga_vga_video|r_out[1]~reg0\, cga_vga_video|r_out[1]~reg0, schematic, 1
instance = comp, \cga_vga_video|r_out[1]~enfeeder\, cga_vga_video|r_out[1]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|r_out[1]~en\, cga_vga_video|r_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~8\, mda_vga_video|r_out[1]~8, schematic, 1
instance = comp, \mda_vga_video|RESULT~16\, mda_vga_video|RESULT~16, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~reg0\, mda_vga_video|r_out[1]~reg0, schematic, 1
instance = comp, \ega_vga_video|r_out[1]~enfeeder\, ega_vga_video|r_out[1]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|r_out[1]~en\, ega_vga_video|r_out[1]~en, schematic, 1
instance = comp, \ega_vga_video|RESULT~2\, ega_vga_video|RESULT~2, schematic, 1
instance = comp, \ega_vga_video|r_out[1]~reg0\, ega_vga_video|r_out[1]~reg0, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~enfeeder\, mda_vga_video|r_out[1]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~en\, mda_vga_video|r_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~9\, mda_vga_video|r_out[1]~9, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~10\, mda_vga_video|r_out[1]~10, schematic, 1
instance = comp, \mda_vga_video|r_out[1]~11\, mda_vga_video|r_out[1]~11, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~enfeeder\, mda_vga_video|r_out[2]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~en\, mda_vga_video|r_out[2]~en, schematic, 1
instance = comp, \mda_vga_video|RESULT~24\, mda_vga_video|RESULT~24, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~reg0\, mda_vga_video|r_out[2]~reg0, schematic, 1
instance = comp, \ega_vga_video|RESULT~3\, ega_vga_video|RESULT~3, schematic, 1
instance = comp, \ega_vga_video|r_out[2]~reg0\, ega_vga_video|r_out[2]~reg0, schematic, 1
instance = comp, \ega_vga_video|r_out[2]~enfeeder\, ega_vga_video|r_out[2]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|r_out[2]~en\, ega_vga_video|r_out[2]~en, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~13\, mda_vga_video|r_out[2]~13, schematic, 1
instance = comp, \cga_vga_video|r_out[2]~enfeeder\, cga_vga_video|r_out[2]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|r_out[2]~en\, cga_vga_video|r_out[2]~en, schematic, 1
instance = comp, \hgc_vga_video|r_out[2]~enfeeder\, hgc_vga_video|r_out[2]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|r_out[2]~en\, hgc_vga_video|r_out[2]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~15\, cga_vga_video|RESULT~15, schematic, 1
instance = comp, \cga_vga_video|r_out[2]~reg0\, cga_vga_video|r_out[2]~reg0, schematic, 1
instance = comp, \hgc_vga_video|RESULT~24\, hgc_vga_video|RESULT~24, schematic, 1
instance = comp, \hgc_vga_video|r_out[2]~reg0\, hgc_vga_video|r_out[2]~reg0, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~12\, mda_vga_video|r_out[2]~12, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~14\, mda_vga_video|r_out[2]~14, schematic, 1
instance = comp, \mda_vga_video|r_out[2]~15\, mda_vga_video|r_out[2]~15, schematic, 1
instance = comp, \cga_ram_out|q~2\, cga_ram_out|q~2, schematic, 1
instance = comp, \cga_ram_out|q[2]\, cga_ram_out|q[2], schematic, 1
instance = comp, \cga_ram_out|q~3\, cga_ram_out|q~3, schematic, 1
instance = comp, \cga_ram_out|q[3]\, cga_ram_out|q[3], schematic, 1
instance = comp, \cga_vga_video|RESULT~16\, cga_vga_video|RESULT~16, schematic, 1
instance = comp, \cga_vga_video|g_out[0]~reg0\, cga_vga_video|g_out[0]~reg0, schematic, 1
instance = comp, \cga_vga_video|g_out[0]~enfeeder\, cga_vga_video|g_out[0]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|g_out[0]~en\, cga_vga_video|g_out[0]~en, schematic, 1
instance = comp, \hgc_vga_video|g_out[0]~enfeeder\, hgc_vga_video|g_out[0]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|g_out[0]~en\, hgc_vga_video|g_out[0]~en, schematic, 1
instance = comp, \hgc_ram_out|q~2\, hgc_ram_out|q~2, schematic, 1
instance = comp, \hgc_ram_out|q[3]\, hgc_ram_out|q[3], schematic, 1
instance = comp, \hgc_vga_video|RESULT~17\, hgc_vga_video|RESULT~17, schematic, 1
instance = comp, \hgc_ram_out|q~3\, hgc_ram_out|q~3, schematic, 1
instance = comp, \hgc_ram_out|q[2]\, hgc_ram_out|q[2], schematic, 1
instance = comp, \hgc_vga_video|green_pixel~0\, hgc_vga_video|green_pixel~0, schematic, 1
instance = comp, \hgc_vga_video|RESULT~18\, hgc_vga_video|RESULT~18, schematic, 1
instance = comp, \hgc_vga_video|g_out[0]~reg0\, hgc_vga_video|g_out[0]~reg0, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~4\, mda_vga_video|g_out[0]~4, schematic, 1
instance = comp, \mda_ram_out|q~2\, mda_ram_out|q~2, schematic, 1
instance = comp, \mda_ram_out|q[3]\, mda_ram_out|q[3], schematic, 1
instance = comp, \mda_vga_video|RESULT~17\, mda_vga_video|RESULT~17, schematic, 1
instance = comp, \mda_ram_out|q~3\, mda_ram_out|q~3, schematic, 1
instance = comp, \mda_ram_out|q[2]\, mda_ram_out|q[2], schematic, 1
instance = comp, \mda_vga_video|green_pixel~0\, mda_vga_video|green_pixel~0, schematic, 1
instance = comp, \mda_vga_video|RESULT~18\, mda_vga_video|RESULT~18, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~reg0\, mda_vga_video|g_out[0]~reg0, schematic, 1
instance = comp, \ega_vga_video|g_out[0]~enfeeder\, ega_vga_video|g_out[0]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|g_out[0]~en\, ega_vga_video|g_out[0]~en, schematic, 1
instance = comp, \ega_ram_out|q~2\, ega_ram_out|q~2, schematic, 1
instance = comp, \ega_ram_out|q[2]\, ega_ram_out|q[2], schematic, 1
instance = comp, \ega_ram_out|q~3\, ega_ram_out|q~3, schematic, 1
instance = comp, \ega_ram_out|q[3]\, ega_ram_out|q[3], schematic, 1
instance = comp, \ega_vga_video|RESULT~4\, ega_vga_video|RESULT~4, schematic, 1
instance = comp, \ega_vga_video|g_out[0]~reg0\, ega_vga_video|g_out[0]~reg0, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~enfeeder\, mda_vga_video|g_out[0]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~en\, mda_vga_video|g_out[0]~en, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~5\, mda_vga_video|g_out[0]~5, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~6\, mda_vga_video|g_out[0]~6, schematic, 1
instance = comp, \mda_vga_video|g_out[0]~7\, mda_vga_video|g_out[0]~7, schematic, 1
instance = comp, \ega_vga_video|g_out[1]~enfeeder\, ega_vga_video|g_out[1]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|g_out[1]~en\, ega_vga_video|g_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|RESULT~19\, mda_vga_video|RESULT~19, schematic, 1
instance = comp, \mda_vga_video|RESULT~25\, mda_vga_video|RESULT~25, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~reg0\, mda_vga_video|g_out[1]~reg0, schematic, 1
instance = comp, \ega_vga_video|RESULT~5\, ega_vga_video|RESULT~5, schematic, 1
instance = comp, \ega_vga_video|g_out[1]~reg0\, ega_vga_video|g_out[1]~reg0, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~enfeeder\, mda_vga_video|g_out[1]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~en\, mda_vga_video|g_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~9\, mda_vga_video|g_out[1]~9, schematic, 1
instance = comp, \hgc_vga_video|g_out[1]~enfeeder\, hgc_vga_video|g_out[1]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|g_out[1]~en\, hgc_vga_video|g_out[1]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~17\, cga_vga_video|RESULT~17, schematic, 1
instance = comp, \cga_vga_video|g_out[1]~reg0\, cga_vga_video|g_out[1]~reg0, schematic, 1
instance = comp, \cga_vga_video|g_out[1]~enfeeder\, cga_vga_video|g_out[1]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|g_out[1]~en\, cga_vga_video|g_out[1]~en, schematic, 1
instance = comp, \hgc_vga_video|RESULT~19\, hgc_vga_video|RESULT~19, schematic, 1
instance = comp, \hgc_vga_video|RESULT~25\, hgc_vga_video|RESULT~25, schematic, 1
instance = comp, \hgc_vga_video|g_out[1]~reg0\, hgc_vga_video|g_out[1]~reg0, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~8\, mda_vga_video|g_out[1]~8, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~10\, mda_vga_video|g_out[1]~10, schematic, 1
instance = comp, \mda_vga_video|g_out[1]~11\, mda_vga_video|g_out[1]~11, schematic, 1
instance = comp, \hgc_vga_video|RESULT~20\, hgc_vga_video|RESULT~20, schematic, 1
instance = comp, \hgc_vga_video|g_out[2]~reg0\, hgc_vga_video|g_out[2]~reg0, schematic, 1
instance = comp, \cga_vga_video|g_out[2]~enfeeder\, cga_vga_video|g_out[2]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|g_out[2]~en\, cga_vga_video|g_out[2]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~18\, cga_vga_video|RESULT~18, schematic, 1
instance = comp, \cga_vga_video|g_out[2]~reg0\, cga_vga_video|g_out[2]~reg0, schematic, 1
instance = comp, \hgc_vga_video|g_out[2]~enfeeder\, hgc_vga_video|g_out[2]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|g_out[2]~en\, hgc_vga_video|g_out[2]~en, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~12\, mda_vga_video|g_out[2]~12, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~enfeeder\, mda_vga_video|g_out[2]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~en\, mda_vga_video|g_out[2]~en, schematic, 1
instance = comp, \ega_vga_video|RESULT~6\, ega_vga_video|RESULT~6, schematic, 1
instance = comp, \ega_vga_video|g_out[2]~reg0\, ega_vga_video|g_out[2]~reg0, schematic, 1
instance = comp, \mda_vga_video|RESULT~20\, mda_vga_video|RESULT~20, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~reg0\, mda_vga_video|g_out[2]~reg0, schematic, 1
instance = comp, \ega_vga_video|g_out[2]~enfeeder\, ega_vga_video|g_out[2]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|g_out[2]~en\, ega_vga_video|g_out[2]~en, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~13\, mda_vga_video|g_out[2]~13, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~14\, mda_vga_video|g_out[2]~14, schematic, 1
instance = comp, \mda_vga_video|g_out[2]~15\, mda_vga_video|g_out[2]~15, schematic, 1
instance = comp, \cga_vga_video|b_out[0]~enfeeder\, cga_vga_video|b_out[0]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|b_out[0]~en\, cga_vga_video|b_out[0]~en, schematic, 1
instance = comp, \hgc_vga_video|b_out[0]~enfeeder\, hgc_vga_video|b_out[0]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|b_out[0]~en\, hgc_vga_video|b_out[0]~en, schematic, 1
instance = comp, \hgc_ram_out|q~4\, hgc_ram_out|q~4, schematic, 1
instance = comp, \hgc_ram_out|q[0]\, hgc_ram_out|q[0], schematic, 1
instance = comp, \hgc_ram_out|q~5\, hgc_ram_out|q~5, schematic, 1
instance = comp, \hgc_ram_out|q[1]\, hgc_ram_out|q[1], schematic, 1
instance = comp, \hgc_vga_video|RESULT~21\, hgc_vga_video|RESULT~21, schematic, 1
instance = comp, \hgc_vga_video|b_out[0]~reg0\, hgc_vga_video|b_out[0]~reg0, schematic, 1
instance = comp, \cga_ram_out|q~4\, cga_ram_out|q~4, schematic, 1
instance = comp, \cga_ram_out|q[0]\, cga_ram_out|q[0], schematic, 1
instance = comp, \cga_ram_out|q~5\, cga_ram_out|q~5, schematic, 1
instance = comp, \cga_ram_out|q[1]\, cga_ram_out|q[1], schematic, 1
instance = comp, \cga_vga_video|RESULT~19\, cga_vga_video|RESULT~19, schematic, 1
instance = comp, \cga_vga_video|b_out[0]~reg0\, cga_vga_video|b_out[0]~reg0, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~4\, mda_vga_video|b_out[0]~4, schematic, 1
instance = comp, \ega_vga_video|b_out[0]~enfeeder\, ega_vga_video|b_out[0]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|b_out[0]~en\, ega_vga_video|b_out[0]~en, schematic, 1
instance = comp, \ega_ram_out|q~5\, ega_ram_out|q~5, schematic, 1
instance = comp, \ega_ram_out|q[1]\, ega_ram_out|q[1], schematic, 1
instance = comp, \ega_ram_out|q~4\, ega_ram_out|q~4, schematic, 1
instance = comp, \ega_ram_out|q[0]\, ega_ram_out|q[0], schematic, 1
instance = comp, \ega_vga_video|RESULT~7\, ega_vga_video|RESULT~7, schematic, 1
instance = comp, \ega_vga_video|b_out[0]~reg0\, ega_vga_video|b_out[0]~reg0, schematic, 1
instance = comp, \mda_ram_out|q~5\, mda_ram_out|q~5, schematic, 1
instance = comp, \mda_ram_out|q[1]\, mda_ram_out|q[1], schematic, 1
instance = comp, \mda_ram_out|q~4\, mda_ram_out|q~4, schematic, 1
instance = comp, \mda_ram_out|q[0]\, mda_ram_out|q[0], schematic, 1
instance = comp, \mda_vga_video|RESULT~21\, mda_vga_video|RESULT~21, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~reg0\, mda_vga_video|b_out[0]~reg0, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~enfeeder\, mda_vga_video|b_out[0]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~en\, mda_vga_video|b_out[0]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~5\, mda_vga_video|b_out[0]~5, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~6\, mda_vga_video|b_out[0]~6, schematic, 1
instance = comp, \mda_vga_video|b_out[0]~7\, mda_vga_video|b_out[0]~7, schematic, 1
instance = comp, \cga_vga_video|b_out[1]~enfeeder\, cga_vga_video|b_out[1]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|b_out[1]~en\, cga_vga_video|b_out[1]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~20\, cga_vga_video|RESULT~20, schematic, 1
instance = comp, \cga_vga_video|b_out[1]~reg0\, cga_vga_video|b_out[1]~reg0, schematic, 1
instance = comp, \hgc_vga_video|b_out[1]~reg0\, hgc_vga_video|b_out[1]~reg0, schematic, 1
instance = comp, \hgc_vga_video|b_out[1]~enfeeder\, hgc_vga_video|b_out[1]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|b_out[1]~en\, hgc_vga_video|b_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~8\, mda_vga_video|b_out[1]~8, schematic, 1
instance = comp, \ega_vga_video|RESULT~8\, ega_vga_video|RESULT~8, schematic, 1
instance = comp, \ega_vga_video|b_out[1]~reg0\, ega_vga_video|b_out[1]~reg0, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~reg0\, mda_vga_video|b_out[1]~reg0, schematic, 1
instance = comp, \ega_vga_video|b_out[1]~enfeeder\, ega_vga_video|b_out[1]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|b_out[1]~en\, ega_vga_video|b_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~enfeeder\, mda_vga_video|b_out[1]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~en\, mda_vga_video|b_out[1]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~9\, mda_vga_video|b_out[1]~9, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~10\, mda_vga_video|b_out[1]~10, schematic, 1
instance = comp, \mda_vga_video|b_out[1]~11\, mda_vga_video|b_out[1]~11, schematic, 1
instance = comp, \hgc_vga_video|RESULT~22\, hgc_vga_video|RESULT~22, schematic, 1
instance = comp, \hgc_vga_video|b_out[2]~reg0\, hgc_vga_video|b_out[2]~reg0, schematic, 1
instance = comp, \cga_vga_video|b_out[2]~enfeeder\, cga_vga_video|b_out[2]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|b_out[2]~en\, cga_vga_video|b_out[2]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~21\, cga_vga_video|RESULT~21, schematic, 1
instance = comp, \cga_vga_video|b_out[2]~reg0\, cga_vga_video|b_out[2]~reg0, schematic, 1
instance = comp, \hgc_vga_video|b_out[2]~enfeeder\, hgc_vga_video|b_out[2]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|b_out[2]~en\, hgc_vga_video|b_out[2]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~12\, mda_vga_video|b_out[2]~12, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~enfeeder\, mda_vga_video|b_out[2]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~en\, mda_vga_video|b_out[2]~en, schematic, 1
instance = comp, \ega_vga_video|b_out[2]~enfeeder\, ega_vga_video|b_out[2]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|b_out[2]~en\, ega_vga_video|b_out[2]~en, schematic, 1
instance = comp, \ega_vga_video|RESULT~9\, ega_vga_video|RESULT~9, schematic, 1
instance = comp, \ega_vga_video|b_out[2]~reg0\, ega_vga_video|b_out[2]~reg0, schematic, 1
instance = comp, \mda_vga_video|RESULT~22\, mda_vga_video|RESULT~22, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~reg0\, mda_vga_video|b_out[2]~reg0, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~13\, mda_vga_video|b_out[2]~13, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~14\, mda_vga_video|b_out[2]~14, schematic, 1
instance = comp, \mda_vga_video|b_out[2]~15\, mda_vga_video|b_out[2]~15, schematic, 1
instance = comp, \hgc_vga_video|process_5~1\, hgc_vga_video|process_5~1, schematic, 1
instance = comp, \hgc_vga_video|process_5~2\, hgc_vga_video|process_5~2, schematic, 1
instance = comp, \hgc_vga_video|process_5~3\, hgc_vga_video|process_5~3, schematic, 1
instance = comp, \hgc_vga_video|process_5~4\, hgc_vga_video|process_5~4, schematic, 1
instance = comp, \hgc_vga_video|hsync_out~reg0\, hgc_vga_video|hsync_out~reg0, schematic, 1
instance = comp, \cga_vga_video|process_5~1\, cga_vga_video|process_5~1, schematic, 1
instance = comp, \cga_vga_video|process_5~2\, cga_vga_video|process_5~2, schematic, 1
instance = comp, \cga_vga_video|process_5~3\, cga_vga_video|process_5~3, schematic, 1
instance = comp, \cga_vga_video|process_5~4\, cga_vga_video|process_5~4, schematic, 1
instance = comp, \cga_vga_video|hsync_out~reg0\, cga_vga_video|hsync_out~reg0, schematic, 1
instance = comp, \cga_vga_video|hsync_out~enfeeder\, cga_vga_video|hsync_out~enfeeder, schematic, 1
instance = comp, \cga_vga_video|hsync_out~en\, cga_vga_video|hsync_out~en, schematic, 1
instance = comp, \hgc_vga_video|hsync_out~enfeeder\, hgc_vga_video|hsync_out~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|hsync_out~en\, hgc_vga_video|hsync_out~en, schematic, 1
instance = comp, \mda_vga_video|hsync_out~1\, mda_vga_video|hsync_out~1, schematic, 1
instance = comp, \ega_vga_video|process_5~0\, ega_vga_video|process_5~0, schematic, 1
instance = comp, \ega_vga_video|process_5~1\, ega_vga_video|process_5~1, schematic, 1
instance = comp, \ega_vga_video|process_5~2\, ega_vga_video|process_5~2, schematic, 1
instance = comp, \ega_vga_video|process_5~3\, ega_vga_video|process_5~3, schematic, 1
instance = comp, \ega_vga_video|hsync_out~reg0\, ega_vga_video|hsync_out~reg0, schematic, 1
instance = comp, \mda_vga_video|process_5~1\, mda_vga_video|process_5~1, schematic, 1
instance = comp, \mda_vga_video|process_5~2\, mda_vga_video|process_5~2, schematic, 1
instance = comp, \mda_vga_video|process_5~3\, mda_vga_video|process_5~3, schematic, 1
instance = comp, \mda_vga_video|process_5~4\, mda_vga_video|process_5~4, schematic, 1
instance = comp, \mda_vga_video|hsync_out~reg0\, mda_vga_video|hsync_out~reg0, schematic, 1
instance = comp, \mda_vga_video|hsync_out~enfeeder\, mda_vga_video|hsync_out~enfeeder, schematic, 1
instance = comp, \mda_vga_video|hsync_out~en\, mda_vga_video|hsync_out~en, schematic, 1
instance = comp, \ega_vga_video|hsync_out~enfeeder\, ega_vga_video|hsync_out~enfeeder, schematic, 1
instance = comp, \ega_vga_video|hsync_out~en\, ega_vga_video|hsync_out~en, schematic, 1
instance = comp, \mda_vga_video|hsync_out~2\, mda_vga_video|hsync_out~2, schematic, 1
instance = comp, \mda_vga_video|hsync_out~3\, mda_vga_video|hsync_out~3, schematic, 1
instance = comp, \mda_vga_video|hsync_out~4\, mda_vga_video|hsync_out~4, schematic, 1
instance = comp, \ega_vga_video|process_4~0\, ega_vga_video|process_4~0, schematic, 1
instance = comp, \ega_vga_video|process_4~1\, ega_vga_video|process_4~1, schematic, 1
instance = comp, \ega_vga_video|vsync_out~reg0\, ega_vga_video|vsync_out~reg0, schematic, 1
instance = comp, \mda_vga_video|vsync_out~enfeeder\, mda_vga_video|vsync_out~enfeeder, schematic, 1
instance = comp, \mda_vga_video|vsync_out~en\, mda_vga_video|vsync_out~en, schematic, 1
instance = comp, \ega_vga_video|vsync_out~enfeeder\, ega_vga_video|vsync_out~enfeeder, schematic, 1
instance = comp, \ega_vga_video|vsync_out~en\, ega_vga_video|vsync_out~en, schematic, 1
instance = comp, \mda_vga_video|process_4~0\, mda_vga_video|process_4~0, schematic, 1
instance = comp, \mda_vga_video|process_4~1\, mda_vga_video|process_4~1, schematic, 1
instance = comp, \mda_vga_video|vsync_out~reg0\, mda_vga_video|vsync_out~reg0, schematic, 1
instance = comp, \mda_vga_video|vsync_out~2\, mda_vga_video|vsync_out~2, schematic, 1
instance = comp, \hgc_vga_video|process_4~0\, hgc_vga_video|process_4~0, schematic, 1
instance = comp, \hgc_vga_video|process_4~1\, hgc_vga_video|process_4~1, schematic, 1
instance = comp, \hgc_vga_video|vsync_out~reg0\, hgc_vga_video|vsync_out~reg0, schematic, 1
instance = comp, \hgc_vga_video|vsync_out~enfeeder\, hgc_vga_video|vsync_out~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|vsync_out~en\, hgc_vga_video|vsync_out~en, schematic, 1
instance = comp, \cga_vga_video|process_4~0\, cga_vga_video|process_4~0, schematic, 1
instance = comp, \cga_vga_video|vsync_out~reg0\, cga_vga_video|vsync_out~reg0, schematic, 1
instance = comp, \cga_vga_video|vsync_out~enfeeder\, cga_vga_video|vsync_out~enfeeder, schematic, 1
instance = comp, \cga_vga_video|vsync_out~en\, cga_vga_video|vsync_out~en, schematic, 1
instance = comp, \mda_vga_video|vsync_out~1\, mda_vga_video|vsync_out~1, schematic, 1
instance = comp, \mda_vga_video|vsync_out~3\, mda_vga_video|vsync_out~3, schematic, 1
instance = comp, \mda_vga_video|vsync_out~4\, mda_vga_video|vsync_out~4, schematic, 1
instance = comp, \hgc_vga_video|r_out[3]~enfeeder\, hgc_vga_video|r_out[3]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|r_out[3]~en\, hgc_vga_video|r_out[3]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~22\, cga_vga_video|RESULT~22, schematic, 1
instance = comp, \cga_vga_video|r_out[3]~reg0\, cga_vga_video|r_out[3]~reg0, schematic, 1
instance = comp, \cga_vga_video|r_out[3]~enfeeder\, cga_vga_video|r_out[3]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|r_out[3]~en\, cga_vga_video|r_out[3]~en, schematic, 1
instance = comp, \hgc_vga_video|RESULT~26\, hgc_vga_video|RESULT~26, schematic, 1
instance = comp, \hgc_vga_video|r_out[3]~reg0\, hgc_vga_video|r_out[3]~reg0, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~16\, mda_vga_video|r_out[3]~16, schematic, 1
instance = comp, \mda_vga_video|RESULT~26\, mda_vga_video|RESULT~26, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~reg0\, mda_vga_video|r_out[3]~reg0, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~enfeeder\, mda_vga_video|r_out[3]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~en\, mda_vga_video|r_out[3]~en, schematic, 1
instance = comp, \ega_vga_video|RESULT~10\, ega_vga_video|RESULT~10, schematic, 1
instance = comp, \ega_vga_video|r_out[3]~reg0\, ega_vga_video|r_out[3]~reg0, schematic, 1
instance = comp, \ega_vga_video|r_out[3]~enfeeder\, ega_vga_video|r_out[3]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|r_out[3]~en\, ega_vga_video|r_out[3]~en, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~17\, mda_vga_video|r_out[3]~17, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~18\, mda_vga_video|r_out[3]~18, schematic, 1
instance = comp, \mda_vga_video|r_out[3]~19\, mda_vga_video|r_out[3]~19, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~enfeeder\, mda_vga_video|g_out[3]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~en\, mda_vga_video|g_out[3]~en, schematic, 1
instance = comp, \mda_vga_video|green_pixel~1\, mda_vga_video|green_pixel~1, schematic, 1
instance = comp, \mda_vga_video|RESULT~27\, mda_vga_video|RESULT~27, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~reg0\, mda_vga_video|g_out[3]~reg0, schematic, 1
instance = comp, \ega_vga_video|RESULT~11\, ega_vga_video|RESULT~11, schematic, 1
instance = comp, \ega_vga_video|g_out[3]~reg0\, ega_vga_video|g_out[3]~reg0, schematic, 1
instance = comp, \ega_vga_video|g_out[3]~enfeeder\, ega_vga_video|g_out[3]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|g_out[3]~en\, ega_vga_video|g_out[3]~en, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~17\, mda_vga_video|g_out[3]~17, schematic, 1
instance = comp, \cga_vga_video|RESULT~23\, cga_vga_video|RESULT~23, schematic, 1
instance = comp, \cga_vga_video|g_out[3]~reg0\, cga_vga_video|g_out[3]~reg0, schematic, 1
instance = comp, \hgc_vga_video|g_out[3]~enfeeder\, hgc_vga_video|g_out[3]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|g_out[3]~en\, hgc_vga_video|g_out[3]~en, schematic, 1
instance = comp, \cga_vga_video|g_out[3]~enfeeder\, cga_vga_video|g_out[3]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|g_out[3]~en\, cga_vga_video|g_out[3]~en, schematic, 1
instance = comp, \hgc_vga_video|RESULT~27\, hgc_vga_video|RESULT~27, schematic, 1
instance = comp, \hgc_vga_video|g_out[3]~reg0\, hgc_vga_video|g_out[3]~reg0, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~16\, mda_vga_video|g_out[3]~16, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~18\, mda_vga_video|g_out[3]~18, schematic, 1
instance = comp, \mda_vga_video|g_out[3]~19\, mda_vga_video|g_out[3]~19, schematic, 1
instance = comp, \ega_vga_video|b_out[3]~enfeeder\, ega_vga_video|b_out[3]~enfeeder, schematic, 1
instance = comp, \ega_vga_video|b_out[3]~en\, ega_vga_video|b_out[3]~en, schematic, 1
instance = comp, \mda_vga_video|RESULT~23\, mda_vga_video|RESULT~23, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~reg0\, mda_vga_video|b_out[3]~reg0, schematic, 1
instance = comp, \ega_vga_video|RESULT~12\, ega_vga_video|RESULT~12, schematic, 1
instance = comp, \ega_vga_video|b_out[3]~reg0\, ega_vga_video|b_out[3]~reg0, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~enfeeder\, mda_vga_video|b_out[3]~enfeeder, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~en\, mda_vga_video|b_out[3]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~17\, mda_vga_video|b_out[3]~17, schematic, 1
instance = comp, \hgc_vga_video|RESULT~23\, hgc_vga_video|RESULT~23, schematic, 1
instance = comp, \hgc_vga_video|b_out[3]~reg0\, hgc_vga_video|b_out[3]~reg0, schematic, 1
instance = comp, \cga_vga_video|b_out[3]~enfeeder\, cga_vga_video|b_out[3]~enfeeder, schematic, 1
instance = comp, \cga_vga_video|b_out[3]~en\, cga_vga_video|b_out[3]~en, schematic, 1
instance = comp, \cga_vga_video|RESULT~24\, cga_vga_video|RESULT~24, schematic, 1
instance = comp, \cga_vga_video|b_out[3]~reg0\, cga_vga_video|b_out[3]~reg0, schematic, 1
instance = comp, \hgc_vga_video|b_out[3]~enfeeder\, hgc_vga_video|b_out[3]~enfeeder, schematic, 1
instance = comp, \hgc_vga_video|b_out[3]~en\, hgc_vga_video|b_out[3]~en, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~16\, mda_vga_video|b_out[3]~16, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~18\, mda_vga_video|b_out[3]~18, schematic, 1
instance = comp, \mda_vga_video|b_out[3]~19\, mda_vga_video|b_out[3]~19, schematic, 1
instance = comp, \cga_ram_in|process_0~0\, cga_ram_in|process_0~0, schematic, 1
instance = comp, \cga_ram_in|process_0~1\, cga_ram_in|process_0~1, schematic, 1
instance = comp, \cga_genlock|process_11~2\, cga_genlock|process_11~2, schematic, 1
instance = comp, \cga_genlock|wren\, cga_genlock|wren, schematic, 1
instance = comp, \cga_ram_in|process_0~2\, cga_ram_in|process_0~2, schematic, 1
instance = comp, \cga_sram|Selector67~0\, cga_sram|Selector67~0, schematic, 1
instance = comp, \cga_sram|store_col~18\, cga_sram|store_col~18, schematic, 1
instance = comp, \cga_sram|store_col~19\, cga_sram|store_col~19, schematic, 1
instance = comp, \cga_sram|store_col[7]\, cga_sram|store_col[7], schematic, 1
instance = comp, \cga_sram|store_col~12\, cga_sram|store_col~12, schematic, 1
instance = comp, \cga_sram|store_col~13\, cga_sram|store_col~13, schematic, 1
instance = comp, \cga_sram|store_col[6]\, cga_sram|store_col[6], schematic, 1
instance = comp, \cga_sram|store_col~14\, cga_sram|store_col~14, schematic, 1
instance = comp, \cga_sram|store_col~15\, cga_sram|store_col~15, schematic, 1
instance = comp, \cga_sram|store_col[5]\, cga_sram|store_col[5], schematic, 1
instance = comp, \cga_sram|store_col~10\, cga_sram|store_col~10, schematic, 1
instance = comp, \cga_sram|store_col~11\, cga_sram|store_col~11, schematic, 1
instance = comp, \cga_sram|store_col[4]\, cga_sram|store_col[4], schematic, 1
instance = comp, \cga_sram|store_col~3\, cga_sram|store_col~3, schematic, 1
instance = comp, \cga_sram|store_col[0]\, cga_sram|store_col[0], schematic, 1
instance = comp, \cga_sram|store_col~6\, cga_sram|store_col~6, schematic, 1
instance = comp, \cga_sram|store_col~7\, cga_sram|store_col~7, schematic, 1
instance = comp, \cga_sram|store_col[2]\, cga_sram|store_col[2], schematic, 1
instance = comp, \cga_sram|store_col~8\, cga_sram|store_col~8, schematic, 1
instance = comp, \cga_sram|store_col~9\, cga_sram|store_col~9, schematic, 1
instance = comp, \cga_sram|store_col[3]~feeder\, cga_sram|store_col[3]~feeder, schematic, 1
instance = comp, \cga_sram|store_col[3]\, cga_sram|store_col[3], schematic, 1
instance = comp, \cga_sram|store_col~4\, cga_sram|store_col~4, schematic, 1
instance = comp, \cga_sram|store_col~5\, cga_sram|store_col~5, schematic, 1
instance = comp, \cga_sram|store_col[1]~feeder\, cga_sram|store_col[1]~feeder, schematic, 1
instance = comp, \cga_sram|store_col[1]\, cga_sram|store_col[1], schematic, 1
instance = comp, \cga_ram_in|LessThan1~0\, cga_ram_in|LessThan1~0, schematic, 1
instance = comp, \cga_ram_in|LessThan1~1\, cga_ram_in|LessThan1~1, schematic, 1
instance = comp, \cga_sram|store_col~16\, cga_sram|store_col~16, schematic, 1
instance = comp, \cga_sram|store_col~17\, cga_sram|store_col~17, schematic, 1
instance = comp, \cga_sram|store_col[8]\, cga_sram|store_col[8], schematic, 1
instance = comp, \cga_ram_in|LessThan1~2\, cga_ram_in|LessThan1~2, schematic, 1
instance = comp, \cga_genlock|Equal1~0\, cga_genlock|Equal1~0, schematic, 1
instance = comp, \cga_genlock|Equal2~0\, cga_genlock|Equal2~0, schematic, 1
instance = comp, \SG~input\, SG~input, schematic, 1
instance = comp, \cga_genlock|i~14\, cga_genlock|i~14, schematic, 1
instance = comp, \cga_genlock|process_17:i[0]\, cga_genlock|\process_17:i[0], schematic, 1
instance = comp, \cga_genlock|i~12\, cga_genlock|i~12, schematic, 1
instance = comp, \cga_genlock|i~13\, cga_genlock|i~13, schematic, 1
instance = comp, \cga_genlock|process_17:i[1]\, cga_genlock|\process_17:i[1], schematic, 1
instance = comp, \cga_genlock|i~15\, cga_genlock|i~15, schematic, 1
instance = comp, \cga_genlock|process_17:i[2]\, cga_genlock|\process_17:i[2], schematic, 1
instance = comp, \cga_genlock|sample_adj[0]\, cga_genlock|sample_adj[0], schematic, 1
instance = comp, \cga_genlock|Add7~0\, cga_genlock|Add7~0, schematic, 1
instance = comp, \cga_genlock|sample_adj[1]\, cga_genlock|sample_adj[1], schematic, 1
instance = comp, \cga_genlock|LessThan17~0\, cga_genlock|LessThan17~0, schematic, 1
instance = comp, \cga_genlock|Add19~0\, cga_genlock|Add19~0, schematic, 1
instance = comp, \cga_genlock|i~25\, cga_genlock|i~25, schematic, 1
instance = comp, \cga_genlock|process_17:i[3]\, cga_genlock|\process_17:i[3], schematic, 1
instance = comp, \cga_genlock|LessThan17~1\, cga_genlock|LessThan17~1, schematic, 1
instance = comp, \cga_genlock|rgbi[0]\, cga_genlock|rgbi[0], schematic, 1
instance = comp, \cga_genlock|pixel[4]~feeder\, cga_genlock|pixel[4]~feeder, schematic, 1
instance = comp, \cga_genlock|pixel[4]\, cga_genlock|pixel[4], schematic, 1
instance = comp, \PB~input\, PB~input, schematic, 1
instance = comp, \cga_genlock|i~22\, cga_genlock|i~22, schematic, 1
instance = comp, \cga_genlock|process_16:i[0]\, cga_genlock|\process_16:i[0], schematic, 1
instance = comp, \cga_genlock|i~20\, cga_genlock|i~20, schematic, 1
instance = comp, \cga_genlock|i~21\, cga_genlock|i~21, schematic, 1
instance = comp, \cga_genlock|process_16:i[1]\, cga_genlock|\process_16:i[1], schematic, 1
instance = comp, \cga_genlock|Add18~0\, cga_genlock|Add18~0, schematic, 1
instance = comp, \cga_genlock|i~27\, cga_genlock|i~27, schematic, 1
instance = comp, \cga_genlock|process_16:i[2]\, cga_genlock|\process_16:i[2], schematic, 1
instance = comp, \cga_genlock|i~23\, cga_genlock|i~23, schematic, 1
instance = comp, \cga_genlock|process_16:i[3]\, cga_genlock|\process_16:i[3], schematic, 1
instance = comp, \cga_genlock|LessThan16~0\, cga_genlock|LessThan16~0, schematic, 1
instance = comp, \cga_genlock|LessThan16~1\, cga_genlock|LessThan16~1, schematic, 1
instance = comp, \cga_genlock|rgbi[1]\, cga_genlock|rgbi[1], schematic, 1
instance = comp, \cga_genlock|pixel[1]~feeder\, cga_genlock|pixel[1]~feeder, schematic, 1
instance = comp, \cga_genlock|pixel[1]\, cga_genlock|pixel[1], schematic, 1
instance = comp, \PR~input\, PR~input, schematic, 1
instance = comp, \cga_genlock|i~10\, cga_genlock|i~10, schematic, 1
instance = comp, \cga_genlock|i[0]\, cga_genlock|i[0], schematic, 1
instance = comp, \cga_genlock|i~8\, cga_genlock|i~8, schematic, 1
instance = comp, \cga_genlock|i~9\, cga_genlock|i~9, schematic, 1
instance = comp, \cga_genlock|i[1]\, cga_genlock|i[1], schematic, 1
instance = comp, \cga_genlock|i~24\, cga_genlock|i~24, schematic, 1
instance = comp, \cga_genlock|i[2]\, cga_genlock|i[2], schematic, 1
instance = comp, \cga_genlock|LessThan14~0\, cga_genlock|LessThan14~0, schematic, 1
instance = comp, \cga_genlock|Add16~0\, cga_genlock|Add16~0, schematic, 1
instance = comp, \cga_genlock|i~11\, cga_genlock|i~11, schematic, 1
instance = comp, \cga_genlock|i[3]\, cga_genlock|i[3], schematic, 1
instance = comp, \cga_genlock|LessThan14~1\, cga_genlock|LessThan14~1, schematic, 1
instance = comp, \cga_genlock|rgbi[3]\, cga_genlock|rgbi[3], schematic, 1
instance = comp, \PG~input\, PG~input, schematic, 1
instance = comp, \cga_genlock|i~18\, cga_genlock|i~18, schematic, 1
instance = comp, \cga_genlock|process_15:i[0]\, cga_genlock|\process_15:i[0], schematic, 1
instance = comp, \cga_genlock|i~16\, cga_genlock|i~16, schematic, 1
instance = comp, \cga_genlock|i~17\, cga_genlock|i~17, schematic, 1
instance = comp, \cga_genlock|process_15:i[1]\, cga_genlock|\process_15:i[1], schematic, 1
instance = comp, \cga_genlock|LessThan15~0\, cga_genlock|LessThan15~0, schematic, 1
instance = comp, \cga_genlock|i~26\, cga_genlock|i~26, schematic, 1
instance = comp, \cga_genlock|process_15:i[2]\, cga_genlock|\process_15:i[2], schematic, 1
instance = comp, \cga_genlock|Add17~0\, cga_genlock|Add17~0, schematic, 1
instance = comp, \cga_genlock|i~19\, cga_genlock|i~19, schematic, 1
instance = comp, \cga_genlock|process_15:i[3]\, cga_genlock|\process_15:i[3], schematic, 1
instance = comp, \cga_genlock|LessThan15~1\, cga_genlock|LessThan15~1, schematic, 1
instance = comp, \cga_genlock|rgbi[2]\, cga_genlock|rgbi[2], schematic, 1
instance = comp, \cga_genlock|Mux3~0\, cga_genlock|Mux3~0, schematic, 1
instance = comp, \cga_genlock|pixel[2]\, cga_genlock|pixel[2], schematic, 1
instance = comp, \cga_genlock|Mux2~0\, cga_genlock|Mux2~0, schematic, 1
instance = comp, \cga_genlock|pixel[3]\, cga_genlock|pixel[3], schematic, 1
instance = comp, \cga_genlock|pixel[5]~feeder\, cga_genlock|pixel[5]~feeder, schematic, 1
instance = comp, \cga_genlock|pixel[5]\, cga_genlock|pixel[5], schematic, 1
instance = comp, \cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0\, cga_ram_in|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \cga_sram|Selector52~0\, cga_sram|Selector52~0, schematic, 1
instance = comp, \cga_sram|SramDat[15]~enfeeder\, cga_sram|SramDat[15]~enfeeder, schematic, 1
instance = comp, \cga_sram|SramDat[15]~en\, cga_sram|SramDat[15]~en, schematic, 1
instance = comp, \hgc_ram_in|process_0~3\, hgc_ram_in|process_0~3, schematic, 1
instance = comp, \hgc_ram_in|process_0~5\, hgc_ram_in|process_0~5, schematic, 1
instance = comp, \hgc_genlock|process_12~3\, hgc_genlock|process_12~3, schematic, 1
instance = comp, \hgc_genlock|process_12~4\, hgc_genlock|process_12~4, schematic, 1
instance = comp, \hgc_genlock|wren\, hgc_genlock|wren, schematic, 1
instance = comp, \hgc_ram_in|process_0~4\, hgc_ram_in|process_0~4, schematic, 1
instance = comp, \hgc_sram|Selector67~0\, hgc_sram|Selector67~0, schematic, 1
instance = comp, \hgc_sram|store_col~27\, hgc_sram|store_col~27, schematic, 1
instance = comp, \hgc_sram|store_col~36\, hgc_sram|store_col~36, schematic, 1
instance = comp, \hgc_sram|store_col[7]~20\, hgc_sram|store_col[7]~20, schematic, 1
instance = comp, \hgc_sram|store_col[8]\, hgc_sram|store_col[8], schematic, 1
instance = comp, \hgc_sram|store_col~28\, hgc_sram|store_col~28, schematic, 1
instance = comp, \hgc_sram|store_col~37\, hgc_sram|store_col~37, schematic, 1
instance = comp, \hgc_sram|store_col[7]\, hgc_sram|store_col[7], schematic, 1
instance = comp, \hgc_sram|store_col~24\, hgc_sram|store_col~24, schematic, 1
instance = comp, \hgc_sram|store_col~33\, hgc_sram|store_col~33, schematic, 1
instance = comp, \hgc_sram|store_col[4]\, hgc_sram|store_col[4], schematic, 1
instance = comp, \hgc_sram|store_col~23\, hgc_sram|store_col~23, schematic, 1
instance = comp, \hgc_sram|store_col~32\, hgc_sram|store_col~32, schematic, 1
instance = comp, \hgc_sram|store_col[3]\, hgc_sram|store_col[3], schematic, 1
instance = comp, \hgc_sram|store_col~29\, hgc_sram|store_col~29, schematic, 1
instance = comp, \hgc_sram|store_col[0]\, hgc_sram|store_col[0], schematic, 1
instance = comp, \hgc_sram|store_col~21\, hgc_sram|store_col~21, schematic, 1
instance = comp, \hgc_sram|store_col~30\, hgc_sram|store_col~30, schematic, 1
instance = comp, \hgc_sram|store_col[1]\, hgc_sram|store_col[1], schematic, 1
instance = comp, \hgc_sram|store_col~22\, hgc_sram|store_col~22, schematic, 1
instance = comp, \hgc_sram|store_col~31\, hgc_sram|store_col~31, schematic, 1
instance = comp, \hgc_sram|store_col[2]\, hgc_sram|store_col[2], schematic, 1
instance = comp, \hgc_ram_in|LessThan1~0\, hgc_ram_in|LessThan1~0, schematic, 1
instance = comp, \hgc_sram|store_col~26\, hgc_sram|store_col~26, schematic, 1
instance = comp, \hgc_sram|store_col~35\, hgc_sram|store_col~35, schematic, 1
instance = comp, \hgc_sram|store_col[5]\, hgc_sram|store_col[5], schematic, 1
instance = comp, \hgc_sram|store_col~25\, hgc_sram|store_col~25, schematic, 1
instance = comp, \hgc_sram|store_col~34\, hgc_sram|store_col~34, schematic, 1
instance = comp, \hgc_sram|store_col[6]\, hgc_sram|store_col[6], schematic, 1
instance = comp, \hgc_ram_in|LessThan1~1\, hgc_ram_in|LessThan1~1, schematic, 1
instance = comp, \hgc_ram_in|LessThan1~2\, hgc_ram_in|LessThan1~2, schematic, 1
instance = comp, \hgc_genlock|Add7~0\, hgc_genlock|Add7~0, schematic, 1
instance = comp, \hgc_genlock|sample_adj[1]\, hgc_genlock|sample_adj[1], schematic, 1
instance = comp, \hgc_genlock|i~11\, hgc_genlock|i~11, schematic, 1
instance = comp, \hgc_genlock|process_16:i[0]\, hgc_genlock|\process_16:i[0], schematic, 1
instance = comp, \hgc_genlock|i~10\, hgc_genlock|i~10, schematic, 1
instance = comp, \hgc_genlock|process_16:i[1]\, hgc_genlock|\process_16:i[1], schematic, 1
instance = comp, \hgc_genlock|i~8\, hgc_genlock|i~8, schematic, 1
instance = comp, \hgc_genlock|i~13\, hgc_genlock|i~13, schematic, 1
instance = comp, \hgc_genlock|process_16:i[2]\, hgc_genlock|\process_16:i[2], schematic, 1
instance = comp, \hgc_genlock|Add18~0\, hgc_genlock|Add18~0, schematic, 1
instance = comp, \hgc_genlock|i~9\, hgc_genlock|i~9, schematic, 1
instance = comp, \hgc_genlock|process_16:i[3]\, hgc_genlock|\process_16:i[3], schematic, 1
instance = comp, \hgc_genlock|sample_adj[0]\, hgc_genlock|sample_adj[0], schematic, 1
instance = comp, \hgc_genlock|LessThan15~0\, hgc_genlock|LessThan15~0, schematic, 1
instance = comp, \hgc_genlock|LessThan15~1\, hgc_genlock|LessThan15~1, schematic, 1
instance = comp, \hgc_genlock|LessThan15~2\, hgc_genlock|LessThan15~2, schematic, 1
instance = comp, \hgc_genlock|vi[0]~0\, hgc_genlock|vi[0]~0, schematic, 1
instance = comp, \hgc_genlock|vi[0]\, hgc_genlock|vi[0], schematic, 1
instance = comp, \hgc_genlock|pixel[4]~feeder\, hgc_genlock|pixel[4]~feeder, schematic, 1
instance = comp, \hgc_genlock|Equal3~0\, hgc_genlock|Equal3~0, schematic, 1
instance = comp, \hgc_genlock|pixel[4]\, hgc_genlock|pixel[4], schematic, 1
instance = comp, \SB~input\, SB~input, schematic, 1
instance = comp, \hgc_genlock|i~7\, hgc_genlock|i~7, schematic, 1
instance = comp, \hgc_genlock|i[0]\, hgc_genlock|i[0], schematic, 1
instance = comp, \hgc_genlock|i~6\, hgc_genlock|i~6, schematic, 1
instance = comp, \hgc_genlock|i[1]\, hgc_genlock|i[1], schematic, 1
instance = comp, \hgc_genlock|i~4\, hgc_genlock|i~4, schematic, 1
instance = comp, \hgc_genlock|i~12\, hgc_genlock|i~12, schematic, 1
instance = comp, \hgc_genlock|i[2]\, hgc_genlock|i[2], schematic, 1
instance = comp, \hgc_genlock|LessThan14~0\, hgc_genlock|LessThan14~0, schematic, 1
instance = comp, \hgc_genlock|Add17~0\, hgc_genlock|Add17~0, schematic, 1
instance = comp, \hgc_genlock|i~5\, hgc_genlock|i~5, schematic, 1
instance = comp, \hgc_genlock|i[3]\, hgc_genlock|i[3], schematic, 1
instance = comp, \hgc_genlock|LessThan14~1\, hgc_genlock|LessThan14~1, schematic, 1
instance = comp, \hgc_genlock|LessThan14~2\, hgc_genlock|LessThan14~2, schematic, 1
instance = comp, \hgc_genlock|vi[1]\, hgc_genlock|vi[1], schematic, 1
instance = comp, \hgc_genlock|pixel[5]~feeder\, hgc_genlock|pixel[5]~feeder, schematic, 1
instance = comp, \hgc_genlock|pixel[5]\, hgc_genlock|pixel[5], schematic, 1
instance = comp, \hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0\, hgc_ram_in|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \hgc_sram|Selector52~0\, hgc_sram|Selector52~0, schematic, 1
instance = comp, \hgc_sram|SramDat[15]~en\, hgc_sram|SramDat[15]~en, schematic, 1
instance = comp, \ega_sram|SramDat[15]~32\, ega_sram|SramDat[15]~32, schematic, 1
instance = comp, \mda_genlock|process_11~0\, mda_genlock|process_11~0, schematic, 1
instance = comp, \mda_genlock|process_11~1\, mda_genlock|process_11~1, schematic, 1
instance = comp, \mda_genlock|wren\, mda_genlock|wren, schematic, 1
instance = comp, \mda_ram_in|process_0~3\, mda_ram_in|process_0~3, schematic, 1
instance = comp, \mda_ram_in|process_0~5\, mda_ram_in|process_0~5, schematic, 1
instance = comp, \mda_ram_in|process_0~4\, mda_ram_in|process_0~4, schematic, 1
instance = comp, \mda_sram|Selector67~0\, mda_sram|Selector67~0, schematic, 1
instance = comp, \mda_sram|store_col~18\, mda_sram|store_col~18, schematic, 1
instance = comp, \mda_sram|store_col~19\, mda_sram|store_col~19, schematic, 1
instance = comp, \mda_sram|store_col[6]~3\, mda_sram|store_col[6]~3, schematic, 1
instance = comp, \mda_sram|store_col[7]\, mda_sram|store_col[7], schematic, 1
instance = comp, \mda_sram|store_col~14\, mda_sram|store_col~14, schematic, 1
instance = comp, \mda_sram|store_col~15\, mda_sram|store_col~15, schematic, 1
instance = comp, \mda_sram|store_col[5]\, mda_sram|store_col[5], schematic, 1
instance = comp, \mda_sram|store_col~12\, mda_sram|store_col~12, schematic, 1
instance = comp, \mda_sram|store_col~13\, mda_sram|store_col~13, schematic, 1
instance = comp, \mda_sram|store_col[6]\, mda_sram|store_col[6], schematic, 1
instance = comp, \mda_sram|store_col~10\, mda_sram|store_col~10, schematic, 1
instance = comp, \mda_sram|store_col~11\, mda_sram|store_col~11, schematic, 1
instance = comp, \mda_sram|store_col[4]\, mda_sram|store_col[4], schematic, 1
instance = comp, \mda_sram|store_col~6\, mda_sram|store_col~6, schematic, 1
instance = comp, \mda_sram|store_col~7\, mda_sram|store_col~7, schematic, 1
instance = comp, \mda_sram|store_col[2]\, mda_sram|store_col[2], schematic, 1
instance = comp, \mda_sram|store_col~1\, mda_sram|store_col~1, schematic, 1
instance = comp, \mda_sram|store_col~2\, mda_sram|store_col~2, schematic, 1
instance = comp, \mda_sram|store_col[0]\, mda_sram|store_col[0], schematic, 1
instance = comp, \mda_sram|store_col~8\, mda_sram|store_col~8, schematic, 1
instance = comp, \mda_sram|store_col~9\, mda_sram|store_col~9, schematic, 1
instance = comp, \mda_sram|store_col[3]\, mda_sram|store_col[3], schematic, 1
instance = comp, \mda_sram|store_col~4\, mda_sram|store_col~4, schematic, 1
instance = comp, \mda_sram|store_col~5\, mda_sram|store_col~5, schematic, 1
instance = comp, \mda_sram|store_col[1]~feeder\, mda_sram|store_col[1]~feeder, schematic, 1
instance = comp, \mda_sram|store_col[1]\, mda_sram|store_col[1], schematic, 1
instance = comp, \mda_ram_in|LessThan1~0\, mda_ram_in|LessThan1~0, schematic, 1
instance = comp, \mda_ram_in|LessThan1~1\, mda_ram_in|LessThan1~1, schematic, 1
instance = comp, \mda_sram|store_col~16\, mda_sram|store_col~16, schematic, 1
instance = comp, \mda_sram|store_col~17\, mda_sram|store_col~17, schematic, 1
instance = comp, \mda_sram|store_col[8]\, mda_sram|store_col[8], schematic, 1
instance = comp, \mda_ram_in|LessThan1~2\, mda_ram_in|LessThan1~2, schematic, 1
instance = comp, \mda_genlock|i~11\, mda_genlock|i~11, schematic, 1
instance = comp, \mda_genlock|process_15:i[0]\, mda_genlock|\process_15:i[0], schematic, 1
instance = comp, \mda_genlock|i~10\, mda_genlock|i~10, schematic, 1
instance = comp, \mda_genlock|process_15:i[1]\, mda_genlock|\process_15:i[1], schematic, 1
instance = comp, \mda_genlock|i~8\, mda_genlock|i~8, schematic, 1
instance = comp, \mda_genlock|i~13\, mda_genlock|i~13, schematic, 1
instance = comp, \mda_genlock|process_15:i[2]\, mda_genlock|\process_15:i[2], schematic, 1
instance = comp, \mda_genlock|Add17~0\, mda_genlock|Add17~0, schematic, 1
instance = comp, \mda_genlock|i~9\, mda_genlock|i~9, schematic, 1
instance = comp, \mda_genlock|process_15:i[3]\, mda_genlock|\process_15:i[3], schematic, 1
instance = comp, \mda_genlock|sample_adj[0]\, mda_genlock|sample_adj[0], schematic, 1
instance = comp, \mda_genlock|LessThan15~0\, mda_genlock|LessThan15~0, schematic, 1
instance = comp, \mda_genlock|Add7~0\, mda_genlock|Add7~0, schematic, 1
instance = comp, \mda_genlock|sample_adj[1]\, mda_genlock|sample_adj[1], schematic, 1
instance = comp, \mda_genlock|LessThan15~1\, mda_genlock|LessThan15~1, schematic, 1
instance = comp, \mda_genlock|LessThan15~2\, mda_genlock|LessThan15~2, schematic, 1
instance = comp, \mda_genlock|vi[0]\, mda_genlock|vi[0], schematic, 1
instance = comp, \mda_genlock|pixel[4]~feeder\, mda_genlock|pixel[4]~feeder, schematic, 1
instance = comp, \mda_genlock|Equal2~0\, mda_genlock|Equal2~0, schematic, 1
instance = comp, \mda_genlock|pixel[4]\, mda_genlock|pixel[4], schematic, 1
instance = comp, \mda_genlock|i~7\, mda_genlock|i~7, schematic, 1
instance = comp, \mda_genlock|i[0]\, mda_genlock|i[0], schematic, 1
instance = comp, \mda_genlock|i~6\, mda_genlock|i~6, schematic, 1
instance = comp, \mda_genlock|i[1]\, mda_genlock|i[1], schematic, 1
instance = comp, \mda_genlock|i~4\, mda_genlock|i~4, schematic, 1
instance = comp, \mda_genlock|i~12\, mda_genlock|i~12, schematic, 1
instance = comp, \mda_genlock|i[2]\, mda_genlock|i[2], schematic, 1
instance = comp, \mda_genlock|Add16~0\, mda_genlock|Add16~0, schematic, 1
instance = comp, \mda_genlock|i~5\, mda_genlock|i~5, schematic, 1
instance = comp, \mda_genlock|i[3]\, mda_genlock|i[3], schematic, 1
instance = comp, \mda_genlock|LessThan14~0\, mda_genlock|LessThan14~0, schematic, 1
instance = comp, \mda_genlock|LessThan14~1\, mda_genlock|LessThan14~1, schematic, 1
instance = comp, \mda_genlock|LessThan14~2\, mda_genlock|LessThan14~2, schematic, 1
instance = comp, \mda_genlock|vi[1]\, mda_genlock|vi[1], schematic, 1
instance = comp, \mda_genlock|pixel[5]~feeder\, mda_genlock|pixel[5]~feeder, schematic, 1
instance = comp, \mda_genlock|pixel[5]\, mda_genlock|pixel[5], schematic, 1
instance = comp, \mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0\, mda_ram_in|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \ega_genlock|process_11~1\, ega_genlock|process_11~1, schematic, 1
instance = comp, \ega_genlock|wren\, ega_genlock|wren, schematic, 1
instance = comp, \ega_ram_in|process_0~0\, ega_ram_in|process_0~0, schematic, 1
instance = comp, \ega_ram_in|process_0~1\, ega_ram_in|process_0~1, schematic, 1
instance = comp, \ega_ram_in|process_0~2\, ega_ram_in|process_0~2, schematic, 1
instance = comp, \ega_sram|Selector67~0\, ega_sram|Selector67~0, schematic, 1
instance = comp, \ega_sram|store_col~18\, ega_sram|store_col~18, schematic, 1
instance = comp, \ega_sram|store_col~19\, ega_sram|store_col~19, schematic, 1
instance = comp, \ega_sram|store_col[7]\, ega_sram|store_col[7], schematic, 1
instance = comp, \ega_sram|store_col~16\, ega_sram|store_col~16, schematic, 1
instance = comp, \ega_sram|store_col~17\, ega_sram|store_col~17, schematic, 1
instance = comp, \ega_sram|store_col[8]\, ega_sram|store_col[8], schematic, 1
instance = comp, \ega_sram|store_col~10\, ega_sram|store_col~10, schematic, 1
instance = comp, \ega_sram|store_col~11\, ega_sram|store_col~11, schematic, 1
instance = comp, \ega_sram|store_col[4]\, ega_sram|store_col[4], schematic, 1
instance = comp, \ega_sram|store_col~14\, ega_sram|store_col~14, schematic, 1
instance = comp, \ega_sram|store_col~15\, ega_sram|store_col~15, schematic, 1
instance = comp, \ega_sram|store_col[5]\, ega_sram|store_col[5], schematic, 1
instance = comp, \ega_sram|store_col~12\, ega_sram|store_col~12, schematic, 1
instance = comp, \ega_sram|store_col~13\, ega_sram|store_col~13, schematic, 1
instance = comp, \ega_sram|store_col[6]\, ega_sram|store_col[6], schematic, 1
instance = comp, \ega_sram|store_col~4\, ega_sram|store_col~4, schematic, 1
instance = comp, \ega_sram|store_col~5\, ega_sram|store_col~5, schematic, 1
instance = comp, \ega_sram|store_col[1]\, ega_sram|store_col[1], schematic, 1
instance = comp, \ega_sram|store_col~8\, ega_sram|store_col~8, schematic, 1
instance = comp, \ega_sram|store_col~9\, ega_sram|store_col~9, schematic, 1
instance = comp, \ega_sram|store_col[3]\, ega_sram|store_col[3], schematic, 1
instance = comp, \ega_sram|store_col~6\, ega_sram|store_col~6, schematic, 1
instance = comp, \ega_sram|store_col~7\, ega_sram|store_col~7, schematic, 1
instance = comp, \ega_sram|store_col[2]\, ega_sram|store_col[2], schematic, 1
instance = comp, \ega_sram|store_col~3\, ega_sram|store_col~3, schematic, 1
instance = comp, \ega_sram|store_col[0]\, ega_sram|store_col[0], schematic, 1
instance = comp, \ega_ram_in|LessThan1~0\, ega_ram_in|LessThan1~0, schematic, 1
instance = comp, \ega_ram_in|LessThan1~1\, ega_ram_in|LessThan1~1, schematic, 1
instance = comp, \ega_ram_in|LessThan1~2\, ega_ram_in|LessThan1~2, schematic, 1
instance = comp, \ega_genlock|i~35\, ega_genlock|i~35, schematic, 1
instance = comp, \ega_genlock|process_19:i[0]\, ega_genlock|\process_19:i[0], schematic, 1
instance = comp, \ega_genlock|i~34\, ega_genlock|i~34, schematic, 1
instance = comp, \ega_genlock|process_19:i[1]\, ega_genlock|\process_19:i[1], schematic, 1
instance = comp, \ega_genlock|i~32\, ega_genlock|i~32, schematic, 1
instance = comp, \ega_genlock|i~41\, ega_genlock|i~41, schematic, 1
instance = comp, \ega_genlock|process_19:i[2]\, ega_genlock|\process_19:i[2], schematic, 1
instance = comp, \ega_genlock|Add21~0\, ega_genlock|Add21~0, schematic, 1
instance = comp, \ega_genlock|i~33\, ega_genlock|i~33, schematic, 1
instance = comp, \ega_genlock|process_19:i[3]\, ega_genlock|\process_19:i[3], schematic, 1
instance = comp, \ega_genlock|Add6~0\, ega_genlock|Add6~0, schematic, 1
instance = comp, \ega_genlock|Add0~38\, ega_genlock|Add0~38, schematic, 1
instance = comp, \ega_genlock|peak[0]\, ega_genlock|peak[0], schematic, 1
instance = comp, \ega_genlock|Add0~0\, ega_genlock|Add0~0, schematic, 1
instance = comp, \ega_genlock|Add0~2\, ega_genlock|Add0~2, schematic, 1
instance = comp, \ega_genlock|Add0~39\, ega_genlock|Add0~39, schematic, 1
instance = comp, \ega_genlock|peak[1]\, ega_genlock|peak[1], schematic, 1
instance = comp, \ega_genlock|Add0~4\, ega_genlock|Add0~4, schematic, 1
instance = comp, \ega_genlock|Add0~40\, ega_genlock|Add0~40, schematic, 1
instance = comp, \ega_genlock|peak[2]\, ega_genlock|peak[2], schematic, 1
instance = comp, \ega_genlock|Add0~6\, ega_genlock|Add0~6, schematic, 1
instance = comp, \ega_genlock|Add0~41\, ega_genlock|Add0~41, schematic, 1
instance = comp, \ega_genlock|peak[3]\, ega_genlock|peak[3], schematic, 1
instance = comp, \ega_genlock|Add0~8\, ega_genlock|Add0~8, schematic, 1
instance = comp, \ega_genlock|Add0~42\, ega_genlock|Add0~42, schematic, 1
instance = comp, \ega_genlock|peak[4]\, ega_genlock|peak[4], schematic, 1
instance = comp, \ega_genlock|Add0~10\, ega_genlock|Add0~10, schematic, 1
instance = comp, \ega_genlock|Add0~43\, ega_genlock|Add0~43, schematic, 1
instance = comp, \ega_genlock|peak[5]\, ega_genlock|peak[5], schematic, 1
instance = comp, \ega_genlock|Add0~12\, ega_genlock|Add0~12, schematic, 1
instance = comp, \ega_genlock|Add0~44\, ega_genlock|Add0~44, schematic, 1
instance = comp, \ega_genlock|peak[6]\, ega_genlock|peak[6], schematic, 1
instance = comp, \ega_genlock|Add0~14\, ega_genlock|Add0~14, schematic, 1
instance = comp, \ega_genlock|Add0~45\, ega_genlock|Add0~45, schematic, 1
instance = comp, \ega_genlock|peak[7]\, ega_genlock|peak[7], schematic, 1
instance = comp, \ega_genlock|Add0~16\, ega_genlock|Add0~16, schematic, 1
instance = comp, \ega_genlock|Add0~46\, ega_genlock|Add0~46, schematic, 1
instance = comp, \ega_genlock|peak[8]\, ega_genlock|peak[8], schematic, 1
instance = comp, \ega_genlock|Add0~18\, ega_genlock|Add0~18, schematic, 1
instance = comp, \ega_genlock|Add0~47\, ega_genlock|Add0~47, schematic, 1
instance = comp, \ega_genlock|peak[9]\, ega_genlock|peak[9], schematic, 1
instance = comp, \ega_genlock|Add0~20\, ega_genlock|Add0~20, schematic, 1
instance = comp, \ega_genlock|Add0~48\, ega_genlock|Add0~48, schematic, 1
instance = comp, \ega_genlock|peak[10]\, ega_genlock|peak[10], schematic, 1
instance = comp, \ega_genlock|Add0~22\, ega_genlock|Add0~22, schematic, 1
instance = comp, \ega_genlock|Add0~49\, ega_genlock|Add0~49, schematic, 1
instance = comp, \ega_genlock|peak[11]\, ega_genlock|peak[11], schematic, 1
instance = comp, \ega_genlock|Add0~24\, ega_genlock|Add0~24, schematic, 1
instance = comp, \ega_genlock|Add0~50\, ega_genlock|Add0~50, schematic, 1
instance = comp, \ega_genlock|peak[12]\, ega_genlock|peak[12], schematic, 1
instance = comp, \ega_genlock|Add0~26\, ega_genlock|Add0~26, schematic, 1
instance = comp, \ega_genlock|Add0~51\, ega_genlock|Add0~51, schematic, 1
instance = comp, \ega_genlock|peak[13]\, ega_genlock|peak[13], schematic, 1
instance = comp, \ega_genlock|Add0~28\, ega_genlock|Add0~28, schematic, 1
instance = comp, \ega_genlock|Add0~52\, ega_genlock|Add0~52, schematic, 1
instance = comp, \ega_genlock|peak[14]\, ega_genlock|peak[14], schematic, 1
instance = comp, \ega_genlock|Add0~30\, ega_genlock|Add0~30, schematic, 1
instance = comp, \ega_genlock|Add0~53\, ega_genlock|Add0~53, schematic, 1
instance = comp, \ega_genlock|peak[15]\, ega_genlock|peak[15], schematic, 1
instance = comp, \ega_genlock|Add0~32\, ega_genlock|Add0~32, schematic, 1
instance = comp, \ega_genlock|Add0~37\, ega_genlock|Add0~37, schematic, 1
instance = comp, \ega_genlock|peak[16]\, ega_genlock|peak[16], schematic, 1
instance = comp, \ega_genlock|process_0~0\, ega_genlock|process_0~0, schematic, 1
instance = comp, \ega_genlock|LessThan0~2\, ega_genlock|LessThan0~2, schematic, 1
instance = comp, \ega_genlock|LessThan0~0\, ega_genlock|LessThan0~0, schematic, 1
instance = comp, \ega_genlock|LessThan0~3\, ega_genlock|LessThan0~3, schematic, 1
instance = comp, \ega_genlock|LessThan0~1\, ega_genlock|LessThan0~1, schematic, 1
instance = comp, \ega_genlock|LessThan0~4\, ega_genlock|LessThan0~4, schematic, 1
instance = comp, \ega_genlock|peak~4\, ega_genlock|peak~4, schematic, 1
instance = comp, \ega_genlock|Add0~34\, ega_genlock|Add0~34, schematic, 1
instance = comp, \ega_genlock|Add0~36\, ega_genlock|Add0~36, schematic, 1
instance = comp, \ega_genlock|peak[17]\, ega_genlock|peak[17], schematic, 1
instance = comp, \ega_genlock|adj_trg_reset~0\, ega_genlock|adj_trg_reset~0, schematic, 1
instance = comp, \ega_genlock|latch~0\, ega_genlock|latch~0, schematic, 1
instance = comp, \ega_genlock|latch\, ega_genlock|latch, schematic, 1
instance = comp, \ega_genlock|adj_trg_reset~1\, ega_genlock|adj_trg_reset~1, schematic, 1
instance = comp, \ega_genlock|adj_trg_reset\, ega_genlock|adj_trg_reset, schematic, 1
instance = comp, \ega_genlock|sample_ticks[0]\, ega_genlock|sample_ticks[0], schematic, 1
instance = comp, \ega_genlock|Add6~2\, ega_genlock|Add6~2, schematic, 1
instance = comp, \ega_genlock|sample_ticks[1]~0\, ega_genlock|sample_ticks[1]~0, schematic, 1
instance = comp, \ega_genlock|sample_ticks[1]\, ega_genlock|sample_ticks[1], schematic, 1
instance = comp, \ega_genlock|Add7~0\, ega_genlock|Add7~0, schematic, 1
instance = comp, \ega_genlock|sample_adj[1]\, ega_genlock|sample_adj[1], schematic, 1
instance = comp, \ega_genlock|sample_adj[0]~feeder\, ega_genlock|sample_adj[0]~feeder, schematic, 1
instance = comp, \ega_genlock|sample_adj[0]\, ega_genlock|sample_adj[0], schematic, 1
instance = comp, \ega_genlock|LessThan19~0\, ega_genlock|LessThan19~0, schematic, 1
instance = comp, \ega_genlock|LessThan19~1\, ega_genlock|LessThan19~1, schematic, 1
instance = comp, \ega_genlock|LessThan19~2\, ega_genlock|LessThan19~2, schematic, 1
instance = comp, \ega_genlock|rrggbb[0]\, ega_genlock|rrggbb[0], schematic, 1
instance = comp, \ega_genlock|Equal3~0\, ega_genlock|Equal3~0, schematic, 1
instance = comp, \ega_genlock|pixel[0]\, ega_genlock|pixel[0], schematic, 1
instance = comp, \ega_genlock|i~30\, ega_genlock|i~30, schematic, 1
instance = comp, \ega_genlock|process_18:i[0]\, ega_genlock|\process_18:i[0], schematic, 1
instance = comp, \ega_genlock|i~28\, ega_genlock|i~28, schematic, 1
instance = comp, \ega_genlock|i~29\, ega_genlock|i~29, schematic, 1
instance = comp, \ega_genlock|process_18:i[1]\, ega_genlock|\process_18:i[1], schematic, 1
instance = comp, \ega_genlock|i~40\, ega_genlock|i~40, schematic, 1
instance = comp, \ega_genlock|process_18:i[2]\, ega_genlock|\process_18:i[2], schematic, 1
instance = comp, \ega_genlock|Add20~0\, ega_genlock|Add20~0, schematic, 1
instance = comp, \ega_genlock|i~31\, ega_genlock|i~31, schematic, 1
instance = comp, \ega_genlock|process_18:i[3]\, ega_genlock|\process_18:i[3], schematic, 1
instance = comp, \ega_genlock|LessThan18~0\, ega_genlock|LessThan18~0, schematic, 1
instance = comp, \ega_genlock|LessThan18~1\, ega_genlock|LessThan18~1, schematic, 1
instance = comp, \ega_genlock|rrggbb[1]\, ega_genlock|rrggbb[1], schematic, 1
instance = comp, \ega_genlock|pixel[1]\, ega_genlock|pixel[1], schematic, 1
instance = comp, \ega_genlock|i~26\, ega_genlock|i~26, schematic, 1
instance = comp, \ega_genlock|process_17:i[0]\, ega_genlock|\process_17:i[0], schematic, 1
instance = comp, \ega_genlock|i~24\, ega_genlock|i~24, schematic, 1
instance = comp, \ega_genlock|i~25\, ega_genlock|i~25, schematic, 1
instance = comp, \ega_genlock|process_17:i[1]\, ega_genlock|\process_17:i[1], schematic, 1
instance = comp, \ega_genlock|i~39\, ega_genlock|i~39, schematic, 1
instance = comp, \ega_genlock|process_17:i[2]\, ega_genlock|\process_17:i[2], schematic, 1
instance = comp, \ega_genlock|Add19~0\, ega_genlock|Add19~0, schematic, 1
instance = comp, \ega_genlock|i~27\, ega_genlock|i~27, schematic, 1
instance = comp, \ega_genlock|process_17:i[3]\, ega_genlock|\process_17:i[3], schematic, 1
instance = comp, \ega_genlock|LessThan17~0\, ega_genlock|LessThan17~0, schematic, 1
instance = comp, \ega_genlock|LessThan17~1\, ega_genlock|LessThan17~1, schematic, 1
instance = comp, \ega_genlock|rrggbb[2]\, ega_genlock|rrggbb[2], schematic, 1
instance = comp, \ega_genlock|pixel[2]~feeder\, ega_genlock|pixel[2]~feeder, schematic, 1
instance = comp, \ega_genlock|pixel[2]\, ega_genlock|pixel[2], schematic, 1
instance = comp, \ega_genlock|i~22\, ega_genlock|i~22, schematic, 1
instance = comp, \ega_genlock|process_16:i[0]\, ega_genlock|\process_16:i[0], schematic, 1
instance = comp, \ega_genlock|i~20\, ega_genlock|i~20, schematic, 1
instance = comp, \ega_genlock|i~21\, ega_genlock|i~21, schematic, 1
instance = comp, \ega_genlock|process_16:i[1]\, ega_genlock|\process_16:i[1], schematic, 1
instance = comp, \ega_genlock|Add18~0\, ega_genlock|Add18~0, schematic, 1
instance = comp, \ega_genlock|i~38\, ega_genlock|i~38, schematic, 1
instance = comp, \ega_genlock|process_16:i[2]\, ega_genlock|\process_16:i[2], schematic, 1
instance = comp, \ega_genlock|i~23\, ega_genlock|i~23, schematic, 1
instance = comp, \ega_genlock|process_16:i[3]\, ega_genlock|\process_16:i[3], schematic, 1
instance = comp, \ega_genlock|LessThan16~0\, ega_genlock|LessThan16~0, schematic, 1
instance = comp, \ega_genlock|LessThan16~1\, ega_genlock|LessThan16~1, schematic, 1
instance = comp, \ega_genlock|rrggbb[3]\, ega_genlock|rrggbb[3], schematic, 1
instance = comp, \ega_genlock|pixel[3]~feeder\, ega_genlock|pixel[3]~feeder, schematic, 1
instance = comp, \ega_genlock|pixel[3]\, ega_genlock|pixel[3], schematic, 1
instance = comp, \SR~input\, SR~input, schematic, 1
instance = comp, \ega_genlock|i~18\, ega_genlock|i~18, schematic, 1
instance = comp, \ega_genlock|process_15:i[0]\, ega_genlock|\process_15:i[0], schematic, 1
instance = comp, \ega_genlock|i~16\, ega_genlock|i~16, schematic, 1
instance = comp, \ega_genlock|i~17\, ega_genlock|i~17, schematic, 1
instance = comp, \ega_genlock|process_15:i[1]\, ega_genlock|\process_15:i[1], schematic, 1
instance = comp, \ega_genlock|i~37\, ega_genlock|i~37, schematic, 1
instance = comp, \ega_genlock|process_15:i[2]\, ega_genlock|\process_15:i[2], schematic, 1
instance = comp, \ega_genlock|Add17~0\, ega_genlock|Add17~0, schematic, 1
instance = comp, \ega_genlock|i~19\, ega_genlock|i~19, schematic, 1
instance = comp, \ega_genlock|process_15:i[3]\, ega_genlock|\process_15:i[3], schematic, 1
instance = comp, \ega_genlock|LessThan15~0\, ega_genlock|LessThan15~0, schematic, 1
instance = comp, \ega_genlock|LessThan15~1\, ega_genlock|LessThan15~1, schematic, 1
instance = comp, \ega_genlock|rrggbb[4]\, ega_genlock|rrggbb[4], schematic, 1
instance = comp, \ega_genlock|pixel[4]~feeder\, ega_genlock|pixel[4]~feeder, schematic, 1
instance = comp, \ega_genlock|pixel[4]\, ega_genlock|pixel[4], schematic, 1
instance = comp, \ega_genlock|i~14\, ega_genlock|i~14, schematic, 1
instance = comp, \ega_genlock|i[0]\, ega_genlock|i[0], schematic, 1
instance = comp, \ega_genlock|i~12\, ega_genlock|i~12, schematic, 1
instance = comp, \ega_genlock|i~13\, ega_genlock|i~13, schematic, 1
instance = comp, \ega_genlock|i[1]\, ega_genlock|i[1], schematic, 1
instance = comp, \ega_genlock|i~36\, ega_genlock|i~36, schematic, 1
instance = comp, \ega_genlock|i[2]\, ega_genlock|i[2], schematic, 1
instance = comp, \ega_genlock|Add16~0\, ega_genlock|Add16~0, schematic, 1
instance = comp, \ega_genlock|i~15\, ega_genlock|i~15, schematic, 1
instance = comp, \ega_genlock|i[3]\, ega_genlock|i[3], schematic, 1
instance = comp, \ega_genlock|LessThan14~0\, ega_genlock|LessThan14~0, schematic, 1
instance = comp, \ega_genlock|LessThan14~1\, ega_genlock|LessThan14~1, schematic, 1
instance = comp, \ega_genlock|rrggbb[5]\, ega_genlock|rrggbb[5], schematic, 1
instance = comp, \ega_genlock|pixel[5]\, ega_genlock|pixel[5], schematic, 1
instance = comp, \ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0\, ega_ram_in|ram_rtl_0|auto_generated|ram_block1a0, schematic, 1
instance = comp, \ega_sram|Selector52~0\, ega_sram|Selector52~0, schematic, 1
instance = comp, \ega_sram|SramDat[15]~enfeeder\, ega_sram|SramDat[15]~enfeeder, schematic, 1
instance = comp, \ega_sram|SramDat[15]~en\, ega_sram|SramDat[15]~en, schematic, 1
instance = comp, \mda_sram|Selector52~0\, mda_sram|Selector52~0, schematic, 1
instance = comp, \mda_sram|SramDat[15]~enfeeder\, mda_sram|SramDat[15]~enfeeder, schematic, 1
instance = comp, \mda_sram|SramDat[15]~en\, mda_sram|SramDat[15]~en, schematic, 1
instance = comp, \ega_sram|SramDat[15]~33\, ega_sram|SramDat[15]~33, schematic, 1
instance = comp, \ega_sram|SramDat[15]~34\, ega_sram|SramDat[15]~34, schematic, 1
instance = comp, \ega_sram|SramDat[15]~35\, ega_sram|SramDat[15]~35, schematic, 1
instance = comp, \ega_sram|SramDat[14]~36\, ega_sram|SramDat[14]~36, schematic, 1
instance = comp, \ega_sram|SramDat[14]~37\, ega_sram|SramDat[14]~37, schematic, 1
instance = comp, \ega_sram|SramDat[14]~38\, ega_sram|SramDat[14]~38, schematic, 1
instance = comp, \ega_sram|SramDat[13]~39\, ega_sram|SramDat[13]~39, schematic, 1
instance = comp, \ega_sram|SramDat[13]~40\, ega_sram|SramDat[13]~40, schematic, 1
instance = comp, \ega_sram|SramDat[13]~41\, ega_sram|SramDat[13]~41, schematic, 1
instance = comp, \ega_sram|SramDat[12]~42\, ega_sram|SramDat[12]~42, schematic, 1
instance = comp, \ega_sram|SramDat[12]~43\, ega_sram|SramDat[12]~43, schematic, 1
instance = comp, \ega_sram|SramDat[12]~44\, ega_sram|SramDat[12]~44, schematic, 1
instance = comp, \ega_sram|SramDat[11]~45\, ega_sram|SramDat[11]~45, schematic, 1
instance = comp, \ega_sram|SramDat[11]~46\, ega_sram|SramDat[11]~46, schematic, 1
instance = comp, \ega_sram|SramDat[11]~47\, ega_sram|SramDat[11]~47, schematic, 1
instance = comp, \ega_sram|SramDat[10]~48\, ega_sram|SramDat[10]~48, schematic, 1
instance = comp, \ega_sram|SramDat[10]~49\, ega_sram|SramDat[10]~49, schematic, 1
instance = comp, \ega_sram|SramDat[10]~50\, ega_sram|SramDat[10]~50, schematic, 1
instance = comp, \ega_sram|SramDat[9]~51\, ega_sram|SramDat[9]~51, schematic, 1
instance = comp, \ega_sram|SramDat[9]~52\, ega_sram|SramDat[9]~52, schematic, 1
instance = comp, \ega_sram|SramDat[9]~53\, ega_sram|SramDat[9]~53, schematic, 1
instance = comp, \ega_sram|SramDat[8]~54\, ega_sram|SramDat[8]~54, schematic, 1
instance = comp, \ega_sram|SramDat[8]~55\, ega_sram|SramDat[8]~55, schematic, 1
instance = comp, \ega_sram|SramDat[8]~56\, ega_sram|SramDat[8]~56, schematic, 1
instance = comp, \cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0\, cga_ram_in|ram_rtl_1|auto_generated|ram_block1a0, schematic, 1
instance = comp, \cga_sram|SramDat[7]\, cga_sram|SramDat[7], schematic, 1
instance = comp, \hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0\, hgc_ram_in|ram_rtl_1|auto_generated|ram_block1a0, schematic, 1
instance = comp, \hgc_sram|SramDat[7]~feeder\, hgc_sram|SramDat[7]~feeder, schematic, 1
instance = comp, \hgc_sram|SramDat[7]\, hgc_sram|SramDat[7], schematic, 1
instance = comp, \ega_sram|SramDat[7]~57\, ega_sram|SramDat[7]~57, schematic, 1
instance = comp, \ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0\, ega_ram_in|ram_rtl_1|auto_generated|ram_block1a0, schematic, 1
instance = comp, \ega_sram|SramDat[7]\, ega_sram|SramDat[7], schematic, 1
instance = comp, \mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0\, mda_ram_in|ram_rtl_1|auto_generated|ram_block1a0, schematic, 1
instance = comp, \mda_sram|SramDat[7]\, mda_sram|SramDat[7], schematic, 1
instance = comp, \ega_sram|SramDat[7]~58\, ega_sram|SramDat[7]~58, schematic, 1
instance = comp, \ega_sram|SramDat[7]~59\, ega_sram|SramDat[7]~59, schematic, 1
instance = comp, \cga_sram|SramDat[6]\, cga_sram|SramDat[6], schematic, 1
instance = comp, \hgc_sram|SramDat[6]~feeder\, hgc_sram|SramDat[6]~feeder, schematic, 1
instance = comp, \hgc_sram|SramDat[6]\, hgc_sram|SramDat[6], schematic, 1
instance = comp, \ega_sram|SramDat[6]~60\, ega_sram|SramDat[6]~60, schematic, 1
instance = comp, \ega_sram|SramDat[6]~feeder\, ega_sram|SramDat[6]~feeder, schematic, 1
instance = comp, \ega_sram|SramDat[6]\, ega_sram|SramDat[6], schematic, 1
instance = comp, \mda_sram|SramDat[6]\, mda_sram|SramDat[6], schematic, 1
instance = comp, \ega_sram|SramDat[6]~61\, ega_sram|SramDat[6]~61, schematic, 1
instance = comp, \ega_sram|SramDat[6]~62\, ega_sram|SramDat[6]~62, schematic, 1
instance = comp, \cga_sram|SramDat[5]\, cga_sram|SramDat[5], schematic, 1
instance = comp, \hgc_sram|SramDat[5]~feeder\, hgc_sram|SramDat[5]~feeder, schematic, 1
instance = comp, \hgc_sram|SramDat[5]\, hgc_sram|SramDat[5], schematic, 1
instance = comp, \ega_sram|SramDat[5]~63\, ega_sram|SramDat[5]~63, schematic, 1
instance = comp, \ega_sram|SramDat[5]~feeder\, ega_sram|SramDat[5]~feeder, schematic, 1
instance = comp, \ega_sram|SramDat[5]\, ega_sram|SramDat[5], schematic, 1
instance = comp, \mda_sram|SramDat[5]\, mda_sram|SramDat[5], schematic, 1
instance = comp, \ega_sram|SramDat[5]~64\, ega_sram|SramDat[5]~64, schematic, 1
instance = comp, \ega_sram|SramDat[5]~65\, ega_sram|SramDat[5]~65, schematic, 1
instance = comp, \ega_sram|SramDat[4]~feeder\, ega_sram|SramDat[4]~feeder, schematic, 1
instance = comp, \ega_sram|SramDat[4]\, ega_sram|SramDat[4], schematic, 1
instance = comp, \mda_sram|SramDat[4]\, mda_sram|SramDat[4], schematic, 1
instance = comp, \ega_sram|SramDat[4]~67\, ega_sram|SramDat[4]~67, schematic, 1
instance = comp, \cga_sram|SramDat[4]\, cga_sram|SramDat[4], schematic, 1
instance = comp, \hgc_sram|SramDat[4]~feeder\, hgc_sram|SramDat[4]~feeder, schematic, 1
instance = comp, \hgc_sram|SramDat[4]\, hgc_sram|SramDat[4], schematic, 1
instance = comp, \ega_sram|SramDat[4]~66\, ega_sram|SramDat[4]~66, schematic, 1
instance = comp, \ega_sram|SramDat[4]~68\, ega_sram|SramDat[4]~68, schematic, 1
instance = comp, \mda_sram|SramDat[3]\, mda_sram|SramDat[3], schematic, 1
instance = comp, \ega_sram|SramDat[3]~feeder\, ega_sram|SramDat[3]~feeder, schematic, 1
instance = comp, \ega_sram|SramDat[3]\, ega_sram|SramDat[3], schematic, 1
instance = comp, \ega_sram|SramDat[3]~70\, ega_sram|SramDat[3]~70, schematic, 1
instance = comp, \hgc_sram|SramDat[3]\, hgc_sram|SramDat[3], schematic, 1
instance = comp, \cga_sram|SramDat[3]\, cga_sram|SramDat[3], schematic, 1
instance = comp, \ega_sram|SramDat[3]~69\, ega_sram|SramDat[3]~69, schematic, 1
instance = comp, \ega_sram|SramDat[3]~71\, ega_sram|SramDat[3]~71, schematic, 1
instance = comp, \mda_sram|SramDat[2]\, mda_sram|SramDat[2], schematic, 1
instance = comp, \ega_sram|SramDat[2]~feeder\, ega_sram|SramDat[2]~feeder, schematic, 1
instance = comp, \ega_sram|SramDat[2]\, ega_sram|SramDat[2], schematic, 1
instance = comp, \ega_sram|SramDat[2]~73\, ega_sram|SramDat[2]~73, schematic, 1
instance = comp, \cga_sram|SramDat[2]\, cga_sram|SramDat[2], schematic, 1
instance = comp, \hgc_sram|SramDat[2]~feeder\, hgc_sram|SramDat[2]~feeder, schematic, 1
instance = comp, \hgc_sram|SramDat[2]\, hgc_sram|SramDat[2], schematic, 1
instance = comp, \ega_sram|SramDat[2]~72\, ega_sram|SramDat[2]~72, schematic, 1
instance = comp, \ega_sram|SramDat[2]~74\, ega_sram|SramDat[2]~74, schematic, 1
instance = comp, \mda_sram|SramDat[1]\, mda_sram|SramDat[1], schematic, 1
instance = comp, \ega_sram|SramDat[1]~feeder\, ega_sram|SramDat[1]~feeder, schematic, 1
instance = comp, \ega_sram|SramDat[1]\, ega_sram|SramDat[1], schematic, 1
instance = comp, \ega_sram|SramDat[1]~76\, ega_sram|SramDat[1]~76, schematic, 1
instance = comp, \cga_sram|SramDat[1]\, cga_sram|SramDat[1], schematic, 1
instance = comp, \hgc_sram|SramDat[1]~feeder\, hgc_sram|SramDat[1]~feeder, schematic, 1
instance = comp, \hgc_sram|SramDat[1]\, hgc_sram|SramDat[1], schematic, 1
instance = comp, \ega_sram|SramDat[1]~75\, ega_sram|SramDat[1]~75, schematic, 1
instance = comp, \ega_sram|SramDat[1]~77\, ega_sram|SramDat[1]~77, schematic, 1
instance = comp, \cga_sram|SramDat[0]~en\, cga_sram|SramDat[0]~en, schematic, 1
instance = comp, \hgc_sram|SramDat[0]\, hgc_sram|SramDat[0], schematic, 1
instance = comp, \cga_sram|SramDat[0]~feeder\, cga_sram|SramDat[0]~feeder, schematic, 1
instance = comp, \cga_sram|SramDat[0]\, cga_sram|SramDat[0], schematic, 1
instance = comp, \ega_sram|SramDat[0]~78\, ega_sram|SramDat[0]~78, schematic, 1
instance = comp, \mda_sram|SramDat[0]~feeder\, mda_sram|SramDat[0]~feeder, schematic, 1
instance = comp, \mda_sram|SramDat[0]\, mda_sram|SramDat[0], schematic, 1
instance = comp, \ega_sram|SramDat[0]~en\, ega_sram|SramDat[0]~en, schematic, 1
instance = comp, \ega_sram|SramDat[0]\, ega_sram|SramDat[0], schematic, 1
instance = comp, \mda_sram|SramDat[0]~en\, mda_sram|SramDat[0]~en, schematic, 1
instance = comp, \ega_sram|SramDat[0]~79\, ega_sram|SramDat[0]~79, schematic, 1
instance = comp, \ega_sram|SramDat[0]~80\, ega_sram|SramDat[0]~80, schematic, 1
instance = comp, \ega_sram|SramDat[0]~81\, ega_sram|SramDat[0]~81, schematic, 1
instance = comp, \SRAM_DQ15~input\, SRAM_DQ15~input, schematic, 1
instance = comp, \SRAM_DQ14~input\, SRAM_DQ14~input, schematic, 1
instance = comp, \SRAM_DQ7~input\, SRAM_DQ7~input, schematic, 1
instance = comp, \SRAM_DQ6~input\, SRAM_DQ6~input, schematic, 1
