Analysis & Synthesis report for S4PU-16
Tue Nov 20 15:22:15 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state
 11. State Machine - |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated
 20. Source assignments for integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 21. Source assignments for integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 22. Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
 23. Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated
 24. Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1
 25. Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated
 26. Source assignments for integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller
 27. Source assignments for integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux
 30. Source assignments for integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001
 31. Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux
 32. Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001
 33. Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_002
 34. Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_003
 35. Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_004
 36. Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_005
 37. Source assignments for integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated
 38. Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2
 39. Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo
 41. Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo
 42. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu
 43. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU
 44. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK
 45. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK
 46. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU
 47. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A
 48. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG
 49. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK
 50. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG
 52. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP
 53. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR
 54. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET
 55. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN
 56. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK
 57. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG
 59. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP
 60. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR
 61. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN
 62. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG
 63. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D
 64. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG
 65. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST
 66. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR
 67. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator
 70. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator|altera_merlin_master_translator:nios2_cpu_instruction_master_translator
 71. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator
 72. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator
 73. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator
 74. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator
 75. Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator
 76. Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator
 77. Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator
 78. Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 79. Parameter Settings for User Entity Instance: integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator
 80. Parameter Settings for User Entity Instance: integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator
 81. Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator
 82. Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator
 83. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator
 84. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator
 85. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent
 86. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent
 87. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 88. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 89. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent
 93. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 94. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 98. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 99. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
100. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
101. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
103. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
104. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
108. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
109. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
112. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent
113. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent
114. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: integration:u0|integration_addr_router_001:addr_router_001|integration_addr_router_001_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: integration:u0|integration_id_router_002:id_router_002|integration_id_router_002_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: integration:u0|integration_id_router_002:id_router_003|integration_id_router_002_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: integration:u0|integration_id_router_002:id_router_004|integration_id_router_002_default_decode:the_default_decode
124. Parameter Settings for User Entity Instance: integration:u0|integration_id_router_005:id_router_005|integration_id_router_005_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_traffic_limiter:limiter
126. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_burst_adapter:burst_adapter
127. Parameter Settings for User Entity Instance: integration:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
128. Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller:rst_controller
129. Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller
130. Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
131. Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller_001:rst_controller_001
132. Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
133. Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
134. Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
135. Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
136. Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
137. Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
138. Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
139. Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
140. Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
141. Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
142. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter
143. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter
144. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001
145. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001
146. Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for Inferred Entity Instance: integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0
148. altsyncram Parameter Settings by Entity Instance
149. scfifo Parameter Settings by Entity Instance
150. Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
151. Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"
152. Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001"
153. Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter"
154. Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter"
155. Port Connectivity Checks: "integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
156. Port Connectivity Checks: "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
157. Port Connectivity Checks: "integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
158. Port Connectivity Checks: "integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
159. Port Connectivity Checks: "integration:u0|integration_rst_controller_001:rst_controller_001"
160. Port Connectivity Checks: "integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller"
161. Port Connectivity Checks: "integration:u0|integration_rst_controller:rst_controller"
162. Port Connectivity Checks: "integration:u0|integration_id_router_005:id_router_005|integration_id_router_005_default_decode:the_default_decode"
163. Port Connectivity Checks: "integration:u0|integration_id_router_002:id_router_002|integration_id_router_002_default_decode:the_default_decode"
164. Port Connectivity Checks: "integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode"
165. Port Connectivity Checks: "integration:u0|integration_addr_router_001:addr_router_001|integration_addr_router_001_default_decode:the_default_decode"
166. Port Connectivity Checks: "integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode"
167. Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
168. Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
169. Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent"
170. Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent"
171. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
172. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
173. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
174. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
175. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
176. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
177. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
178. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent"
179. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
180. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
181. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
182. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
183. Port Connectivity Checks: "integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent"
184. Port Connectivity Checks: "integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent"
185. Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator"
186. Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator"
187. Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator"
188. Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"
189. Port Connectivity Checks: "integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator"
190. Port Connectivity Checks: "integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator"
191. Port Connectivity Checks: "integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
192. Port Connectivity Checks: "integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"
193. Port Connectivity Checks: "integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator"
194. Port Connectivity Checks: "integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator"
195. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator"
196. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator"
197. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator"
198. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator"
199. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator|altera_merlin_master_translator:nios2_cpu_instruction_master_translator"
200. Port Connectivity Checks: "integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator"
201. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG"
202. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D"
203. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG"
204. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK"
205. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET"
206. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG"
207. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A"
208. Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"
209. Port Connectivity Checks: "integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic"
210. Port Connectivity Checks: "integration:u0|integration_jtag_uart:jtag_uart"
211. Port Connectivity Checks: "integration:u0|integration_nios2_cpu:nios2_cpu"
212. In-System Memory Content Editor Settings
213. Elapsed Time Per Partition
214. Analysis & Synthesis Messages
215. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 20 15:22:15 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; S4PU-16                                         ;
; Top-level Entity Name              ; DE2                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,436                                           ;
;     Total combinational functions  ; 3,128                                           ;
;     Dedicated logic registers      ; 1,622                                           ;
; Total registers                    ; 1622                                            ;
; Total pins                         ; 19                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 398,080                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2                ; S4PU-16            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; memory/prog.mif                                                                                               ; yes             ; User Memory Initialization File  ; /home/baioc/Applications/FPGA/S4PU/quartus/memory/prog.mif                                                                                               ;             ;
; vhdl/DE2.vhd                                                                                                  ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/vhdl/DE2.vhd                                                                                                  ;             ;
; qsys/synthesis/integration.vhd                                                                                ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration.vhd                                                                                ; integration ;
; qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd ; integration ;
; qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd       ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd       ; integration ;
; qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd          ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd          ; integration ;
; qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent.vhd                ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent.vhd                ; integration ;
; qsys/synthesis/integration_width_adapter.vhd                                                                  ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_width_adapter.vhd                                                                  ; integration ;
; qsys/synthesis/integration_width_adapter_001.vhd                                                              ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_width_adapter_001.vhd                                                              ; integration ;
; qsys/synthesis/integration_nios2_cpu_instruction_master_translator.vhd                                        ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_nios2_cpu_instruction_master_translator.vhd                                        ; integration ;
; qsys/synthesis/integration_nios2_cpu_data_master_translator.vhd                                               ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_nios2_cpu_data_master_translator.vhd                                               ; integration ;
; qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator.vhd                                         ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator.vhd                                         ; integration ;
; qsys/synthesis/integration_onchip_mem_nios2_s1_translator.vhd                                                 ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_onchip_mem_nios2_s1_translator.vhd                                                 ; integration ;
; qsys/synthesis/integration_jtag_uart_avalon_jtag_slave_translator.vhd                                         ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_jtag_uart_avalon_jtag_slave_translator.vhd                                         ; integration ;
; qsys/synthesis/integration_sysid_control_slave_translator.vhd                                                 ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_sysid_control_slave_translator.vhd                                                 ; integration ;
; qsys/synthesis/integration_pio_led_s1_translator.vhd                                                          ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_pio_led_s1_translator.vhd                                                          ; integration ;
; qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator.vhd                                               ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator.vhd                                               ; integration ;
; qsys/synthesis/integration_rst_controller.vhd                                                                 ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_rst_controller.vhd                                                                 ; integration ;
; qsys/synthesis/integration_rst_controller_001.vhd                                                             ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/integration_rst_controller_001.vhd                                                             ; integration ;
; qsys/synthesis/submodules/integration_irq_mapper.sv                                                           ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_irq_mapper.sv                                                           ; integration ;
; qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                                      ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                                      ; integration ;
; qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                 ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                                 ; integration ;
; qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                                         ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                                         ; integration ;
; qsys/synthesis/submodules/integration_rsp_xbar_mux_001.sv                                                     ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_mux_001.sv                                                     ; integration ;
; qsys/synthesis/submodules/integration_rsp_xbar_mux.sv                                                         ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_mux.sv                                                         ; integration ;
; qsys/synthesis/submodules/integration_rsp_xbar_demux_002.sv                                                   ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_demux_002.sv                                                   ; integration ;
; qsys/synthesis/submodules/integration_rsp_xbar_demux.sv                                                       ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_rsp_xbar_demux.sv                                                       ; integration ;
; qsys/synthesis/submodules/integration_cmd_xbar_mux.sv                                                         ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_cmd_xbar_mux.sv                                                         ; integration ;
; qsys/synthesis/submodules/integration_cmd_xbar_demux_001.sv                                                   ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_cmd_xbar_demux_001.sv                                                   ; integration ;
; qsys/synthesis/submodules/integration_cmd_xbar_demux.sv                                                       ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_cmd_xbar_demux.sv                                                       ; integration ;
; qsys/synthesis/submodules/altera_reset_controller.v                                                           ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_reset_controller.v                                                           ; integration ;
; qsys/synthesis/submodules/altera_reset_synchronizer.v                                                         ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_reset_synchronizer.v                                                         ; integration ;
; qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                                      ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv                                                      ; integration ;
; qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                    ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                    ; integration ;
; qsys/synthesis/submodules/integration_id_router_005.sv                                                        ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_id_router_005.sv                                                        ; integration ;
; qsys/synthesis/submodules/integration_id_router_002.sv                                                        ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_id_router_002.sv                                                        ; integration ;
; qsys/synthesis/submodules/integration_id_router.sv                                                            ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_id_router.sv                                                            ; integration ;
; qsys/synthesis/submodules/integration_addr_router_001.sv                                                      ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router_001.sv                                                      ; integration ;
; qsys/synthesis/submodules/integration_addr_router.sv                                                          ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_addr_router.sv                                                          ; integration ;
; qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                             ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                             ; integration ;
; qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                                        ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                                        ; integration ;
; qsys/synthesis/submodules/altera_merlin_master_agent.sv                                                       ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_agent.sv                                                       ; integration ;
; qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                                   ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                                   ; integration ;
; qsys/synthesis/submodules/altera_merlin_master_translator.sv                                                  ; yes             ; User SystemVerilog HDL File      ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_master_translator.sv                                                  ; integration ;
; qsys/synthesis/submodules/S4PU.vhd                                                                            ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/S4PU.vhd                                                                            ; integration ;
; qsys/synthesis/submodules/S4PU_Control.vhd                                                                    ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/S4PU_Control.vhd                                                                    ; integration ;
; qsys/synthesis/submodules/S4PU_Datapath.vhd                                                                   ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/S4PU_Datapath.vhd                                                                   ; integration ;
; qsys/synthesis/submodules/S4PU_Daughterboard.vhd                                                              ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/S4PU_Daughterboard.vhd                                                              ; integration ;
; qsys/synthesis/submodules/LIFO_Stack.vhd                                                                      ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/LIFO_Stack.vhd                                                                      ; integration ;
; qsys/synthesis/submodules/Reg.vhd                                                                             ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/Reg.vhd                                                                             ; integration ;
; qsys/synthesis/submodules/ALU_16.vhd                                                                          ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/ALU_16.vhd                                                                          ; integration ;
; qsys/synthesis/submodules/Multiplexer.vhd                                                                     ; yes             ; User VHDL File                   ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/Multiplexer.vhd                                                                     ; integration ;
; qsys/synthesis/submodules/onchip_ram.vhd                                                                      ; yes             ; User Wizard-Generated File       ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/onchip_ram.vhd                                                                      ; integration ;
; qsys/synthesis/submodules/prog_rom.vhd                                                                        ; yes             ; User Wizard-Generated File       ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/prog_rom.vhd                                                                        ; integration ;
; qsys/synthesis/submodules/dual_ram.vhd                                                                        ; yes             ; User Wizard-Generated File       ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/dual_ram.vhd                                                                        ; integration ;
; qsys/synthesis/submodules/integration_pio_led.v                                                               ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_pio_led.v                                                               ; integration ;
; qsys/synthesis/submodules/integration_sysid.v                                                                 ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_sysid.v                                                                 ; integration ;
; qsys/synthesis/submodules/integration_jtag_uart.v                                                             ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_jtag_uart.v                                                             ; integration ;
; qsys/synthesis/submodules/integration_onchip_mem_nios2.v                                                      ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_onchip_mem_nios2.v                                                      ; integration ;
; qsys/synthesis/submodules/integration_nios2_cpu.v                                                             ; yes             ; Encrypted User Verilog HDL File  ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu.v                                                             ; integration ;
; qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_wrapper.v                                   ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_wrapper.v                                   ; integration ;
; qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_sysclk.v                                    ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_sysclk.v                                    ; integration ;
; qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_tck.v                                       ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_tck.v                                       ; integration ;
; qsys/synthesis/submodules/integration_nios2_cpu_oci_test_bench.v                                              ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu_oci_test_bench.v                                              ; integration ;
; qsys/synthesis/submodules/integration_nios2_cpu_test_bench.v                                                  ; yes             ; User Verilog HDL File            ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu_test_bench.v                                                  ; integration ;
; altsyncram.tdf                                                                                                ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                       ;             ;
; stratix_ram_block.inc                                                                                         ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                ;             ;
; lpm_mux.inc                                                                                                   ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                          ;             ;
; lpm_decode.inc                                                                                                ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                       ;             ;
; aglobal130.inc                                                                                                ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                       ;             ;
; a_rdenreg.inc                                                                                                 ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                        ;             ;
; altrom.inc                                                                                                    ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                           ;             ;
; altram.inc                                                                                                    ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                           ;             ;
; altdpram.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                         ;             ;
; db/altsyncram_qed1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_qed1.tdf                                                                                        ;             ;
; db/altsyncram_frh1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_frh1.tdf                                                                                        ;             ;
; db/altsyncram_ghh1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_ghh1.tdf                                                                                        ;             ;
; db/altsyncram_hhh1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_hhh1.tdf                                                                                        ;             ;
; altera_std_synchronizer.v                                                                                     ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                            ;             ;
; db/altsyncram_1e81.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_1e81.tdf                                                                                        ;             ;
; sld_virtual_jtag_basic.v                                                                                      ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                             ;             ;
; db/altsyncram_fdd1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_fdd1.tdf                                                                                        ;             ;
; scfifo.tdf                                                                                                    ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                                           ;             ;
; a_regfifo.inc                                                                                                 ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                        ;             ;
; a_dpfifo.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                         ;             ;
; a_i2fifo.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                         ;             ;
; a_fffifo.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                         ;             ;
; a_f2fifo.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                         ;             ;
; db/scfifo_1n21.tdf                                                                                            ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/scfifo_1n21.tdf                                                                                            ;             ;
; db/a_dpfifo_8t21.tdf                                                                                          ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/a_dpfifo_8t21.tdf                                                                                          ;             ;
; db/a_fefifo_7cf.tdf                                                                                           ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/a_fefifo_7cf.tdf                                                                                           ;             ;
; db/cntr_rj7.tdf                                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/cntr_rj7.tdf                                                                                               ;             ;
; db/dpram_5h21.tdf                                                                                             ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/dpram_5h21.tdf                                                                                             ;             ;
; db/altsyncram_9tl1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_9tl1.tdf                                                                                        ;             ;
; db/cntr_fjb.tdf                                                                                               ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/cntr_fjb.tdf                                                                                               ;             ;
; alt_jtag_atlantic.v                                                                                           ; yes             ; Encrypted Megafunction           ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                  ;             ;
; db/altsyncram_vsa1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_vsa1.tdf                                                                                        ;             ;
; db/altsyncram_qia1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_qia1.tdf                                                                                        ;             ;
; db/altsyncram_2s92.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_2s92.tdf                                                                                        ;             ;
; sld_mod_ram_rom.vhd                                                                                           ; yes             ; Encrypted Megafunction           ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                  ;             ;
; sld_rom_sr.vhd                                                                                                ; yes             ; Encrypted Megafunction           ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                       ;             ;
; db/altsyncram_q572.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_q572.tdf                                                                                        ;             ;
; db/decode_3oa.tdf                                                                                             ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/decode_3oa.tdf                                                                                             ;             ;
; db/mux_2kb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/mux_2kb.tdf                                                                                                ;             ;
; pzdyqx.vhd                                                                                                    ; yes             ; Encrypted Megafunction           ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                           ;             ;
; sld_hub.vhd                                                                                                   ; yes             ; Encrypted Megafunction           ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                          ;             ;
; sld_jtag_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction           ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                     ;             ;
; lpm_add_sub.tdf                                                                                               ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                      ;             ;
; addcore.inc                                                                                                   ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                                          ;             ;
; look_add.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                                         ;             ;
; bypassff.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                         ;             ;
; altshift.inc                                                                                                  ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                                         ;             ;
; alt_stratix_add_sub.inc                                                                                       ; yes             ; Megafunction                     ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                              ;             ;
; db/add_sub_8ri.tdf                                                                                            ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/add_sub_8ri.tdf                                                                                            ;             ;
; db/altsyncram_ok23.tdf                                                                                        ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/altsyncram_ok23.tdf                                                                                        ;             ;
; db/decode_6oa.tdf                                                                                             ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/decode_6oa.tdf                                                                                             ;             ;
; db/mux_3kb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction      ; /home/baioc/Applications/FPGA/S4PU/quartus/db/mux_3kb.tdf                                                                                                ;             ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 3,436    ;
;                                             ;          ;
; Total combinational functions               ; 3128     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1623     ;
;     -- 3 input functions                    ; 1040     ;
;     -- <=2 input functions                  ; 465      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2836     ;
;     -- arithmetic mode                      ; 292      ;
;                                             ;          ;
; Total registers                             ; 1622     ;
;     -- Dedicated logic registers            ; 1622     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 19       ;
; Total memory bits                           ; 398080   ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1700     ;
; Total fan-out                               ; 23281    ;
; Average fan-out                             ; 4.49     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2                                                                                                                                                                              ; 3128 (1)          ; 1622 (0)     ; 398080      ; 0            ; 0       ; 0         ; 19   ; 0            ; |DE2                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |integration:u0|                                                                                                                                                               ; 2792 (0)          ; 1420 (0)     ; 398080      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0                                                                                                                                                                                                                                                                                                                                                                ; integration  ;
;       |S4PU_Daughterboard:s4pu_cpu|                                                                                                                                               ; 756 (66)          ; 171 (16)     ; 270336      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu                                                                                                                                                                                                                                                                                                                                    ; integration  ;
;          |S4PU:CPU|                                                                                                                                                               ; 593 (0)           ; 103 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU                                                                                                                                                                                                                                                                                                                           ; integration  ;
;             |S4PU_Control:CONTROL_BLOCK|                                                                                                                                          ; 120 (120)         ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK                                                                                                                                                                                                                                                                                                ; integration  ;
;             |S4PU_Datapath:OPERATIVE_BLOCK|                                                                                                                                       ; 473 (0)           ; 64 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK                                                                                                                                                                                                                                                                                             ; integration  ;
;                |ALU_16:ALU|                                                                                                                                                       ; 196 (196)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU                                                                                                                                                                                                                                                                                  ; integration  ;
;                |LIFO_Stack:DATA_STACK|                                                                                                                                            ; 43 (35)           ; 8 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK                                                                                                                                                                                                                                                                       ; integration  ;
;                   |Reg:TOS_POINTER_REG|                                                                                                                                           ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG                                                                                                                                                                                                                                                   ; integration  ;
;                   |onchip_ram:MEMORY|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY                                                                                                                                                                                                                                                     ; integration  ;
;                      |altsyncram:altsyncram_component|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; work         ;
;                         |altsyncram_vsa1:auto_generated|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated                                                                                                                                                                                      ; work         ;
;                |LIFO_Stack:RETURN_STACK|                                                                                                                                          ; 35 (27)           ; 8 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK                                                                                                                                                                                                                                                                     ; integration  ;
;                   |Reg:TOS_POINTER_REG|                                                                                                                                           ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG                                                                                                                                                                                                                                                 ; integration  ;
;                   |onchip_ram:MEMORY|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY                                                                                                                                                                                                                                                   ; integration  ;
;                      |altsyncram:altsyncram_component|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                   ; work         ;
;                         |altsyncram_vsa1:auto_generated|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated                                                                                                                                                                                    ; work         ;
;                |Multiplexer:MUX_ADDR|                                                                                                                                             ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR                                                                                                                                                                                                                                                                        ; integration  ;
;                |Multiplexer:MUX_ALU_A|                                                                                                                                            ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A                                                                                                                                                                                                                                                                       ; integration  ;
;                |Multiplexer:MUX_DS_IN|                                                                                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN                                                                                                                                                                                                                                                                       ; integration  ;
;                |Multiplexer:MUX_DS_OFFSET|                                                                                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET                                                                                                                                                                                                                                                                   ; integration  ;
;                |Multiplexer:MUX_INST|                                                                                                                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST                                                                                                                                                                                                                                                                        ; integration  ;
;                |Multiplexer:MUX_PC_D|                                                                                                                                             ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D                                                                                                                                                                                                                                                                        ; integration  ;
;                |Multiplexer:MUX_RS_IN|                                                                                                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN                                                                                                                                                                                                                                                                       ; integration  ;
;                |Reg:CIR_REG|                                                                                                                                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG                                                                                                                                                                                                                                                                                 ; integration  ;
;                |Reg:PC_REG|                                                                                                                                                       ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG                                                                                                                                                                                                                                                                                  ; integration  ;
;                |Reg:TOS_REG|                                                                                                                                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG                                                                                                                                                                                                                                                                                 ; integration  ;
;          |dual_ram:MAIN_MEMORY|                                                                                                                                                   ; 23 (0)            ; 4 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY                                                                                                                                                                                                                                                                                                               ; integration  ;
;             |altsyncram:altsyncram_component|                                                                                                                                     ; 23 (0)            ; 4 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                               ; work         ;
;                |altsyncram_q572:auto_generated|                                                                                                                                   ; 23 (0)            ; 4 (4)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated                                                                                                                                                                                                                                                ; work         ;
;                   |decode_3oa:decode2|                                                                                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2                                                                                                                                                                                                                             ; work         ;
;                   |decode_3oa:decode3|                                                                                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode3                                                                                                                                                                                                                             ; work         ;
;                   |mux_2kb:mux5|                                                                                                                                                  ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|mux_2kb:mux5                                                                                                                                                                                                                                   ; work         ;
;          |prog_rom:PROGRAM_MEMORY|                                                                                                                                                ; 74 (0)            ; 48 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY                                                                                                                                                                                                                                                                                                            ; integration  ;
;             |altsyncram:altsyncram_component|                                                                                                                                     ; 74 (0)            ; 48 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_qia1:auto_generated|                                                                                                                                   ; 74 (0)            ; 48 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated                                                                                                                                                                                                                                             ; work         ;
;                   |altsyncram_2s92:altsyncram1|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1                                                                                                                                                                                                                 ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                                                                     ; 74 (54)           ; 48 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                                                         ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                ; work         ;
;       |altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent|                                                                               ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                    ; integration  ;
;       |altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                             ; integration  ;
;       |altera_merlin_traffic_limiter:limiter|                                                                                                                                     ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                          ; integration  ;
;       |integration_addr_router:addr_router|                                                                                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_addr_router:addr_router                                                                                                                                                                                                                                                                                                                            ; integration  ;
;       |integration_addr_router_001:addr_router_001|                                                                                                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                    ; integration  ;
;       |integration_cmd_xbar_demux:cmd_xbar_demux|                                                                                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                      ; integration  ;
;       |integration_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                              ; integration  ;
;       |integration_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                                                 ; 56 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                         ; integration  ;
;       |integration_cmd_xbar_mux:cmd_xbar_mux|                                                                                                                                     ; 55 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                          ; integration  ;
;          |altera_merlin_arbitrator:arb|                                                                                                                                           ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                             ; integration  ;
;       |integration_jtag_uart:jtag_uart|                                                                                                                                           ; 142 (38)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                ; integration  ;
;          |alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|                                                                                                              ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                      ; work         ;
;          |integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|                                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r                                                                                                                                                                                                                                                              ; integration  ;
;             |scfifo:rfifo|                                                                                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                  ; work         ;
;          |integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|                                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w                                                                                                                                                                                                                                                              ; integration  ;
;             |scfifo:wfifo|                                                                                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                 ; work         ;
;                |scfifo_1n21:auto_generated|                                                                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                      ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                         ; work         ;
;                         |cntr_rj7:count_usedw|                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                    ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                           ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                 ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                              ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                  ; work         ;
;       |integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                 ; 9 (0)             ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                                  ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                ; integration  ;
;       |integration_nios2_cpu:nios2_cpu|                                                                                                                                           ; 1298 (913)        ; 895 (626)    ; 44800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                ; integration  ;
;          |integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|                                                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data                                                                                                                                                                                                                                                             ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_qed1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                    ; work         ;
;          |integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag                                                                                                                                                                                                                                                               ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_frh1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_frh1:auto_generated                                                                                                                                                                                                      ; work         ;
;          |integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|                                                                                                    ; 286 (34)          ; 269 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci                                                                                                                                                                                                                                                            ; integration  ;
;             |integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|                                                                 ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper                                                                                                                                                        ; integration  ;
;                |integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|                                                                ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk                                                      ; integration  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|                                                                      ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck                                                            ; integration  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy                                                                                     ; work         ;
;             |integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|                                                                                   ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg                                                                                                                                                                          ; integration  ;
;             |integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|                                                                                     ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break                                                                                                                                                                            ; integration  ;
;             |integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|                                                                                     ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug                                                                                                                                                                            ; integration  ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; work         ;
;             |integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|                                                                                           ; 111 (111)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem                                                                                                                                                                                  ; integration  ;
;                |integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram                                                                                                   ; integration  ;
;                   |altsyncram:the_altsyncram|                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_1e81:auto_generated|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1e81:auto_generated                                          ; work         ;
;          |integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a                                                                                                                                                                                                                                             ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_ghh1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ghh1:auto_generated                                                                                                                                                                                    ; work         ;
;          |integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|                                                                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b                                                                                                                                                                                                                                             ; integration  ;
;             |altsyncram:the_altsyncram|                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_hhh1:auto_generated|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_hhh1:auto_generated                                                                                                                                                                                    ; work         ;
;          |integration_nios2_cpu_test_bench:the_integration_nios2_cpu_test_bench|                                                                                                  ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_test_bench:the_integration_nios2_cpu_test_bench                                                                                                                                                                                                                                                          ; integration  ;
;          |lpm_add_sub:Add8|                                                                                                                                                       ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8                                                                                                                                                                                                                                                                                                               ; work         ;
;             |add_sub_8ri:auto_generated|                                                                                                                                          ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;       |integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|                                                                                             ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                                                                                  ; integration  ;
;          |altera_merlin_master_translator:nios2_cpu_data_master_translator|                                                                                                       ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                 ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|                                                                                 ; 1 (0)             ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|                                                                                                  ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator                                                                                                                                                                                                ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                        ; integration  ;
;          |altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                        ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|                           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                ; integration  ;
;          |altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                           ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                ; integration  ;
;          |altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                 ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 9 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                 ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 7 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                         ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                       ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                  ; integration  ;
;       |integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; integration  ;
;          |altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                   ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                         ; integration  ;
;       |integration_onchip_mem_nios2:onchip_mem_nios2|                                                                                                                             ; 107 (0)           ; 3 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2                                                                                                                                                                                                                                                                                                                  ; integration  ;
;          |altsyncram:the_altsyncram|                                                                                                                                              ; 107 (0)           ; 3 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_fdd1:auto_generated|                                                                                                                                      ; 107 (0)           ; 3 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram:ram_block1a0|                                                                                                                                          ; 107 (0)           ; 3 (0)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                 ; work         ;
;                   |altsyncram_ok23:auto_generated|                                                                                                                                ; 107 (0)           ; 3 (3)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated                                                                                                                                                                                                  ; work         ;
;                      |decode_6oa:decode3|                                                                                                                                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:decode3                                                                                                                                                                               ; work         ;
;                      |decode_6oa:deep_decode|                                                                                                                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|decode_6oa:deep_decode                                                                                                                                                                           ; work         ;
;                      |mux_3kb:mux2|                                                                                                                                               ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|mux_3kb:mux2                                                                                                                                                                                     ; work         ;
;       |integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|                                                                                                 ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:onchip_mem_nios2_s1_translator|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator                                                                                                                                                                                                                        ; integration  ;
;       |integration_pio_led:pio_led|                                                                                                                                               ; 26 (26)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_pio_led:pio_led                                                                                                                                                                                                                                                                                                                                    ; integration  ;
;       |integration_pio_led_s1_translator:pio_led_s1_translator|                                                                                                                   ; 6 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                                                        ; integration  ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                                                                                   ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                   ; integration  ;
;       |integration_rsp_xbar_demux:rsp_xbar_demux_001|                                                                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                  ; integration  ;
;       |integration_rsp_xbar_demux:rsp_xbar_demux|                                                                                                                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                      ; integration  ;
;       |integration_rsp_xbar_mux:rsp_xbar_mux|                                                                                                                                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                          ; integration  ;
;       |integration_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                                                                             ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                  ; integration  ;
;       |integration_rst_controller:rst_controller|                                                                                                                                 ; 2 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_reset_controller:rst_controller|                                                                                                                                 ; 2 (2)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                               ; integration  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                    ; integration  ;
;       |integration_rst_controller_001:rst_controller_001|                                                                                                                         ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                              ; integration  ;
;          |altera_reset_controller:rst_controller_001|                                                                                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                   ; integration  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                        ; integration  ;
;       |integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|                                                                                             ; 6 (0)             ; 19 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator                                                                                                                                                                                                                                                                                  ; integration  ;
;          |altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|                                                                                                        ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator                                                                                                                                                                                                                  ; integration  ;
;       |integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|                               ; 13 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                    ; integration  ;
;          |altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|                                                                              ; 13 (7)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                          ; integration  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                                       ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                            ; integration  ;
;       |integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                  ; integration  ;
;          |altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                                         ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                   ; integration  ;
;       |integration_sysid_control_slave_translator:sysid_control_slave_translator|                                                                                                 ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                      ; integration  ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                                                          ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                        ; integration  ;
;       |integration_width_adapter:width_adapter|                                                                                                                                   ; 55 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                        ; integration  ;
;          |altera_merlin_width_adapter:width_adapter|                                                                                                                              ; 55 (55)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                              ; integration  ;
;       |integration_width_adapter_001:width_adapter_001|                                                                                                                           ; 17 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001                                                                                                                                                                                                                                                                                                                ; integration  ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                                                                                          ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                  ; integration  ;
;    |pzdyqx:nabboc|                                                                                                                                                                ; 124 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                              ; 124 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|                                                                                                            ; 53 (22)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                        ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                                                                   ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                      ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                                                                      ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                                                                      ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                                                                      ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                                             ; 211 (1)           ; 130 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                                              ; 210 (165)         ; 130 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                                                ; 28 (28)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                                              ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096   ; None                                              ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Single Port      ; 256          ; 16           ; --           ; --           ; 4096   ; None                                              ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; True Dual Port   ; 12288        ; 16           ; 12288        ; 16           ; 196608 ; None                                              ;
; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536  ; ./memory/prog.mif                                 ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                              ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_frh1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; integration_nios2_cpu_ic_tag_ram.mif              ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1e81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; integration_nios2_cpu_ociram_default_contents.mif ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ghh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; integration_nios2_cpu_rf_ram_a.mif                ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_hhh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; integration_nios2_cpu_rf_ram_b.mif                ;
; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Single Port      ; 2560         ; 32           ; --           ; --           ; 81920  ; integration_onchip_mem_nios2.hex                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------+-------------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version     ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                           ; IP Include File                                                                              ;
+--------+---------------------------------+-------------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Altera ; Qsys                            ; 13.0sp1     ; N/A          ; N/A           ; |DE2|integration:u0                                                                                                                                                                                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_addr_router:addr_router                                                                                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_addr_router_001:addr_router_001                                                                                                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_addr_router_001:addr_router_001|integration_addr_router_001_default_decode:the_default_decode                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_burst_adapter     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba                                                                                                                                                          ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                 ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                    ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router:id_router                                                                                                                                                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router:id_router_001                                                                                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode                                                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_002:id_router_002                                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_002:id_router_002|integration_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_002:id_router_003                                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_002:id_router_003|integration_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_002:id_router_004                                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_002:id_router_004|integration_id_router_002_default_decode:the_default_decode                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_router            ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_005:id_router_005                                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_id_router_005:id_router_005|integration_id_router_005_default_decode:the_default_decode                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_irq_mapper               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_jtag_uart         ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                        ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_traffic_limiter   ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                 ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A         ; Apr 2009     ; OpenCore Plus ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                       ; /home/baioc/Applications/FPGA/S4PU/quartus/qsys/synthesis/submodules/integration_nios2_cpu.v ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_fifo:the_integration_nios2_cpu_nios2_oci_fifo|integration_nios2_cpu_oci_test_bench:the_integration_nios2_cpu_oci_test_bench                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_test_bench:the_integration_nios2_cpu_test_bench                                                                                                                                                                                                 ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                        ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_master_translator ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_master_agent      ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                    ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                        ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE2|integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2                                                                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_pio               ; 13.0.1.99.2 ; N/A          ; N/A           ; |DE2|integration:u0|integration_pio_led:pio_led                                                                                                                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                          ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                  ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                              ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_demultiplexer     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                 ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                    ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_multiplexer       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                            ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rst_controller:rst_controller                                                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_reset_controller         ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                          ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu                                                                                                                                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; RAM: 1-PORT                     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY                                                                                                                                                                                            ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; RAM: 1-PORT                     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY                                                                                                                                                                                          ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; RAM: 2-PORT                     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY                                                                                                                                                                                                                                                      ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; ROM: 1-PORT                     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY                                                                                                                                                                                                                                                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator                                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent                                                                 ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                   ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sysid_qsys        ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_sysid:sysid                                                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                             ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_translator  ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_slave_agent       ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_avalon_sc_fifo           ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_width_adapter:width_adapter                                                                                                                                                                                                                                                               ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_width_adapter     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                     ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001                                                                                                                                                                                                                                                       ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_merlin_width_adapter     ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                         ; qsys/synthesis/../../integration.qsys                                                        ;
; Altera ; altera_nios2_qsys               ; 13.0        ; N/A          ; N/A           ; |DE2|integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                           ; qsys/synthesis/../../integration.qsys                                                        ;
+--------+---------------------------------+-------------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+
; Name                   ; curr_state.ALU_SBR ; curr_state.ALU_SBL ; curr_state.SWAP_1 ; curr_state.SWAP_0 ; curr_state.DUP ; curr_state.ALU_SAR ; curr_state.ALU_SAL ; curr_state.ALU_POS ; curr_state.ALU_NEG ; curr_state.ALU_ZER ; curr_state.ALU_GREATER ; curr_state.ALU_LESS ; curr_state.ALU_EQUAL ; curr_state.ALU_DEC ; curr_state.ALU_INC ; curr_state.ALU_SUB ; curr_state.ALU_ADD ; curr_state.ALU_XOR ; curr_state.ALU_AND ; curr_state.ALU_OR ; curr_state.ALU_NOT ; curr_state.R_FROM ; curr_state.TO_R ; curr_state.PICK_1 ; curr_state.PICK_0 ; curr_state.LIT ; curr_state.DROP ; curr_state.RET ; curr_state.BRANCH ; curr_state.IF_TRUE ; curr_state.IF_FALSE ; curr_state.STORE_1 ; curr_state.STORE_0 ; curr_state.LOAD_1 ; curr_state.LOAD_0 ; curr_state.CALL ; curr_state.DECODE ; curr_state.FETCH ; curr_state.RESET ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+
; curr_state.RESET       ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 0                ;
; curr_state.FETCH       ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 1                ; 1                ;
; curr_state.DECODE      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 1                 ; 0                ; 1                ;
; curr_state.CALL        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 1               ; 0                 ; 0                ; 1                ;
; curr_state.LOAD_0      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 1                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.LOAD_1      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 1                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.STORE_0     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 1                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.STORE_1     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 1                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.IF_FALSE    ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 1                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.IF_TRUE     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 1                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.BRANCH      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 1                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.RET         ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 1              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.DROP        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 1               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.LIT         ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 1              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.PICK_0      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 1                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.PICK_1      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 1                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.TO_R        ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 1               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.R_FROM      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_NOT     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_OR      ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_AND     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_XOR     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_ADD     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SUB     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_INC     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_DEC     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_EQUAL   ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_LESS    ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 1                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_GREATER ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_ZER     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_NEG     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_POS     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SAL     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SAR     ; 0                  ; 0                  ; 0                 ; 0                 ; 0              ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.DUP         ; 0                  ; 0                  ; 0                 ; 0                 ; 1              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.SWAP_0      ; 0                  ; 0                  ; 0                 ; 1                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.SWAP_1      ; 0                  ; 0                  ; 1                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SBL     ; 0                  ; 1                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
; curr_state.ALU_SBR     ; 1                  ; 0                  ; 0                 ; 0                 ; 0              ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                      ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                 ; 0               ; 0                 ; 0                 ; 0              ; 0               ; 0              ; 0                 ; 0                  ; 0                   ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0                ; 1                ;
+------------------------+--------------------+--------------------+-------------------+-------------------+----------------+--------------------+--------------------+--------------------+--------------------+--------------------+------------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+--------------------+-------------------+-----------------+-------------------+-------------------+----------------+-----------------+----------------+-------------------+--------------------+---------------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                  ;
+-----------------------------------------------------------+---+
; Logic Cell Name                                           ;   ;
+-----------------------------------------------------------+---+
; integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata~0 ;   ;
; Number of logic cells representing combinational loops    ; 1 ;
+-----------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,5,8,9,15..17,26,29,31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_im:the_integration_nios2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_im:the_integration_nios2_cpu_nios2_oci_im|trc_wrap                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_xbrk:the_integration_nios2_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_xbrk:the_integration_nios2_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_xbrk:the_integration_nios2_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                           ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                             ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                               ; Merged with integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator|waitrequest_reset_override                                                                                                                                                                     ;
; integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                             ;
; integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                               ; Merged with integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                ;
; integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                               ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                    ;
; integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                      ; Merged with integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                           ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                  ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                    ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                   ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                     ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                   ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[24]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[25]                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[25]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[14]                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[14]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                             ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                                                               ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6]                                                                                                                                                                             ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[6]                                                                                                                                                                               ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18]                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[21]                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[21]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                            ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                          ; Merged with integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                        ;
; integration:u0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                                                                                                                                    ; Merged with integration:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[1]                                                                                                                                                                                                                                                                                  ;
; integration:u0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                                                                                                                                                                    ; Merged with integration:u0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                  ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                 ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                               ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                 ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                               ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                              ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                              ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                     ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,7,10,11,13,19,22,23]                                                                                                                                                           ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[27]                                                                                                                                                                            ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,4,12]                                                                                                                                                                          ; Merged with integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[20]                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                 ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                               ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                 ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                               ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                    ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                        ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                      ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]           ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                              ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                            ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|E_compare_op[1]                                                                                                                                                                                                                                                                                        ;
; integration:u0|integration_nios2_cpu:nios2_cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                            ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|E_compare_op[0]                                                                                                                                                                                                                                                                                        ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|trigger_state                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|trigbrktype                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                             ; Merged with integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                        ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                  ; Merged with integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize~3                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize~4                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize~5                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize.101                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize.011                           ; Merged with integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize.001                         ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize.001                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                            ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[17]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 351                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy    ; Stuck at GND                   ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[17],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[16],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[15],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND                   ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[20],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND                   ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|trigbrktype                                                                                                                                        ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                     ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                              ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                            ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                    ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                             ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                            ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]         ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                    ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                             ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND                   ; integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND                   ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|trigger_state                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                             ; Stuck at GND                   ; integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                    ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                              ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                            ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                                     ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                    ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                              ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]                            ; Stuck at GND                   ; integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|DRsize.101                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1622  ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 215   ;
; Number of registers using Asynchronous Clear ; 1121  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1001  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; integration:u0|integration_pio_led:pio_led|data_out[1]                                                                                                                                                              ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[2]                                                                                                                                                              ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[4]                                                                                                                                                              ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[5]                                                                                                                                                              ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[8]                                                                                                                                                              ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[12]                                                                                                                                                             ; 2       ;
; integration:u0|integration_pio_led:pio_led|data_out[13]                                                                                                                                                             ; 2       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                          ; 314     ;
; integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                         ; 15      ;
; integration:u0|integration_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                       ; 3       ;
; integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                   ; 6       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                 ; 2       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                      ; 9       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush                                                                                                                                                         ; 8       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|hbreak_enabled                                                                                                                                                       ; 10      ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                   ; 11      ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_dst_reg                                                                                                                                                         ; 67      ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 10      ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; 2       ;
; integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                           ; 2       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                              ; 1       ;
; integration:u0|integration_jtag_uart:jtag_uart|t_dav                                                                                                                                                                ; 2       ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                              ; 1       ;
; integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|rst2                                                                                                       ; 3       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                              ; 1       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush_waddr[15]                                                                                                                                               ; 1       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush_waddr[12]                                                                                                                                               ; 1       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_clr_valid_bits                                                                                                                                                ; 1       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                  ; 1       ;
; integration:u0|integration_nios2_cpu:nios2_cpu|clr_break_line                                                                                                                                                       ; 5       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                   ; 1       ;
; integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                        ; 3       ;
; Total number of inverted registers = 38                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2|integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE2|integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|E_src2_prelim[10]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|av_ld_data_aligned_or_div[0]                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_shift_rot_result[16]                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2|integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|E_src1_prelim[16]                                                                                                                                                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|E_src2_imm[27]                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|D_iw[13]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|readdata[2]                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator|av_readdata_pre[4]                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonDReg[7]                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonDReg[17]                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|F_pc[11]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_st_data[31]                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|sr[32] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|MonAReg[3]                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|break_readreg[26]                                                                                                      ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush_waddr[14]                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2|integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR|Mux7                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR|Mux6                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2|integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|M_wr_data_unfiltered[11]                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|E_logic_result[21]                                                                                                                                                                                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|cpu_readdata[8]                                                                                                                                                                                                                                                                ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A|Mux3                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR|Mux2                                                                                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D|Mux2                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|integration_nios2_cpu:nios2_cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |DE2|integration:u0|integration_addr_router_001:addr_router_001|src_channel[5]                                                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.IF_FALSE                                                                                                                                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux1                                                                                                                                                                                                                         ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux6                                                                                                                                                                                                                         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU|Mux15                                                                                                                                                                                                                        ;
; 34:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; No         ; |DE2|integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|next_state.RESET                                                                                                                                                                                                                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE2|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                           ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                                               ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                        ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][5]                                                                                                                                                                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                          ;
; 12:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                 ;
; 44:1               ; 4 bits    ; 116 LEs       ; 76 LEs               ; 40 LEs                 ; Yes        ; |DE2|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------------------+
; Assignment      ; Value ; From ; To                                             ;
+-----------------+-------+------+------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                          ;
+-----------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------+
; Assignment      ; Value ; From ; To                                                 ;
+-----------------+-------+------+----------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                              ;
+-----------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                     ;
+-----------------+-------+------+--------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                  ;
+-----------------+-------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0|altsyncram_ok23:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2 ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; INIT_FILE      ; integration_onchip_mem_nios2.hex ; String                                                ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                        ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                     ;
; WIDTH_A                            ; 32                               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 12                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2560                             ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WIDTH_B                            ; 1                                ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; INIT_FILE                          ; integration_onchip_mem_nios2.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 2560                             ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_fdd1                  ; Untyped                                                     ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; arch           ; 16    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
; fan_in         ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                                              ;
; addr           ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                    ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_vsa1      ; Untyped                                                                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                   ;
; fan_in         ; 2     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                   ;
; fan_in         ; 4     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                  ;
; fan_in         ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
; fan_in         ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; word           ; 16    ; Signed Integer                                                                                                                ;
; addr           ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_vsa1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_TOSP ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                     ;
; fan_in         ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Multiplexer:MUX_ADDR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                                                     ;
; fan_in         ; 4     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_RS_IN ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
; fan_in         ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                             ;
; fan_in         ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_INST ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                             ;
; fan_in         ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ADDR ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                             ;
; fan_in         ; 8     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; ./memory/prog.mif    ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qia1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 12288                ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 12288                ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_q572      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; av_address_w                ; 18    ; Signed Integer                                                                                                    ;
; av_data_w                   ; 32    ; Signed Integer                                                                                                    ;
; av_burstcount_w             ; 1     ; Signed Integer                                                                                                    ;
; av_byteenable_w             ; 4     ; Signed Integer                                                                                                    ;
; uav_address_w               ; 18    ; Signed Integer                                                                                                    ;
; uav_burstcount_w            ; 3     ; Signed Integer                                                                                                    ;
; use_read                    ; 1     ; Signed Integer                                                                                                    ;
; use_write                   ; 0     ; Signed Integer                                                                                                    ;
; use_beginbursttransfer      ; 0     ; Signed Integer                                                                                                    ;
; use_begintransfer           ; 0     ; Signed Integer                                                                                                    ;
; use_chipselect              ; 0     ; Signed Integer                                                                                                    ;
; use_burstcount              ; 0     ; Signed Integer                                                                                                    ;
; use_readdatavalid           ; 1     ; Signed Integer                                                                                                    ;
; use_waitrequest             ; 1     ; Signed Integer                                                                                                    ;
; use_readresponse            ; 0     ; Signed Integer                                                                                                    ;
; use_writeresponse           ; 0     ; Signed Integer                                                                                                    ;
; av_symbols_per_word         ; 4     ; Signed Integer                                                                                                    ;
; av_address_symbols          ; 1     ; Signed Integer                                                                                                    ;
; av_burstcount_symbols       ; 0     ; Signed Integer                                                                                                    ;
; av_constant_burst_behavior  ; 0     ; Signed Integer                                                                                                    ;
; uav_constant_burst_behavior ; 0     ; Signed Integer                                                                                                    ;
; av_linewrapbursts           ; 1     ; Signed Integer                                                                                                    ;
; av_registerincomingsignals  ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator|altera_merlin_master_translator:nios2_cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                            ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------+
; av_address_w                ; 18    ; Signed Integer                                                                                      ;
; av_data_w                   ; 32    ; Signed Integer                                                                                      ;
; av_burstcount_w             ; 1     ; Signed Integer                                                                                      ;
; av_byteenable_w             ; 4     ; Signed Integer                                                                                      ;
; uav_address_w               ; 18    ; Signed Integer                                                                                      ;
; uav_burstcount_w            ; 3     ; Signed Integer                                                                                      ;
; use_read                    ; 1     ; Signed Integer                                                                                      ;
; use_write                   ; 1     ; Signed Integer                                                                                      ;
; use_beginbursttransfer      ; 0     ; Signed Integer                                                                                      ;
; use_begintransfer           ; 0     ; Signed Integer                                                                                      ;
; use_chipselect              ; 0     ; Signed Integer                                                                                      ;
; use_burstcount              ; 0     ; Signed Integer                                                                                      ;
; use_readdatavalid           ; 0     ; Signed Integer                                                                                      ;
; use_waitrequest             ; 1     ; Signed Integer                                                                                      ;
; use_readresponse            ; 0     ; Signed Integer                                                                                      ;
; use_writeresponse           ; 0     ; Signed Integer                                                                                      ;
; av_symbols_per_word         ; 4     ; Signed Integer                                                                                      ;
; av_address_symbols          ; 1     ; Signed Integer                                                                                      ;
; av_burstcount_symbols       ; 0     ; Signed Integer                                                                                      ;
; av_constant_burst_behavior  ; 0     ; Signed Integer                                                                                      ;
; uav_constant_burst_behavior ; 0     ; Signed Integer                                                                                      ;
; av_linewrapbursts           ; 0     ; Signed Integer                                                                                      ;
; av_registerincomingsignals  ; 0     ; Signed Integer                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                       ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; av_address_w                   ; 9     ; Signed Integer                                                                                               ;
; av_data_w                      ; 32    ; Signed Integer                                                                                               ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                               ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                               ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                                               ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                               ;
; uav_address_w                  ; 18    ; Signed Integer                                                                                               ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                               ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                               ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                               ;
; use_waitrequest                ; 1     ; Signed Integer                                                                                               ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                               ;
; use_readresponse               ; 0     ; Signed Integer                                                                                               ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                               ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                               ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                               ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                               ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                               ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                               ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                               ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                               ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                               ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                               ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                               ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; av_address_w                   ; 12    ; Signed Integer                                                                               ;
; av_data_w                      ; 32    ; Signed Integer                                                                               ;
; uav_data_w                     ; 32    ; Signed Integer                                                                               ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                               ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                               ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                               ;
; uav_address_w                  ; 18    ; Signed Integer                                                                               ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                               ;
; av_readlatency                 ; 1     ; Signed Integer                                                                               ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                               ;
; use_waitrequest                ; 0     ; Signed Integer                                                                               ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                               ;
; use_readresponse               ; 0     ; Signed Integer                                                                               ;
; use_writeresponse              ; 0     ; Signed Integer                                                                               ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                               ;
; av_address_symbols             ; 0     ; Signed Integer                                                                               ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                               ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                               ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                               ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                               ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                               ;
; av_read_wait_cycles            ; 0     ; Signed Integer                                                                               ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                               ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                               ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; av_address_w                   ; 1     ; Signed Integer                                                                                               ;
; av_data_w                      ; 32    ; Signed Integer                                                                                               ;
; uav_data_w                     ; 32    ; Signed Integer                                                                                               ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                               ;
; av_byteenable_w                ; 1     ; Signed Integer                                                                                               ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                                               ;
; uav_address_w                  ; 18    ; Signed Integer                                                                                               ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                                               ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                               ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                               ;
; use_waitrequest                ; 1     ; Signed Integer                                                                                               ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                               ;
; use_readresponse               ; 0     ; Signed Integer                                                                                               ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                               ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                                               ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                               ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                               ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                               ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                               ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                               ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                               ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                               ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                               ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                               ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
; av_address_w                   ; 1     ; Signed Integer                                                                               ;
; av_data_w                      ; 32    ; Signed Integer                                                                               ;
; uav_data_w                     ; 32    ; Signed Integer                                                                               ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                               ;
; av_byteenable_w                ; 4     ; Signed Integer                                                                               ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                                               ;
; uav_address_w                  ; 18    ; Signed Integer                                                                               ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                                               ;
; av_readlatency                 ; 0     ; Signed Integer                                                                               ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                               ;
; use_waitrequest                ; 0     ; Signed Integer                                                                               ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                               ;
; use_readresponse               ; 0     ; Signed Integer                                                                               ;
; use_writeresponse              ; 0     ; Signed Integer                                                                               ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                                               ;
; av_address_symbols             ; 0     ; Signed Integer                                                                               ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                               ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                               ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                               ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                               ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                               ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                               ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                               ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                               ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; av_address_w                   ; 2     ; Signed Integer                                                             ;
; av_data_w                      ; 32    ; Signed Integer                                                             ;
; uav_data_w                     ; 32    ; Signed Integer                                                             ;
; av_burstcount_w                ; 1     ; Signed Integer                                                             ;
; av_byteenable_w                ; 1     ; Signed Integer                                                             ;
; uav_byteenable_w               ; 4     ; Signed Integer                                                             ;
; uav_address_w                  ; 18    ; Signed Integer                                                             ;
; uav_burstcount_w               ; 3     ; Signed Integer                                                             ;
; av_readlatency                 ; 0     ; Signed Integer                                                             ;
; use_readdatavalid              ; 0     ; Signed Integer                                                             ;
; use_waitrequest                ; 0     ; Signed Integer                                                             ;
; use_uav_clken                  ; 0     ; Signed Integer                                                             ;
; use_readresponse               ; 0     ; Signed Integer                                                             ;
; use_writeresponse              ; 0     ; Signed Integer                                                             ;
; av_symbols_per_word            ; 4     ; Signed Integer                                                             ;
; av_address_symbols             ; 0     ; Signed Integer                                                             ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                             ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                             ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                             ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                             ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                             ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                             ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                             ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                             ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; av_address_w                   ; 16    ; Signed Integer                                                                                   ;
; av_data_w                      ; 16    ; Signed Integer                                                                                   ;
; uav_data_w                     ; 16    ; Signed Integer                                                                                   ;
; av_burstcount_w                ; 1     ; Signed Integer                                                                                   ;
; av_byteenable_w                ; 2     ; Signed Integer                                                                                   ;
; uav_byteenable_w               ; 2     ; Signed Integer                                                                                   ;
; uav_address_w                  ; 18    ; Signed Integer                                                                                   ;
; uav_burstcount_w               ; 2     ; Signed Integer                                                                                   ;
; av_readlatency                 ; 0     ; Signed Integer                                                                                   ;
; use_readdatavalid              ; 0     ; Signed Integer                                                                                   ;
; use_waitrequest                ; 0     ; Signed Integer                                                                                   ;
; use_uav_clken                  ; 0     ; Signed Integer                                                                                   ;
; use_readresponse               ; 0     ; Signed Integer                                                                                   ;
; use_writeresponse              ; 0     ; Signed Integer                                                                                   ;
; av_symbols_per_word            ; 2     ; Signed Integer                                                                                   ;
; av_address_symbols             ; 0     ; Signed Integer                                                                                   ;
; av_burstcount_symbols          ; 0     ; Signed Integer                                                                                   ;
; av_constant_burst_behavior     ; 0     ; Signed Integer                                                                                   ;
; uav_constant_burst_behavior    ; 0     ; Signed Integer                                                                                   ;
; av_require_unaligned_addresses ; 0     ; Signed Integer                                                                                   ;
; chipselect_through_readlatency ; 0     ; Signed Integer                                                                                   ;
; av_read_wait_cycles            ; 1     ; Signed Integer                                                                                   ;
; av_write_wait_cycles           ; 0     ; Signed Integer                                                                                   ;
; av_setup_wait_cycles           ; 0     ; Signed Integer                                                                                   ;
; av_data_hold_cycles            ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 74    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 74    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                                  ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                  ;
; pkt_begin_burst           ; 73    ; Signed Integer                                                                                                                                                                  ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                                  ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                                  ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                                  ;
; pkt_addr_h                ; 53    ; Signed Integer                                                                                                                                                                  ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_compressed_read ; 54    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_posted          ; 55    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_write           ; 56    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_read            ; 57    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_lock            ; 58    ; Signed Integer                                                                                                                                                                  ;
; pkt_src_id_h              ; 77    ; Signed Integer                                                                                                                                                                  ;
; pkt_src_id_l              ; 75    ; Signed Integer                                                                                                                                                                  ;
; pkt_dest_id_h             ; 80    ; Signed Integer                                                                                                                                                                  ;
; pkt_dest_id_l             ; 78    ; Signed Integer                                                                                                                                                                  ;
; pkt_burstwrap_h           ; 65    ; Signed Integer                                                                                                                                                                  ;
; pkt_burstwrap_l           ; 63    ; Signed Integer                                                                                                                                                                  ;
; pkt_byte_cnt_h            ; 62    ; Signed Integer                                                                                                                                                                  ;
; pkt_byte_cnt_l            ; 60    ; Signed Integer                                                                                                                                                                  ;
; pkt_protection_h          ; 84    ; Signed Integer                                                                                                                                                                  ;
; pkt_protection_l          ; 82    ; Signed Integer                                                                                                                                                                  ;
; pkt_response_status_h     ; 90    ; Signed Integer                                                                                                                                                                  ;
; pkt_response_status_l     ; 89    ; Signed Integer                                                                                                                                                                  ;
; pkt_burst_size_h          ; 68    ; Signed Integer                                                                                                                                                                  ;
; pkt_burst_size_l          ; 66    ; Signed Integer                                                                                                                                                                  ;
; st_channel_w              ; 6     ; Signed Integer                                                                                                                                                                  ;
; st_data_w                 ; 91    ; Signed Integer                                                                                                                                                                  ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                                  ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                                  ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                                  ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                  ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; bits_per_symbol     ; 92    ; Signed Integer                                                                                                                                                                                          ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                          ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                          ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                          ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                          ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                          ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                          ;
; pkt_begin_burst           ; 73    ; Signed Integer                                                                                                                                                          ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                          ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                          ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_h                ; 53    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_compressed_read ; 54    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_posted          ; 55    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_write           ; 56    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_read            ; 57    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_lock            ; 58    ; Signed Integer                                                                                                                                                          ;
; pkt_src_id_h              ; 77    ; Signed Integer                                                                                                                                                          ;
; pkt_src_id_l              ; 75    ; Signed Integer                                                                                                                                                          ;
; pkt_dest_id_h             ; 80    ; Signed Integer                                                                                                                                                          ;
; pkt_dest_id_l             ; 78    ; Signed Integer                                                                                                                                                          ;
; pkt_burstwrap_h           ; 65    ; Signed Integer                                                                                                                                                          ;
; pkt_burstwrap_l           ; 63    ; Signed Integer                                                                                                                                                          ;
; pkt_byte_cnt_h            ; 62    ; Signed Integer                                                                                                                                                          ;
; pkt_byte_cnt_l            ; 60    ; Signed Integer                                                                                                                                                          ;
; pkt_protection_h          ; 84    ; Signed Integer                                                                                                                                                          ;
; pkt_protection_l          ; 82    ; Signed Integer                                                                                                                                                          ;
; pkt_response_status_h     ; 90    ; Signed Integer                                                                                                                                                          ;
; pkt_response_status_l     ; 89    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_size_h          ; 68    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_size_l          ; 66    ; Signed Integer                                                                                                                                                          ;
; st_channel_w              ; 6     ; Signed Integer                                                                                                                                                          ;
; st_data_w                 ; 91    ; Signed Integer                                                                                                                                                          ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                          ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                          ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                          ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                          ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; bits_per_symbol     ; 92    ; Signed Integer                                                                                                                                                                                  ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                  ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                  ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                  ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                  ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                                  ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                                  ;
; pkt_begin_burst           ; 73    ; Signed Integer                                                                                                                                                                  ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                                  ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                                  ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                                  ;
; pkt_addr_h                ; 53    ; Signed Integer                                                                                                                                                                  ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_compressed_read ; 54    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_posted          ; 55    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_write           ; 56    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_read            ; 57    ; Signed Integer                                                                                                                                                                  ;
; pkt_trans_lock            ; 58    ; Signed Integer                                                                                                                                                                  ;
; pkt_src_id_h              ; 77    ; Signed Integer                                                                                                                                                                  ;
; pkt_src_id_l              ; 75    ; Signed Integer                                                                                                                                                                  ;
; pkt_dest_id_h             ; 80    ; Signed Integer                                                                                                                                                                  ;
; pkt_dest_id_l             ; 78    ; Signed Integer                                                                                                                                                                  ;
; pkt_burstwrap_h           ; 65    ; Signed Integer                                                                                                                                                                  ;
; pkt_burstwrap_l           ; 63    ; Signed Integer                                                                                                                                                                  ;
; pkt_byte_cnt_h            ; 62    ; Signed Integer                                                                                                                                                                  ;
; pkt_byte_cnt_l            ; 60    ; Signed Integer                                                                                                                                                                  ;
; pkt_protection_h          ; 84    ; Signed Integer                                                                                                                                                                  ;
; pkt_protection_l          ; 82    ; Signed Integer                                                                                                                                                                  ;
; pkt_response_status_h     ; 90    ; Signed Integer                                                                                                                                                                  ;
; pkt_response_status_l     ; 89    ; Signed Integer                                                                                                                                                                  ;
; pkt_burst_size_h          ; 68    ; Signed Integer                                                                                                                                                                  ;
; pkt_burst_size_l          ; 66    ; Signed Integer                                                                                                                                                                  ;
; st_channel_w              ; 6     ; Signed Integer                                                                                                                                                                  ;
; st_data_w                 ; 91    ; Signed Integer                                                                                                                                                                  ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                                  ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                                  ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                                  ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                                  ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; bits_per_symbol     ; 92    ; Signed Integer                                                                                                                                                                                          ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                          ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                          ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                          ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                          ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                          ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                          ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                          ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                          ;
; pkt_begin_burst           ; 73    ; Signed Integer                                                                                                                                                          ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                          ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                          ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_h                ; 53    ; Signed Integer                                                                                                                                                          ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_compressed_read ; 54    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_posted          ; 55    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_write           ; 56    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_read            ; 57    ; Signed Integer                                                                                                                                                          ;
; pkt_trans_lock            ; 58    ; Signed Integer                                                                                                                                                          ;
; pkt_src_id_h              ; 77    ; Signed Integer                                                                                                                                                          ;
; pkt_src_id_l              ; 75    ; Signed Integer                                                                                                                                                          ;
; pkt_dest_id_h             ; 80    ; Signed Integer                                                                                                                                                          ;
; pkt_dest_id_l             ; 78    ; Signed Integer                                                                                                                                                          ;
; pkt_burstwrap_h           ; 65    ; Signed Integer                                                                                                                                                          ;
; pkt_burstwrap_l           ; 63    ; Signed Integer                                                                                                                                                          ;
; pkt_byte_cnt_h            ; 62    ; Signed Integer                                                                                                                                                          ;
; pkt_byte_cnt_l            ; 60    ; Signed Integer                                                                                                                                                          ;
; pkt_protection_h          ; 84    ; Signed Integer                                                                                                                                                          ;
; pkt_protection_l          ; 82    ; Signed Integer                                                                                                                                                          ;
; pkt_response_status_h     ; 90    ; Signed Integer                                                                                                                                                          ;
; pkt_response_status_l     ; 89    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_size_h          ; 68    ; Signed Integer                                                                                                                                                          ;
; pkt_burst_size_l          ; 66    ; Signed Integer                                                                                                                                                          ;
; st_channel_w              ; 6     ; Signed Integer                                                                                                                                                          ;
; st_data_w                 ; 91    ; Signed Integer                                                                                                                                                          ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                          ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                          ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                          ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                          ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; bits_per_symbol     ; 92    ; Signed Integer                                                                                                                                                                                  ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                                  ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                                  ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                                  ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                                  ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                                  ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                                  ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 31    ; Signed Integer                                                                                                                                                 ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                 ;
; pkt_begin_burst           ; 73    ; Signed Integer                                                                                                                                                 ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                 ;
; pkt_byteen_h              ; 35    ; Signed Integer                                                                                                                                                 ;
; pkt_byteen_l              ; 32    ; Signed Integer                                                                                                                                                 ;
; pkt_addr_h                ; 53    ; Signed Integer                                                                                                                                                 ;
; pkt_addr_l                ; 36    ; Signed Integer                                                                                                                                                 ;
; pkt_trans_compressed_read ; 54    ; Signed Integer                                                                                                                                                 ;
; pkt_trans_posted          ; 55    ; Signed Integer                                                                                                                                                 ;
; pkt_trans_write           ; 56    ; Signed Integer                                                                                                                                                 ;
; pkt_trans_read            ; 57    ; Signed Integer                                                                                                                                                 ;
; pkt_trans_lock            ; 58    ; Signed Integer                                                                                                                                                 ;
; pkt_src_id_h              ; 77    ; Signed Integer                                                                                                                                                 ;
; pkt_src_id_l              ; 75    ; Signed Integer                                                                                                                                                 ;
; pkt_dest_id_h             ; 80    ; Signed Integer                                                                                                                                                 ;
; pkt_dest_id_l             ; 78    ; Signed Integer                                                                                                                                                 ;
; pkt_burstwrap_h           ; 65    ; Signed Integer                                                                                                                                                 ;
; pkt_burstwrap_l           ; 63    ; Signed Integer                                                                                                                                                 ;
; pkt_byte_cnt_h            ; 62    ; Signed Integer                                                                                                                                                 ;
; pkt_byte_cnt_l            ; 60    ; Signed Integer                                                                                                                                                 ;
; pkt_protection_h          ; 84    ; Signed Integer                                                                                                                                                 ;
; pkt_protection_l          ; 82    ; Signed Integer                                                                                                                                                 ;
; pkt_response_status_h     ; 90    ; Signed Integer                                                                                                                                                 ;
; pkt_response_status_l     ; 89    ; Signed Integer                                                                                                                                                 ;
; pkt_burst_size_h          ; 68    ; Signed Integer                                                                                                                                                 ;
; pkt_burst_size_l          ; 66    ; Signed Integer                                                                                                                                                 ;
; st_channel_w              ; 6     ; Signed Integer                                                                                                                                                 ;
; st_data_w                 ; 91    ; Signed Integer                                                                                                                                                 ;
; avs_burstcount_w          ; 3     ; Signed Integer                                                                                                                                                 ;
; suppress_0_byteen_cmd     ; 0     ; Signed Integer                                                                                                                                                 ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                 ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                 ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 73    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 75    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 65    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                                                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                                                                                 ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                 ;
; FIFO_DATA_W               ; 92    ; Signed Integer                                                                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                         ;
; bits_per_symbol     ; 92    ; Signed Integer                                                                                                                                                                         ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                         ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                         ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                         ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                         ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                         ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                         ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                         ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                         ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                         ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 92    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; DATA_WIDTH          ; 92    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pkt_data_h                ; 15    ; Signed Integer                                                                                                                                                      ;
; pkt_data_l                ; 0     ; Signed Integer                                                                                                                                                      ;
; pkt_begin_burst           ; 55    ; Signed Integer                                                                                                                                                      ;
; pkt_symbol_w              ; 8     ; Signed Integer                                                                                                                                                      ;
; pkt_byteen_h              ; 17    ; Signed Integer                                                                                                                                                      ;
; pkt_byteen_l              ; 16    ; Signed Integer                                                                                                                                                      ;
; pkt_addr_h                ; 35    ; Signed Integer                                                                                                                                                      ;
; pkt_addr_l                ; 18    ; Signed Integer                                                                                                                                                      ;
; pkt_trans_compressed_read ; 36    ; Signed Integer                                                                                                                                                      ;
; pkt_trans_posted          ; 37    ; Signed Integer                                                                                                                                                      ;
; pkt_trans_write           ; 38    ; Signed Integer                                                                                                                                                      ;
; pkt_trans_read            ; 39    ; Signed Integer                                                                                                                                                      ;
; pkt_trans_lock            ; 40    ; Signed Integer                                                                                                                                                      ;
; pkt_src_id_h              ; 59    ; Signed Integer                                                                                                                                                      ;
; pkt_src_id_l              ; 57    ; Signed Integer                                                                                                                                                      ;
; pkt_dest_id_h             ; 62    ; Signed Integer                                                                                                                                                      ;
; pkt_dest_id_l             ; 60    ; Signed Integer                                                                                                                                                      ;
; pkt_burstwrap_h           ; 47    ; Signed Integer                                                                                                                                                      ;
; pkt_burstwrap_l           ; 45    ; Signed Integer                                                                                                                                                      ;
; pkt_byte_cnt_h            ; 44    ; Signed Integer                                                                                                                                                      ;
; pkt_byte_cnt_l            ; 42    ; Signed Integer                                                                                                                                                      ;
; pkt_protection_h          ; 66    ; Signed Integer                                                                                                                                                      ;
; pkt_protection_l          ; 64    ; Signed Integer                                                                                                                                                      ;
; pkt_response_status_h     ; 72    ; Signed Integer                                                                                                                                                      ;
; pkt_response_status_l     ; 71    ; Signed Integer                                                                                                                                                      ;
; pkt_burst_size_h          ; 50    ; Signed Integer                                                                                                                                                      ;
; pkt_burst_size_l          ; 48    ; Signed Integer                                                                                                                                                      ;
; st_channel_w              ; 6     ; Signed Integer                                                                                                                                                      ;
; st_data_w                 ; 73    ; Signed Integer                                                                                                                                                      ;
; avs_burstcount_w          ; 2     ; Signed Integer                                                                                                                                                      ;
; suppress_0_byteen_cmd     ; 1     ; Signed Integer                                                                                                                                                      ;
; prevent_fifo_overflow     ; 1     ; Signed Integer                                                                                                                                                      ;
; use_readresponse          ; 0     ; Signed Integer                                                                                                                                                      ;
; use_writeresponse         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 40    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 37    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 59    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 57    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 62    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 60    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 66    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 64    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 72    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 71    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_DATA_W                 ; 73    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                                                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
; FIFO_DATA_W               ; 74    ; Signed Integer                                                                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; symbols_per_beat    ; 1     ; Signed Integer                                                                                                                                                                              ;
; bits_per_symbol     ; 74    ; Signed Integer                                                                                                                                                                              ;
; fifo_depth          ; 2     ; Signed Integer                                                                                                                                                                              ;
; channel_width       ; 0     ; Signed Integer                                                                                                                                                                              ;
; error_width         ; 0     ; Signed Integer                                                                                                                                                                              ;
; use_packets         ; 1     ; Signed Integer                                                                                                                                                                              ;
; use_fill_level      ; 0     ; Signed Integer                                                                                                                                                                              ;
; empty_latency       ; 1     ; Signed Integer                                                                                                                                                                              ;
; use_memory_blocks   ; 0     ; Signed Integer                                                                                                                                                                              ;
; use_store_forward   ; 0     ; Signed Integer                                                                                                                                                                              ;
; use_almost_full_if  ; 0     ; Signed Integer                                                                                                                                                                              ;
; use_almost_empty_if ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 74    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DATA_WIDTH          ; 74    ; Signed Integer                                                                                                                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_addr_router_001:addr_router_001|integration_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                           ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router:id_router_001|integration_id_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router_002:id_router_002|integration_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router_002:id_router_003|integration_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router_002:id_router_004|integration_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_id_router_005:id_router_005|integration_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                ;
; ST_DATA_W                 ; 91    ; Signed Integer                                                ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                              ;
+---------------------------+-------+-------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 55    ; Signed Integer                                                    ;
; PKT_ADDR_H                ; 35    ; Signed Integer                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                    ;
; PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_H           ; 47    ; Signed Integer                                                    ;
; PKT_BURSTWRAP_L           ; 45    ; Signed Integer                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                    ;
; PKT_TRANS_WRITE           ; 38    ; Signed Integer                                                    ;
; PKT_TRANS_READ            ; 39    ; Signed Integer                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                    ;
; PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                    ;
; PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                    ;
; ST_DATA_W                 ; 73    ; Signed Integer                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                    ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                    ;
; OUT_BYTE_CNT_H            ; 43    ; Signed Integer                                                    ;
; OUT_BURSTWRAP_H           ; 47    ; Signed Integer                                                    ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                    ;
+---------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 44    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 42    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                  ;
; ST_DATA_W      ; 73    ; Signed Integer                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                             ;
+-------------------------+----------+------------------------------------------------------------------+
; num_reset_inputs        ; 2        ; Signed Integer                                                   ;
; output_reset_sync_edges ; deassert ; String                                                           ;
; sync_depth              ; 2        ; Signed Integer                                                   ;
; reset_request_present   ; 1        ; Signed Integer                                                   ;
+-------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                                                    ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                                                  ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                                                                          ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller_001:rst_controller_001 ;
+-------------------------+----------+--------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                     ;
+-------------------------+----------+--------------------------------------------------------------------------+
; num_reset_inputs        ; 1        ; Signed Integer                                                           ;
; output_reset_sync_edges ; deassert ; String                                                                   ;
; sync_depth              ; 2        ; Signed Integer                                                           ;
; reset_request_present   ; 0        ; Signed Integer                                                           ;
+-------------------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                                                                ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                                                                      ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                                                              ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                                                                      ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                                                                      ;
+-------------------------+----------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                            ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                        ;
+-------------------------------+-------+-------------------------------------------------------------+
; in_pkt_addr_h                 ; 53    ; Signed Integer                                              ;
; in_pkt_addr_l                 ; 36    ; Signed Integer                                              ;
; in_pkt_data_h                 ; 31    ; Signed Integer                                              ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                              ;
; in_pkt_byteen_h               ; 35    ; Signed Integer                                              ;
; in_pkt_byteen_l               ; 32    ; Signed Integer                                              ;
; in_pkt_byte_cnt_h             ; 62    ; Signed Integer                                              ;
; in_pkt_byte_cnt_l             ; 60    ; Signed Integer                                              ;
; in_pkt_trans_compressed_read  ; 54    ; Signed Integer                                              ;
; in_pkt_burstwrap_h            ; 65    ; Signed Integer                                              ;
; in_pkt_burstwrap_l            ; 63    ; Signed Integer                                              ;
; in_pkt_burst_size_h           ; 68    ; Signed Integer                                              ;
; in_pkt_burst_size_l           ; 66    ; Signed Integer                                              ;
; in_pkt_response_status_h      ; 90    ; Signed Integer                                              ;
; in_pkt_response_status_l      ; 89    ; Signed Integer                                              ;
; in_pkt_trans_exclusive        ; 59    ; Signed Integer                                              ;
; in_pkt_burst_type_h           ; 70    ; Signed Integer                                              ;
; in_pkt_burst_type_l           ; 69    ; Signed Integer                                              ;
; in_st_data_w                  ; 91    ; Signed Integer                                              ;
; out_pkt_addr_h                ; 35    ; Signed Integer                                              ;
; out_pkt_addr_l                ; 18    ; Signed Integer                                              ;
; out_pkt_data_h                ; 15    ; Signed Integer                                              ;
; out_pkt_data_l                ; 0     ; Signed Integer                                              ;
; out_pkt_byteen_h              ; 17    ; Signed Integer                                              ;
; out_pkt_byteen_l              ; 16    ; Signed Integer                                              ;
; out_pkt_byte_cnt_h            ; 44    ; Signed Integer                                              ;
; out_pkt_byte_cnt_l            ; 42    ; Signed Integer                                              ;
; out_pkt_trans_compressed_read ; 36    ; Signed Integer                                              ;
; out_pkt_burst_size_h          ; 50    ; Signed Integer                                              ;
; out_pkt_burst_size_l          ; 48    ; Signed Integer                                              ;
; out_pkt_response_status_h     ; 72    ; Signed Integer                                              ;
; out_pkt_response_status_l     ; 71    ; Signed Integer                                              ;
; out_pkt_trans_exclusive       ; 41    ; Signed Integer                                              ;
; out_pkt_burst_type_h          ; 52    ; Signed Integer                                              ;
; out_pkt_burst_type_l          ; 51    ; Signed Integer                                              ;
; out_st_data_w                 ; 73    ; Signed Integer                                              ;
; st_channel_w                  ; 6     ; Signed Integer                                              ;
; optimize_for_rsp              ; 0     ; Signed Integer                                              ;
; response_path                 ; 0     ; Signed Integer                                              ;
+-------------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                        ;
; IN_PKT_ADDR_H                 ; 53    ; Signed Integer                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 54    ; Signed Integer                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 60    ; Signed Integer                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 65    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 66    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 68    ; Signed Integer                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 59    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 69    ; Signed Integer                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 70    ; Signed Integer                                                                                        ;
; IN_ST_DATA_W                  ; 91    ; Signed Integer                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                        ;
; OUT_PKT_ADDR_H                ; 35    ; Signed Integer                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 36    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 42    ; Signed Integer                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 44    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 48    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 50    ; Signed Integer                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 71    ; Signed Integer                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 72    ; Signed Integer                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 41    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 51    ; Signed Integer                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 52    ; Signed Integer                                                                                        ;
; OUT_ST_DATA_W                 ; 73    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------+
; in_pkt_addr_h                 ; 35    ; Signed Integer                                                      ;
; in_pkt_addr_l                 ; 18    ; Signed Integer                                                      ;
; in_pkt_data_h                 ; 15    ; Signed Integer                                                      ;
; in_pkt_data_l                 ; 0     ; Signed Integer                                                      ;
; in_pkt_byteen_h               ; 17    ; Signed Integer                                                      ;
; in_pkt_byteen_l               ; 16    ; Signed Integer                                                      ;
; in_pkt_byte_cnt_h             ; 44    ; Signed Integer                                                      ;
; in_pkt_byte_cnt_l             ; 42    ; Signed Integer                                                      ;
; in_pkt_trans_compressed_read  ; 36    ; Signed Integer                                                      ;
; in_pkt_burstwrap_h            ; 47    ; Signed Integer                                                      ;
; in_pkt_burstwrap_l            ; 45    ; Signed Integer                                                      ;
; in_pkt_burst_size_h           ; 50    ; Signed Integer                                                      ;
; in_pkt_burst_size_l           ; 48    ; Signed Integer                                                      ;
; in_pkt_response_status_h      ; 72    ; Signed Integer                                                      ;
; in_pkt_response_status_l      ; 71    ; Signed Integer                                                      ;
; in_pkt_trans_exclusive        ; 41    ; Signed Integer                                                      ;
; in_pkt_burst_type_h           ; 52    ; Signed Integer                                                      ;
; in_pkt_burst_type_l           ; 51    ; Signed Integer                                                      ;
; in_st_data_w                  ; 73    ; Signed Integer                                                      ;
; out_pkt_addr_h                ; 53    ; Signed Integer                                                      ;
; out_pkt_addr_l                ; 36    ; Signed Integer                                                      ;
; out_pkt_data_h                ; 31    ; Signed Integer                                                      ;
; out_pkt_data_l                ; 0     ; Signed Integer                                                      ;
; out_pkt_byteen_h              ; 35    ; Signed Integer                                                      ;
; out_pkt_byteen_l              ; 32    ; Signed Integer                                                      ;
; out_pkt_byte_cnt_h            ; 62    ; Signed Integer                                                      ;
; out_pkt_byte_cnt_l            ; 60    ; Signed Integer                                                      ;
; out_pkt_trans_compressed_read ; 54    ; Signed Integer                                                      ;
; out_pkt_burst_size_h          ; 68    ; Signed Integer                                                      ;
; out_pkt_burst_size_l          ; 66    ; Signed Integer                                                      ;
; out_pkt_response_status_h     ; 90    ; Signed Integer                                                      ;
; out_pkt_response_status_l     ; 89    ; Signed Integer                                                      ;
; out_pkt_trans_exclusive       ; 59    ; Signed Integer                                                      ;
; out_pkt_burst_type_h          ; 70    ; Signed Integer                                                      ;
; out_pkt_burst_type_l          ; 69    ; Signed Integer                                                      ;
; out_st_data_w                 ; 91    ; Signed Integer                                                      ;
; st_channel_w                  ; 6     ; Signed Integer                                                      ;
; optimize_for_rsp              ; 1     ; Signed Integer                                                      ;
; response_path                 ; 1     ; Signed Integer                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                    ;
; IN_PKT_ADDR_H                 ; 35    ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 36    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 42    ; Signed Integer                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 44    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 45    ; Signed Integer                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 47    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 48    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 50    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 71    ; Signed Integer                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 72    ; Signed Integer                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 41    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 51    ; Signed Integer                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 52    ; Signed Integer                                                                                                    ;
; IN_ST_DATA_W                  ; 73    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; OUT_PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 66    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 68    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 69    ; Signed Integer                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 70    ; Signed Integer                                                                                                    ;
; OUT_ST_DATA_W                 ; 91    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                                                   ;
+------------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                               ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 12                               ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 2560                             ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                                                ;
; WIDTH_B                            ; 1                                ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 4                                ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                                ;
; INIT_FILE                          ; integration_onchip_mem_nios2.hex ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 512                              ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                           ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; NORMAL                           ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ok23                  ; Untyped                                                                                                                ;
+------------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                           ;
; Entity Instance                           ; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2560                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
; Entity Instance                           ; integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 12288                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 12288                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                    ;
; Entity Instance                           ; integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2560                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter_001:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                          ;
+----------------------+-------+----------+--------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                     ;
+----------------------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                  ;
+----------------------+-------+----------+------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                             ;
+----------------------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; reset_req  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                                                                           ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rst_controller_001:rst_controller_001"                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                     ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                                                                ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                                                                ;
+------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_rst_controller:rst_controller" ;
+------------+-------+----------+------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                              ;
+------------+-------+----------+------------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                         ;
+------------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_id_router_005:id_router_005|integration_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_id_router_002:id_router_002|integration_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_addr_router_001:addr_router_001|integration_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:pio_led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:onchip_mem_nios2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; almost_empty_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_error         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; out_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                         ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator"           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                             ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_writedata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator"               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writedata             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                               ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_byteenable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                          ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator"               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                               ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                          ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator"           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_readdatavalid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                 ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                            ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:CIR_REG" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                   ;
+-------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_PC_D" ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                         ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------+
; mux_in[30..0] ; Input ; Info     ; Stuck at VCC                                                                                    ;
; mux_in[31]    ; Input ; Info     ; Stuck at GND                                                                                    ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                   ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; offset ; Input ; Info     ; Stuck at GND                                                                                              ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_OFFSET" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                               ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; mux_in[7..0] ; Input ; Info     ; Stuck at GND                                                                                          ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                   ;
+-------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                         ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------+
; mux_in[47..32] ; Input ; Info     ; Stuck at VCC                                                                                    ;
; mux_in[31..17] ; Input ; Info     ; Stuck at GND                                                                                    ;
; mux_in[15..0]  ; Input ; Info     ; Stuck at GND                                                                                    ;
; mux_in[16]     ; Input ; Info     ; Stuck at VCC                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "integration:u0|integration_nios2_cpu:nios2_cpu"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 0              ; PROG        ; 16    ; 4096  ; Read/Write ; integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 20 15:21:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off S4PU-16 -c S4PU-16
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Datapath.vhd
    Info (12022): Found design unit 1: S4PU_Datapath-operative_v0
    Info (12023): Found entity 1: S4PU_Datapath
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/combinatorial/Multiplexer.vhd
    Info (12022): Found design unit 1: Multiplexer-vectorial
    Info (12023): Found entity 1: Multiplexer
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sequential/Reg.vhd
    Info (12022): Found design unit 1: Reg-canonical
    Info (12023): Found entity 1: Reg
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/combinatorial/ALU_16.vhd
    Info (12022): Found design unit 1: ALU_16-s4pu_parallel
    Info (12023): Found entity 1: ALU_16
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/sequential/LIFO_Stack.vhd
    Info (12022): Found design unit 1: LIFO_Stack-altera_onchip
    Info (12023): Found entity 1: LIFO_Stack
Info (12021): Found 2 design units, including 1 entities, in source file magic/onchip_ram/onchip_ram.vhd
    Info (12022): Found design unit 1: onchip_ram-SYN
    Info (12023): Found entity 1: onchip_ram
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Control.vhd
    Info (12022): Found design unit 1: S4PU_Control-fsm_v0
    Info (12023): Found entity 1: S4PU_Control
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU.vhd
    Info (12022): Found design unit 1: S4PU-composite
    Info (12023): Found entity 1: S4PU
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/s4pu/S4PU_Daughterboard.vhd
    Info (12022): Found design unit 1: S4PU_Daughterboard-embedded_v0
    Info (12023): Found entity 1: S4PU_Daughterboard
Info (12021): Found 2 design units, including 1 entities, in source file magic/dual_ram/dual_ram.vhd
    Info (12022): Found design unit 1: dual_ram-SYN
    Info (12023): Found entity 1: dual_ram
Info (12021): Found 2 design units, including 1 entities, in source file magic/prog_rom/prog_rom.vhd
    Info (12022): Found design unit 1: prog_rom-SYN
    Info (12023): Found entity 1: prog_rom
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/DE2.vhd
    Info (12022): Found design unit 1: DE2-stack_computer
    Info (12023): Found entity 1: DE2
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration.vhd
    Info (12022): Found design unit 1: integration-rtl
    Info (12023): Found entity 1: integration
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd
    Info (12022): Found design unit 1: integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl
    Info (12023): Found entity 1: integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent.vhd
    Info (12022): Found design unit 1: integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent-rtl
    Info (12023): Found entity 1: integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_width_adapter.vhd
    Info (12022): Found design unit 1: integration_width_adapter-rtl
    Info (12023): Found entity 1: integration_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_width_adapter_001.vhd
    Info (12022): Found design unit 1: integration_width_adapter_001-rtl
    Info (12023): Found entity 1: integration_width_adapter_001
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_nios2_cpu_instruction_master_translator.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_instruction_master_translator-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_instruction_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_nios2_cpu_data_master_translator.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_data_master_translator-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_data_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_nios2_cpu_jtag_debug_module_translator.vhd
    Info (12022): Found design unit 1: integration_nios2_cpu_jtag_debug_module_translator-rtl
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_onchip_mem_nios2_s1_translator.vhd
    Info (12022): Found design unit 1: integration_onchip_mem_nios2_s1_translator-rtl
    Info (12023): Found entity 1: integration_onchip_mem_nios2_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_jtag_uart_avalon_jtag_slave_translator.vhd
    Info (12022): Found design unit 1: integration_jtag_uart_avalon_jtag_slave_translator-rtl
    Info (12023): Found entity 1: integration_jtag_uart_avalon_jtag_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_sysid_control_slave_translator.vhd
    Info (12022): Found design unit 1: integration_sysid_control_slave_translator-rtl
    Info (12023): Found entity 1: integration_sysid_control_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_pio_led_s1_translator.vhd
    Info (12022): Found design unit 1: integration_pio_led_s1_translator-rtl
    Info (12023): Found entity 1: integration_pio_led_s1_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_s4pu_cpu_avalon_slave_translator.vhd
    Info (12022): Found design unit 1: integration_s4pu_cpu_avalon_slave_translator-rtl
    Info (12023): Found entity 1: integration_s4pu_cpu_avalon_slave_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_rst_controller.vhd
    Info (12022): Found design unit 1: integration_rst_controller-rtl
    Info (12023): Found entity 1: integration_rst_controller
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/integration_rst_controller_001.vhd
    Info (12022): Found design unit 1: integration_rst_controller_001-rtl
    Info (12023): Found entity 1: integration_rst_controller_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_irq_mapper.sv
    Info (12023): Found entity 1: integration_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: integration_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_mux.sv
    Info (12023): Found entity 1: integration_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: integration_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_rsp_xbar_demux.sv
    Info (12023): Found entity 1: integration_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_cmd_xbar_mux.sv
    Info (12023): Found entity 1: integration_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: integration_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_cmd_xbar_demux.sv
    Info (12023): Found entity 1: integration_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_id_router_005.sv
    Info (12023): Found entity 1: integration_id_router_005_default_decode
    Info (12023): Found entity 2: integration_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_id_router_002.sv
    Info (12023): Found entity 1: integration_id_router_002_default_decode
    Info (12023): Found entity 2: integration_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_id_router.sv
    Info (12023): Found entity 1: integration_id_router_default_decode
    Info (12023): Found entity 2: integration_id_router
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_addr_router_001.sv
    Info (12023): Found entity 1: integration_addr_router_001_default_decode
    Info (12023): Found entity 2: integration_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/integration_addr_router.sv
    Info (12023): Found entity 1: integration_addr_router_default_decode
    Info (12023): Found entity 2: integration_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/S4PU.vhd
    Info (12022): Found design unit 1: S4PU-composite
    Info (12023): Found entity 1: S4PU
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/S4PU_Control.vhd
    Info (12022): Found design unit 1: S4PU_Control-fsm_v0
    Info (12023): Found entity 1: S4PU_Control
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/S4PU_Datapath.vhd
    Info (12022): Found design unit 1: S4PU_Datapath-operative_v0
    Info (12023): Found entity 1: S4PU_Datapath
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/S4PU_Daughterboard.vhd
    Info (12022): Found design unit 1: S4PU_Daughterboard-embedded_v0
    Info (12023): Found entity 1: S4PU_Daughterboard
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/LIFO_Stack.vhd
    Info (12022): Found design unit 1: LIFO_Stack-altera_onchip
    Info (12023): Found entity 1: LIFO_Stack
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/Reg.vhd
    Info (12022): Found design unit 1: Reg-canonical
    Info (12023): Found entity 1: Reg
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/ALU_16.vhd
    Info (12022): Found design unit 1: ALU_16-s4pu_parallel
    Info (12023): Found entity 1: ALU_16
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/Multiplexer.vhd
    Info (12022): Found design unit 1: Multiplexer-vectorial
    Info (12023): Found entity 1: Multiplexer
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/onchip_ram.vhd
    Info (12022): Found design unit 1: onchip_ram-SYN
    Info (12023): Found entity 1: onchip_ram
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/prog_rom.vhd
    Info (12022): Found design unit 1: prog_rom-SYN
    Info (12023): Found entity 1: prog_rom
Info (12021): Found 2 design units, including 1 entities, in source file qsys/synthesis/submodules/dual_ram.vhd
    Info (12022): Found design unit 1: dual_ram-SYN
    Info (12023): Found entity 1: dual_ram
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_pio_led.v
    Info (12023): Found entity 1: integration_pio_led
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_sysid.v
    Info (12023): Found entity 1: integration_sysid
Info (12021): Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/integration_jtag_uart.v
    Info (12023): Found entity 1: integration_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: integration_jtag_uart_scfifo_w
    Info (12023): Found entity 3: integration_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: integration_jtag_uart_scfifo_r
    Info (12023): Found entity 5: integration_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_onchip_mem_nios2.v
    Info (12023): Found entity 1: integration_onchip_mem_nios2
Info (12021): Found 23 design units, including 23 entities, in source file qsys/synthesis/submodules/integration_nios2_cpu.v
    Info (12023): Found entity 1: integration_nios2_cpu_ic_data_module
    Info (12023): Found entity 2: integration_nios2_cpu_ic_tag_module
    Info (12023): Found entity 3: integration_nios2_cpu_register_bank_a_module
    Info (12023): Found entity 4: integration_nios2_cpu_register_bank_b_module
    Info (12023): Found entity 5: integration_nios2_cpu_nios2_oci_debug
    Info (12023): Found entity 6: integration_nios2_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: integration_nios2_cpu_nios2_ocimem
    Info (12023): Found entity 8: integration_nios2_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: integration_nios2_cpu_nios2_oci_break
    Info (12023): Found entity 10: integration_nios2_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: integration_nios2_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: integration_nios2_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: integration_nios2_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: integration_nios2_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: integration_nios2_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 16: integration_nios2_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 17: integration_nios2_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 18: integration_nios2_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: integration_nios2_cpu_nios2_oci_pib
    Info (12023): Found entity 20: integration_nios2_cpu_nios2_oci_im
    Info (12023): Found entity 21: integration_nios2_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: integration_nios2_cpu_nios2_oci
    Info (12023): Found entity 23: integration_nios2_cpu
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_nios2_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: integration_nios2_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_nios2_cpu_oci_test_bench.v
    Info (12023): Found entity 1: integration_nios2_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/integration_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: integration_nios2_cpu_test_bench
Info (12127): Elaborating entity "DE2" for the top level hierarchy
Info (12128): Elaborating entity "integration" for hierarchy "integration:u0"
Info (12128): Elaborating entity "integration_nios2_cpu" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu"
Info (12128): Elaborating entity "integration_nios2_cpu_test_bench" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_test_bench:the_integration_nios2_cpu_test_bench"
Info (12128): Elaborating entity "integration_nios2_cpu_ic_data_module" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf
    Info (12023): Found entity 1: altsyncram_qed1
Info (12128): Elaborating entity "altsyncram_qed1" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_data_module:integration_nios2_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated"
Info (12128): Elaborating entity "integration_nios2_cpu_ic_tag_module" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_frh1.tdf
    Info (12023): Found entity 1: altsyncram_frh1
Info (12128): Elaborating entity "altsyncram_frh1" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_ic_tag_module:integration_nios2_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_frh1:auto_generated"
Info (12128): Elaborating entity "integration_nios2_cpu_register_bank_a_module" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ghh1.tdf
    Info (12023): Found entity 1: altsyncram_ghh1
Info (12128): Elaborating entity "altsyncram_ghh1" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_a_module:integration_nios2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ghh1:auto_generated"
Info (12128): Elaborating entity "integration_nios2_cpu_register_bank_b_module" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhh1.tdf
    Info (12023): Found entity 1: altsyncram_hhh1
Info (12128): Elaborating entity "altsyncram_hhh1" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_register_bank_b_module:integration_nios2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_hhh1:auto_generated"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_debug" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_ocimem" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem"
Info (12128): Elaborating entity "integration_nios2_cpu_ociram_sp_ram_module" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1e81.tdf
    Info (12023): Found entity 1: altsyncram_1e81
Info (12128): Elaborating entity "altsyncram_1e81" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|integration_nios2_cpu_ociram_sp_ram_module:integration_nios2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_1e81:auto_generated"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_avalon_reg" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_avalon_reg:the_integration_nios2_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_break" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_xbrk" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_xbrk:the_integration_nios2_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_dbrk" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dbrk:the_integration_nios2_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_itrace" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_itrace:the_integration_nios2_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_dtrace" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dtrace:the_integration_nios2_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_td_mode" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_dtrace:the_integration_nios2_cpu_nios2_oci_dtrace|integration_nios2_cpu_nios2_oci_td_mode:integration_nios2_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_fifo" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_fifo:the_integration_nios2_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_compute_tm_count" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_fifo:the_integration_nios2_cpu_nios2_oci_fifo|integration_nios2_cpu_nios2_oci_compute_tm_count:integration_nios2_cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_fifowp_inc" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_fifo:the_integration_nios2_cpu_nios2_oci_fifo|integration_nios2_cpu_nios2_oci_fifowp_inc:integration_nios2_cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_fifocount_inc" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_fifo:the_integration_nios2_cpu_nios2_oci_fifo|integration_nios2_cpu_nios2_oci_fifocount_inc:integration_nios2_cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "integration_nios2_cpu_oci_test_bench" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_fifo:the_integration_nios2_cpu_nios2_oci_fifo|integration_nios2_cpu_oci_test_bench:the_integration_nios2_cpu_oci_test_bench"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_pib" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_pib:the_integration_nios2_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "integration_nios2_cpu_nios2_oci_im" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_im:the_integration_nios2_cpu_nios2_oci_im"
Info (12128): Elaborating entity "integration_nios2_cpu_jtag_debug_module_wrapper" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "integration_nios2_cpu_jtag_debug_module_tck" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "integration_nios2_cpu_jtag_debug_module_sysclk" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "integration:u0|integration_nios2_cpu:nios2_cpu|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:integration_nios2_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "integration_onchip_mem_nios2" for hierarchy "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "integration_onchip_mem_nios2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2560"
    Info (12134): Parameter "numwords_a" = "2560"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fdd1.tdf
    Info (12023): Found entity 1: altsyncram_fdd1
Info (12128): Elaborating entity "altsyncram_fdd1" for hierarchy "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated"
Info (12128): Elaborating entity "integration_jtag_uart" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "integration_jtag_uart_scfifo_w" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_w:the_integration_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "integration_jtag_uart_scfifo_r" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|integration_jtag_uart_scfifo_r:the_integration_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "integration:u0|integration_jtag_uart:jtag_uart|alt_jtag_atlantic:integration_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "integration_sysid" for hierarchy "integration:u0|integration_sysid:sysid"
Info (12128): Elaborating entity "integration_pio_led" for hierarchy "integration:u0|integration_pio_led:pio_led"
Info (12128): Elaborating entity "S4PU_Daughterboard" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu"
Info (12128): Elaborating entity "S4PU" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU"
Info (12128): Elaborating entity "S4PU_Control" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Control:CONTROL_BLOCK"
Info (12128): Elaborating entity "S4PU_Datapath" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at S4PU_Datapath.vhd(137): object "alu_overflow_sig" assigned a value but never read
Info (12128): Elaborating entity "ALU_16" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|ALU_16:ALU"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_ALU_A"
Info (12128): Elaborating entity "Reg" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:TOS_REG"
Info (12128): Elaborating entity "LIFO_Stack" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK"
Info (12128): Elaborating entity "onchip_ram" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vsa1.tdf
    Info (12023): Found entity 1: altsyncram_vsa1
Info (12128): Elaborating entity "altsyncram_vsa1" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated"
Info (12128): Elaborating entity "Reg" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_TOSP"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Multiplexer:MUX_ADDR"
Info (12128): Elaborating entity "Multiplexer" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Multiplexer:MUX_DS_IN"
Info (12128): Elaborating entity "prog_rom" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/prog.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qia1.tdf
    Info (12023): Found entity 1: altsyncram_qia1
Info (12128): Elaborating entity "altsyncram_qia1" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s92.tdf
    Info (12023): Found entity 1: altsyncram_2s92
Info (12128): Elaborating entity "altsyncram_2s92" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|altsyncram_2s92:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1347571527"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_qia1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "dual_ram" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY"
Info (12128): Elaborating entity "altsyncram" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "12288"
    Info (12134): Parameter "numwords_b" = "12288"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q572.tdf
    Info (12023): Found entity 1: altsyncram_q572
Info (12128): Elaborating entity "altsyncram_q572" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf
    Info (12023): Found entity 1: decode_3oa
Info (12128): Elaborating entity "decode_3oa" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|decode_3oa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf
    Info (12023): Found entity 1: mux_2kb
Info (12128): Elaborating entity "mux_2kb" for hierarchy "integration:u0|S4PU_Daughterboard:s4pu_cpu|dual_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_q572:auto_generated|mux_2kb:mux4"
Info (12128): Elaborating entity "integration_nios2_cpu_instruction_master_translator" for hierarchy "integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator"
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_instruction_master_translator.vhd(62): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_instruction_master_translator.vhd(66): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_instruction_master_translator.vhd(67): used implicit default value for signal "uav_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_instruction_master_translator.vhd(69): used implicit default value for signal "uav_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "integration:u0|integration_nios2_cpu_instruction_master_translator:nios2_cpu_instruction_master_translator|altera_merlin_master_translator:nios2_cpu_instruction_master_translator"
Info (12128): Elaborating entity "integration_nios2_cpu_data_master_translator" for hierarchy "integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator"
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_data_master_translator.vhd(63): used implicit default value for signal "av_readdatavalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_data_master_translator.vhd(64): used implicit default value for signal "av_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_data_master_translator.vhd(66): used implicit default value for signal "av_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_data_master_translator.vhd(67): used implicit default value for signal "uav_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_data_master_translator.vhd(69): used implicit default value for signal "uav_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "integration:u0|integration_nios2_cpu_data_master_translator:nios2_cpu_data_master_translator|altera_merlin_master_translator:nios2_cpu_data_master_translator"
Info (12128): Elaborating entity "integration_nios2_cpu_jtag_debug_module_translator" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator"
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator:nios2_cpu_jtag_debug_module_translator|altera_merlin_slave_translator:nios2_cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "integration_onchip_mem_nios2_s1_translator" for hierarchy "integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator"
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(58): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(59): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(60): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_onchip_mem_nios2_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_onchip_mem_nios2_s1_translator:onchip_mem_nios2_s1_translator|altera_merlin_slave_translator:onchip_mem_nios2_s1_translator"
Info (12128): Elaborating entity "integration_jtag_uart_avalon_jtag_slave_translator" for hierarchy "integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "integration_sysid_control_slave_translator" for hierarchy "integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator"
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(53): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(54): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(55): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(56): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(57): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(58): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(59): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(60): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(61): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(62): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(66): used implicit default value for signal "av_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(67): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(68): used implicit default value for signal "av_writedata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_sysid_control_slave_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_sysid_control_slave_translator:sysid_control_slave_translator|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "integration_pio_led_s1_translator" for hierarchy "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator"
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(56): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(57): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(58): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(59): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(60): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_pio_led_s1_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_pio_led_s1_translator:pio_led_s1_translator|altera_merlin_slave_translator:pio_led_s1_translator"
Info (12128): Elaborating entity "integration_s4pu_cpu_avalon_slave_translator" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator"
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(55): used implicit default value for signal "av_beginbursttransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(56): used implicit default value for signal "av_begintransfer" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(57): used implicit default value for signal "av_burstcount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(58): used implicit default value for signal "av_byteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(59): used implicit default value for signal "av_chipselect" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(60): used implicit default value for signal "av_clken" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(61): used implicit default value for signal "av_debugaccess" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(62): used implicit default value for signal "av_lock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(63): used implicit default value for signal "av_outputenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(64): used implicit default value for signal "av_read" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(68): used implicit default value for signal "av_writebyteenable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(69): used implicit default value for signal "av_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(72): used implicit default value for signal "uav_response" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator.vhd(74): used implicit default value for signal "uav_writeresponsevalid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator:s4pu_cpu_avalon_slave_translator|altera_merlin_slave_translator:s4pu_cpu_avalon_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "integration:u0|altera_merlin_master_agent:nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "integration:u0|altera_merlin_master_agent:nios2_cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal "m0_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal "almost_empty_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal "almost_full_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal "csr_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal "out_channel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal "out_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal "out_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "integration:u0|integration_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent"
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal "m0_writeresponserequest" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_slave_agent:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal "almost_empty_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal "almost_full_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal "csr_readdata" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal "out_channel" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal "out_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal "out_error" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "integration:u0|integration_s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|altera_avalon_sc_fifo:s4pu_cpu_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "integration_addr_router" for hierarchy "integration:u0|integration_addr_router:addr_router"
Info (12128): Elaborating entity "integration_addr_router_default_decode" for hierarchy "integration:u0|integration_addr_router:addr_router|integration_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "integration_addr_router_001" for hierarchy "integration:u0|integration_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "integration_addr_router_001_default_decode" for hierarchy "integration:u0|integration_addr_router_001:addr_router_001|integration_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "integration_id_router" for hierarchy "integration:u0|integration_id_router:id_router"
Info (12128): Elaborating entity "integration_id_router_default_decode" for hierarchy "integration:u0|integration_id_router:id_router|integration_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "integration_id_router_002" for hierarchy "integration:u0|integration_id_router_002:id_router_002"
Info (12128): Elaborating entity "integration_id_router_002_default_decode" for hierarchy "integration:u0|integration_id_router_002:id_router_002|integration_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "integration_id_router_005" for hierarchy "integration:u0|integration_id_router_005:id_router_005"
Info (12128): Elaborating entity "integration_id_router_005_default_decode" for hierarchy "integration:u0|integration_id_router_005:id_router_005|integration_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "integration:u0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "integration:u0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "integration:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "integration_rst_controller" for hierarchy "integration:u0|integration_rst_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "integration:u0|integration_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "integration_rst_controller_001" for hierarchy "integration:u0|integration_rst_controller_001:rst_controller_001"
Warning (10541): VHDL Signal Declaration warning at integration_rst_controller_001.vhd(35): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "integration:u0|integration_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "integration_cmd_xbar_demux" for hierarchy "integration:u0|integration_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "integration_cmd_xbar_demux_001" for hierarchy "integration:u0|integration_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "integration_cmd_xbar_mux" for hierarchy "integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "integration:u0|integration_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "integration_rsp_xbar_demux" for hierarchy "integration:u0|integration_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "integration_rsp_xbar_demux_002" for hierarchy "integration:u0|integration_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "integration_rsp_xbar_mux" for hierarchy "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "integration:u0|integration_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "integration_rsp_xbar_mux_001" for hierarchy "integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "integration:u0|integration_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "integration_width_adapter" for hierarchy "integration:u0|integration_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "integration:u0|integration_width_adapter:width_adapter|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "integration_width_adapter_001" for hierarchy "integration:u0|integration_width_adapter_001:width_adapter_001"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "integration:u0|integration_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "integration_irq_mapper" for hierarchy "integration:u0|integration_irq_mapper:irq_mapper"
Warning (12000): Port "in_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "in_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "in_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_channel" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_channel[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_empty" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_empty[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12000): Port "out_error" in macrofunction "nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" has no range declared,the Quartus II software will connect the port to pin "out_error[0]" because the pin is a member of a single bit bus with the same name as the port
Warning (12020): Port "jdo" on the entity instantiation of "the_integration_nios2_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "integration:u0|integration_nios2_cpu:nios2_cpu|Add8"
Info (12130): Elaborated megafunction instantiation "integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8"
Info (12133): Instantiated megafunction "integration:u0|integration_nios2_cpu:nios2_cpu|lpm_add_sub:Add8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf
    Info (12023): Found entity 1: add_sub_8ri
Info (270021): Converted the following 1 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 512
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a16"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a24"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a15"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a23"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a7"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a31"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a17"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a14"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a30"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a13"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a29"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a12"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a28"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a11"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a27"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a10"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a26"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a9"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a25"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a22"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a21"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a20"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a19"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a18"
        Info (270019): RAM block slice "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|ram_block1a1"
Info (12130): Elaborated megafunction instantiation "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "integration:u0|integration_onchip_mem_nios2:onchip_mem_nios2|altsyncram:the_altsyncram|altsyncram_fdd1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "2560"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "NORMAL"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "integration_onchip_mem_nios2.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "512"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ok23.tdf
    Info (12023): Found entity 1: altsyncram_ok23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 88 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file /home/baioc/Applications/FPGA/S4PU/quartus/output_files/S4PU-16.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4070 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 3632 logic cells
    Info (21064): Implemented 414 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings
    Info: Peak virtual memory: 769 megabytes
    Info: Processing ended: Tue Nov 20 15:22:15 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/baioc/Applications/FPGA/S4PU/quartus/output_files/S4PU-16.map.smsg.


