# Tue Aug 13 17:15:35 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: MO231 :"d:\workingdir\top_level.vhd":33:1:33:2|Found counter in view:work.top(sample_arch) instance myCounter[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
0 instances converted, 5 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   5          myCounter[0]        Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\WorkingDir\i2c_interface\synwork\pico_i2c_i2c_interface_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\WorkingDir\i2c_interface\pico_i2c_i2c_interface.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

@W: MT420 |Found inferred clock top|osc_clk_inferred_clock with period 7.52ns. Please declare a user-defined clock on object "n:osc_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Aug 13 17:15:36 2019
#


Top view:               top
Requested Frequency:    133.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 3.205

                               Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                 Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
top|osc_clk_inferred_clock     133.0 MHz     231.8 MHz     7.519         4.314         3.205     inferred     Inferred_clkgroup_0
=================================================================================================================================





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
top|osc_clk_inferred_clock  top|osc_clk_inferred_clock  |  7.519       3.205  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|osc_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                            Arrival          
Instance         Reference                      Type        Pin     Net              Time        Slack
                 Clock                                                                                
------------------------------------------------------------------------------------------------------
myCounter[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       myCounter[0]     0.972       3.205
myCounter[1]     top|osc_clk_inferred_clock     FD1S3AX     Q       myCounter[1]     0.972       3.348
myCounter[2]     top|osc_clk_inferred_clock     FD1S3AX     Q       myCounter[2]     0.972       3.348
myCounter[4]     top|osc_clk_inferred_clock     FD1S3AX     Q       led_c            1.044       5.159
myCounter[3]     top|osc_clk_inferred_clock     FD1S3AX     Q       myCounter[3]     0.972       5.231
======================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                              Required          
Instance         Reference                      Type        Pin     Net                Time         Slack
                 Clock                                                                                   
---------------------------------------------------------------------------------------------------------
myCounter[3]     top|osc_clk_inferred_clock     FD1S3AX     D       myCounter_s[3]     7.413        3.205
myCounter[4]     top|osc_clk_inferred_clock     FD1S3AX     D       myCounter_s[4]     7.413        3.205
myCounter[1]     top|osc_clk_inferred_clock     FD1S3AX     D       myCounter_s[1]     7.413        3.348
myCounter[2]     top|osc_clk_inferred_clock     FD1S3AX     D       myCounter_s[2]     7.413        3.348
myCounter[0]     top|osc_clk_inferred_clock     FD1S3AX     D       myCounter_s[0]     7.413        5.231
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.519
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.413

    - Propagation time:                      4.208
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.205

    Number of logic level(s):                3
    Starting point:                          myCounter[0] / Q
    Ending point:                            myCounter[4] / D
    The start point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
myCounter[0]           FD1S3AX     Q        Out     0.972     0.972       -         
myCounter[0]           Net         -        -       -         -           1         
myCounter_cry_0[0]     CCU2D       A1       In      0.000     0.972       -         
myCounter_cry_0[0]     CCU2D       COUT     Out     1.544     2.516       -         
myCounter_cry[0]       Net         -        -       -         -           1         
myCounter_cry_0[1]     CCU2D       CIN      In      0.000     2.516       -         
myCounter_cry_0[1]     CCU2D       COUT     Out     0.143     2.659       -         
myCounter_cry[2]       Net         -        -       -         -           1         
myCounter_cry_0[3]     CCU2D       CIN      In      0.000     2.659       -         
myCounter_cry_0[3]     CCU2D       S1       Out     1.549     4.208       -         
myCounter_s[4]         Net         -        -       -         -           1         
myCounter[4]           FD1S3AX     D        In      0.000     4.208       -         
====================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_1200ze-1

Register bits: 5 of 1280 (0%)
PIC Latch:       0
I/O cells:       1


Details:
CCU2D:          3
FD1S3AX:        5
GSR:            1
OB:             1
OSCH:           1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Aug 13 17:15:36 2019

###########################################################]
