
*** Running vivado
    with args -log Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 435.309 ; gain = 95.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:45]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_1' of component 'Mux_8way_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Mux_8way_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer0' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Buffer_4bit' (3#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:40]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer1' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:75]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer2' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:80]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer3' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:85]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer4' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:90]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer5' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:95]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer6' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:100]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer7' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'Mux_8way_4bit' (4#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8way_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_8way_4bit.vhd:34' bound to instance 'Mux_8way_4bit_2' of component 'Mux_8way_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:175]
INFO: [Synth 8-3491] module 'Mux_2way_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_4bit.vhd:34' bound to instance 'Mux_2way_4bit_0' of component 'Mux_2way_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer_4bit_0' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_4bit.vhd:53]
INFO: [Synth 8-3491] module 'Buffer_4bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_4bit.vhd:34' bound to instance 'Buffer_4bit_1' of component 'Buffer_4bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_4bit.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_4bit' (5#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Mux_2way_3bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_3bit.vhd:34' bound to instance 'Mux_2way_3bit_0' of component 'Mux_2way_3bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Mux_2way_3bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'Buffer_3bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_3bit.vhd:34' bound to instance 'Buffer_3bit_0' of component 'Buffer_3bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_3bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Buffer_3bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_3bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Buffer_3bit' (6#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_3bit.vhd:40]
INFO: [Synth 8-3491] module 'Buffer_3bit' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Buffer_3bit.vhd:34' bound to instance 'Buffer_3bit_1' of component 'Buffer_3bit' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_3bit.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Mux_2way_3bit' (7#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Mux_2way_3bit.vhd:41]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'Adder_3bit' of component 'RCA_3' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RCA_3.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (8#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (9#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RCA_3.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RCA_3.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (10#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'Adder_Subtractor' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:34' bound to instance 'AddSubUnit' of component 'Adder_Subtractor' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:206]
INFO: [Synth 8-638] synthesizing module 'Adder_Subtractor' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:78]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Adder_Subtractor' (11#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Adder_Subtractor.vhd:44]
INFO: [Synth 8-3491] module 'ProgramROM' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/ProgramROM.vhd:35' bound to instance 'ROM' of component 'ProgramROM' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'ProgramROM' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/ProgramROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ProgramROM' (12#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/ProgramROM.vhd:40]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Counter.vhd:34' bound to instance 'ProgramCounter' of component 'Counter' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:219]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Counter.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF0' of component 'D_FF' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Counter.vhd:73]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (13#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF1' of component 'D_FF' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Counter.vhd:80]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'D_FF2' of component 'D_FF' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Counter.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'Counter' (14#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Counter.vhd:43]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'InsDecoder' of component 'Instruction_Decoder' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:225]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder' of component 'Decoder_2_to_4' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (15#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Instruction_Decoder.vhd:47]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:34' bound to instance 'RegBank' of component 'RegisterBank' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:69]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R0' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'D_FF_with_EN' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:34' bound to instance 'D_FF_0' of component 'D_FF_with_EN' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:57]
INFO: [Synth 8-638] synthesizing module 'D_FF_with_EN' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'D_FF_with_EN' (16#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:43]
INFO: [Synth 8-3491] module 'D_FF_with_EN' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:34' bound to instance 'D_FF_1' of component 'D_FF_with_EN' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:64]
INFO: [Synth 8-3491] module 'D_FF_with_EN' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:34' bound to instance 'D_FF_2' of component 'D_FF_with_EN' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:71]
INFO: [Synth 8-3491] module 'D_FF_with_EN' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:34' bound to instance 'D_FF_3' of component 'D_FF_with_EN' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'Reg' (17#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R1' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:82]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R2' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:89]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R3' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:96]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R4' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:103]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R5' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:110]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R6' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:117]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Reg.vhd:34' bound to instance 'R7' of component 'Reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (18#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/RegisterBank.vhd:49]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd:34' bound to instance 'LookUpTable' of component 'LUT_16_7' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:255]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (19#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/LUT_16_7.vhd:39]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'SlowClock' of component 'Slow_Clk' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:259]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (20#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Processor' (21#1) [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/Processor.vhd:45]
WARNING: [Synth 8-3917] design Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port RegCheck[3]
WARNING: [Synth 8-3331] design RCA_3 has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 490.340 ; gain = 150.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 490.340 ; gain = 150.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 490.340 ; gain = 150.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/constrs_1/new/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 824.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 824.145 ; gain = 484.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 824.145 ; gain = 484.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 824.145 ; gain = 484.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "program_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 824.145 ; gain = 484.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Adder_Subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module ProgramROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module D_FF_with_EN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'RegBank/R0/D_FF_1/Q_reg' into 'RegBank/R0/D_FF_0/Q_reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:50]
INFO: [Synth 8-4471] merging register 'RegBank/R0/D_FF_2/Q_reg' into 'RegBank/R0/D_FF_0/Q_reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:50]
INFO: [Synth 8-4471] merging register 'RegBank/R0/D_FF_3/Q_reg' into 'RegBank/R0/D_FF_0/Q_reg' [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter/D_FF0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter/D_FF1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element ProgramCounter/D_FF2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/imports/new/D_FF.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_1/Q_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_2/Q_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_3/Q_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R0/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R1/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R1/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R1/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R1/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R2/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R2/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R2/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R2/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R3/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R3/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R3/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R3/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R4/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R4/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R4/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R4/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R5/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R5/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R5/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R5/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R6/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R6/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R6/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R6/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R7/D_FF_0/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R7/D_FF_1/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R7/D_FF_2/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element RegBank/R7/D_FF_3/Qbar_reg was removed.  [C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.srcs/sources_1/new/D_FF_with_EN.vhd:51]
INFO: [Synth 8-5545] ROM "SlowClock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SlowClock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design Processor has port Anode[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank/R0/D_FF_0/Q_reg )
WARNING: [Synth 8-3332] Sequential element (RegBank/R0/D_FF_0/Q_reg) is unused and will be removed from module Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 824.145 ; gain = 484.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 824.145 ; gain = 484.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'RegBank/R3/D_FF_2/Q_reg' (FDRE) to 'RegBank/R6/D_FF_2/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R4/D_FF_2/Q_reg' (FDRE) to 'RegBank/R6/D_FF_2/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R5/D_FF_2/Q_reg' (FDRE) to 'RegBank/R6/D_FF_2/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank/R6/D_FF_2/Q_reg )
INFO: [Synth 8-3886] merging instance 'RegBank/R3/D_FF_0/Q_reg' (FDRE) to 'RegBank/R6/D_FF_0/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R4/D_FF_0/Q_reg' (FDRE) to 'RegBank/R6/D_FF_0/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R5/D_FF_0/Q_reg' (FDRE) to 'RegBank/R6/D_FF_0/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank/R6/D_FF_0/Q_reg )
INFO: [Synth 8-3886] merging instance 'RegBank/R3/D_FF_1/Q_reg' (FDRE) to 'RegBank/R4/D_FF_1/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R4/D_FF_1/Q_reg' (FDRE) to 'RegBank/R5/D_FF_1/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R5/D_FF_1/Q_reg' (FDRE) to 'RegBank/R6/D_FF_1/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank/R6/D_FF_1/Q_reg )
INFO: [Synth 8-3886] merging instance 'RegBank/R3/D_FF_3/Q_reg' (FDRE) to 'RegBank/R4/D_FF_3/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R4/D_FF_3/Q_reg' (FDRE) to 'RegBank/R5/D_FF_3/Q_reg'
INFO: [Synth 8-3886] merging instance 'RegBank/R5/D_FF_3/Q_reg' (FDRE) to 'RegBank/R6/D_FF_3/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RegBank/R6/D_FF_3/Q_reg )
WARNING: [Synth 8-3332] Sequential element (RegBank/R6/D_FF_0/Q_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (RegBank/R6/D_FF_1/Q_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (RegBank/R6/D_FF_2/Q_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (RegBank/R6/D_FF_3/Q_reg) is unused and will be removed from module Processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    37|
|5     |LUT3   |    16|
|6     |LUT4   |    28|
|7     |LUT5   |     7|
|8     |LUT6   |    18|
|9     |FDRE   |    49|
|10    |IBUF   |     2|
|11    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   185|
|2     |  ProgramCounter |Counter         |    61|
|3     |    D_FF0        |D_FF            |    28|
|4     |    D_FF1        |D_FF_13         |    27|
|5     |    D_FF2        |D_FF_14         |     6|
|6     |  RegBank        |RegisterBank    |    49|
|7     |    R1           |Reg             |     4|
|8     |      D_FF_0     |D_FF_with_EN_9  |     1|
|9     |      D_FF_1     |D_FF_with_EN_10 |     1|
|10    |      D_FF_2     |D_FF_with_EN_11 |     1|
|11    |      D_FF_3     |D_FF_with_EN_12 |     1|
|12    |    R2           |Reg_0           |    19|
|13    |      D_FF_0     |D_FF_with_EN_5  |     5|
|14    |      D_FF_1     |D_FF_with_EN_6  |     5|
|15    |      D_FF_2     |D_FF_with_EN_7  |     3|
|16    |      D_FF_3     |D_FF_with_EN_8  |     6|
|17    |    R7           |Reg_1           |    26|
|18    |      D_FF_0     |D_FF_with_EN    |     6|
|19    |      D_FF_1     |D_FF_with_EN_2  |     5|
|20    |      D_FF_2     |D_FF_with_EN_3  |     4|
|21    |      D_FF_3     |D_FF_with_EN_4  |    11|
|22    |  SlowClock      |Slow_Clk        |    54|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 836.750 ; gain = 497.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 836.750 ; gain = 163.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 836.750 ; gain = 497.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 837.109 ; gain = 509.738
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/NP/Lab 9/Lab 9.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 837.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 24 17:34:08 2024...
