INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheus/Documents/INSA/VHDL/VHDL_Ethernet_Controller/BE_Ethernet.sim/sim_1/impl/func/xsim/Test_Transmitter_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmitter
INFO: [VRFC 10-311] analyzing module glbl
