
---------- Begin Simulation Statistics ----------
final_tick                                18304972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    253                       # Simulator instruction rate (inst/s)
host_mem_usage                                7940292                       # Number of bytes of host memory used
host_op_rate                                      259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31851.63                       # Real time elapsed on the host
host_tick_rate                                 460461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8060748                       # Number of instructions simulated
sim_ops                                       8247996                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014666                       # Number of seconds simulated
sim_ticks                                 14666432500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.582315                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  389694                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               399349                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                511                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3169                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            396248                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3038                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1195                       # Number of indirect misses.
system.cpu.branchPred.lookups                  418984                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7596                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          670                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2483156                       # Number of instructions committed
system.cpu.committedOps                       2521198                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.375320                       # CPI: cycles per instruction
system.cpu.discardedOps                          8904                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1260137                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82205                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           770382                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2552952                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296268                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      511                       # number of quiesce instructions executed
system.cpu.numCycles                          8381447                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       511                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1645590     65.27%     65.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1125      0.04%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88194      3.50%     68.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                786289     31.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2521198                       # Class of committed instruction
system.cpu.quiesceCycles                     15084845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5828495                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        727490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              229156                       # Transaction distribution
system.membus.trans_dist::ReadResp             229798                       # Transaction distribution
system.membus.trans_dist::WriteReq             139113                       # Transaction distribution
system.membus.trans_dist::WriteResp            139113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          332                       # Transaction distribution
system.membus.trans_dist::WriteClean               78                       # Transaction distribution
system.membus.trans_dist::CleanEvict              276                       # Transaction distribution
system.membus.trans_dist::ReadExReq               179                       # Transaction distribution
system.membus.trans_dist::ReadExResp              179                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            266                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           376                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       363026                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        363026                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       727729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       738273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1464918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23328093                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1095356                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004777                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095331    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1095356                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1869393665                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10641999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              554468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2119375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8934840                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1398524085                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1336000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4468435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1117109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5585544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1117109                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4468435                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5585544                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5585544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5585544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11171087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       473209                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       473209                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1425410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1433602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1507570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11665                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22806532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22937604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23998733                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2536071125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2048678119                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1315705000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4468435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3351326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4468435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12288196                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4468435                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3351326                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7819761                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4468435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7819761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7819761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20107957                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3351326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7819761                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11171087                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3351326                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1152291                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4503617                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3351326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11171087                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1152291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15674705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       134400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       134400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       708610                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       726052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22675460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454711                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454711    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454711                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1071172375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1277519000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    816949043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17873740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8936870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    843759653                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22342175                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22367539                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44709714                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    839291218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40241279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8936870                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    888469367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25624580                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14548996                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24641540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4571137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       454657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2977793                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4468435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1175198672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    563022807                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4468435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1747158350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    688138987                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    991992838                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1680131825                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4468435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1863337659                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1555015645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4468435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3427290174                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17024                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17024                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          266                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          291                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1160746                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109093                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1269838                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1160746                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1160746                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1160746                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109093                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1269838                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14417924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          33920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14665724                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8627840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       225281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          410                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13430669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    983055968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1152291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2312764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             999951692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1789119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17873740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    563022807                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4468435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1117109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588271210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1789119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31304409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1546078775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4468435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1117109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1152291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2312764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1588222903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    354138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003257709000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          199                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          199                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414806                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143431                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134810                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134810                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7399153145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1144935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13410061895                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32312.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58562.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       205                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213538                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125496                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229154                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134810                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    417                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.993056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.658186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.659786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          626      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          586      2.37%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          406      1.64%      6.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          353      1.43%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          438      1.77%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.39%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      1.63%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.53%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21232     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1150.753769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    987.459205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             70     35.18%     35.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.50%     35.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.50%     36.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     21.11%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.50%     57.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.50%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           74     37.19%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      3.52%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           199                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     677.472362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    353.126515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.164287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             33     16.58%     16.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.01%     18.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      6.53%     25.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      4.52%     29.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.50%     30.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.51%     31.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      2.01%     33.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.01%     35.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.01%     36.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.50%     37.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.50%     37.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.50%     38.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.50%     38.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      6.53%     45.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          109     54.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           199                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14655168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8628288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14665724                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8627840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       999.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    999.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14666076875                       # Total gap between requests
system.mem_ctrls.avgGap                      40295.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14407236                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8257536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13430668.978294482455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 982327229.201784372330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1152291.124648069730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2304036.786041867919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1885121.006761528319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17873739.915961157531                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 563022807.352776527405                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4468434.978990289383                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1051653.154235019349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       225281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          410                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    172776560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13195943085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18166840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23175410                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15819540440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28307157375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 218378624625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    742429375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     56687625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56096.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58575.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68554.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43727.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38584244.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6910927.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1692542.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    725028.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    221436.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9573160480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    793380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4300770020                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1022                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18450535.714286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    113660725.970541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1136500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8876748750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9428223750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1324358                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1324358                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1324358                       # number of overall hits
system.cpu.icache.overall_hits::total         1324358                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          266                       # number of overall misses
system.cpu.icache.overall_misses::total           266                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11560000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11560000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1324624                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1324624                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1324624                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1324624                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000201                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000201                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000201                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000201                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43458.646617                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43458.646617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43458.646617                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43458.646617                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          266                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          266                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          266                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11139000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11139000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000201                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000201                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000201                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000201                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41875.939850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41875.939850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41875.939850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41875.939850                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1324358                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1324358                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           266                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1324624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1324624                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43458.646617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43458.646617                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          266                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000201                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41875.939850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41875.939850                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.330159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              836226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                61                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13708.622951                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.330159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.807285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2649514                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2649514                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144331                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144331                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144331                       # number of overall hits
system.cpu.dcache.overall_hits::total          144331                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          706                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            706                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          706                       # number of overall misses
system.cpu.dcache.overall_misses::total           706                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52531875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52531875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52531875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52531875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145037                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145037                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004868                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004868                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004868                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004868                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74407.754958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74407.754958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74407.754958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74407.754958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          332                       # number of writebacks
system.cpu.dcache.writebacks::total               332                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41613000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41613000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41613000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003827                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74978.378378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74978.378378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74978.378378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74978.378378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.500095                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.500095                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    547                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30592875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30592875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89687                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004516                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75537.962963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75537.962963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28942375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28942375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004192                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76974.401596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76974.401596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.773585                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.773585                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21939000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21939000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72887.043189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72887.043189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12670625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12670625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70785.614525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70785.614525                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3793913500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3793913500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10450.803799                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10450.803799                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60310                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60310                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       302716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       302716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3656331790                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3656331790                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12078.422647                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12078.422647                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.925141                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10608                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               625                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.972800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.925141                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.935401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3484911                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3484911                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18304972500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18305208125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    253                       # Simulator instruction rate (inst/s)
host_mem_usage                                7940428                       # Number of bytes of host memory used
host_op_rate                                      259                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31851.71                       # Real time elapsed on the host
host_tick_rate                                 460467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8060757                       # Number of instructions simulated
sim_ops                                       8248011                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014667                       # Number of seconds simulated
sim_ticks                                 14666668125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.581839                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  389696                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               399353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                512                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3171                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            396248                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3038                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4233                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1195                       # Number of indirect misses.
system.cpu.branchPred.lookups                  418990                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7598                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          670                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2483165                       # Number of instructions committed
system.cpu.committedOps                       2521213                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.375460                       # CPI: cycles per instruction
system.cpu.discardedOps                          8911                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1260154                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82205                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           770385                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2553278                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      511                       # number of quiesce instructions executed
system.cpu.numCycles                          8381824                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       511                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1645598     65.27%     65.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1125      0.04%     65.31% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.31% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88200      3.50%     68.81% # Class of committed instruction
system.cpu.op_class_0::MemWrite                786289     31.19%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2521213                       # Class of committed instruction
system.cpu.quiesceCycles                     15084845                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5828546                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        727498                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              229156                       # Transaction distribution
system.membus.trans_dist::ReadResp             229802                       # Transaction distribution
system.membus.trans_dist::WriteReq             139113                       # Transaction distribution
system.membus.trans_dist::WriteResp            139113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          334                       # Transaction distribution
system.membus.trans_dist::WriteClean               78                       # Transaction distribution
system.membus.trans_dist::CleanEvict              278                       # Transaction distribution
system.membus.trans_dist::ReadExReq               179                       # Transaction distribution
system.membus.trans_dist::ReadExResp              179                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           378                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       363026                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        363026                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       727735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       738279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       726052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1464930                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        77921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23328477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1095360                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004777                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      25      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1095360                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1869407540                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10641999                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              560343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2119375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            8946340                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1398524085                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1346000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4468363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1117091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5585454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1117091                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4468363                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5585454                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5585454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5585454                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     11170908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       280576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       473209                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       473209                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4886                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         8366                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        45088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1425410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1433602                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1507570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        11665                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       721268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22806532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22937604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23998733                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2536071125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             17.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2048678119                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         14.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1315705000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4468363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3351272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4468363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12287999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4468363                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3351272                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7819636                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4468363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7819636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7819636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     20107634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3351272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7819636                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       11170908                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3351272                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1152273                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4503545                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3351272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     11170908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1152273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      15674453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       228626                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       134400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       134400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        14352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       708610                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       726052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       459124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22675460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     23233404                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       454711                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       454711    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       454711                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1071172375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1277519000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12374944                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3007720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    816935919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17873453                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      8936726                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    843746098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     22341816                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     22367180                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     44708996                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    839277735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40240632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      8936726                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    888455093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     17235972                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8257536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     25624580                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10092544                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14548996                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24641540                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4308993                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       258048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4571137                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2523136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       454657                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2977793                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      4468363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1175179792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    563013762                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4468363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1747130281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    688127932                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    991976901                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1680104833                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      4468363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1863307724                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1554990664                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4468363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3427235114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          268                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          293                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1169454                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1278545                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1169454                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1169454                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1169454                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1278545                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       196980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14417924                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          34048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14665852                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8257536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8627968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       225281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              229158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       129024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13430453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    983040175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1152273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2321454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             999944355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1797818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17873453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    563013762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4468363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1117091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            588270487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1797818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31303906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1546053937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4468363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1117091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1152273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2321454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1588214842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      7176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    354138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003257709000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          199                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          199                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414812                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143431                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      229158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134812                       # Number of write requests accepted
system.mem_ctrls.readBursts                    229158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134812                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7399153145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1144945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13410114395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32312.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58562.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       205                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   213540                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125496                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                229156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134812                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  201643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    417                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.993056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.658186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.659786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          626      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          586      2.37%      4.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          406      1.64%      6.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          353      1.43%      7.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          438      1.77%      9.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          345      1.39%     11.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      1.63%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          380      1.53%     14.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21232     85.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1150.753769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    987.459205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             70     35.18%     35.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.50%     35.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.50%     36.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           42     21.11%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.50%     57.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.50%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           74     37.19%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            7      3.52%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           199                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     677.472362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    353.126515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.164287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             33     16.58%     16.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             4      2.01%     18.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      6.53%     25.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      4.52%     29.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.50%     30.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.51%     31.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      2.01%     33.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.01%     35.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.01%     36.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.50%     37.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.50%     37.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.50%     38.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.50%     38.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      6.53%     45.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          109     54.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           199                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14655296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8628288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14665852                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8627968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       999.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       588.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    999.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    588.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14666614375                       # Total gap between requests
system.mem_ctrls.avgGap                      40296.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       196980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14407236                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        33920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        27648                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8257536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13430453.210040163249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 982311447.781532168388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1152272.612700166181                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2312727.042768617626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1885090.721652911045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17873452.768264640123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 563013762.200336098671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4468363.192066160031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1051636.259070258355                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       225281                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          412                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       129024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    172776560                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13195943085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18166840                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23227910                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15819540440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  28307157375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 218378624625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    742429375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     56687625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56096.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58575.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     68554.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43661.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38396942.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6910927.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1692542.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    725028.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    221436.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9573160480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    793380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4301005645                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1022                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18450535.714286                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    113660725.970541                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1136500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545330625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      8876984375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9428223750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1324367                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1324367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1324367                       # number of overall hits
system.cpu.icache.overall_hits::total         1324367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          268                       # number of overall misses
system.cpu.icache.overall_misses::total           268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11646875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11646875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11646875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11646875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1324635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1324635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1324635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1324635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000202                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000202                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000202                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000202                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43458.488806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43458.488806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43458.488806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43458.488806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11222625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11222625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11222625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11222625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000202                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000202                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000202                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000202                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41875.466418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41875.466418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41875.466418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41875.466418                       # average overall mshr miss latency
system.cpu.icache.replacements                     63                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1324367                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1324367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11646875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11646875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1324635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1324635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43458.488806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43458.488806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11222625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11222625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41875.466418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41875.466418                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           413.330234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2904510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6038.482328                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   413.330234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.807286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2649538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2649538                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       144335                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           144335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       144335                       # number of overall hits
system.cpu.dcache.overall_hits::total          144335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          708                       # number of overall misses
system.cpu.dcache.overall_misses::total           708                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52652500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52652500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52652500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52652500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       145043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       145043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       145043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       145043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004881                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004881                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74367.937853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74367.937853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74367.937853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74367.937853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          334                       # number of writebacks
system.cpu.dcache.writebacks::total               334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         5243                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41730500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41730500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41730500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     11516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     11516250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003840                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003840                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74920.107720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74920.107720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74920.107720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74920.107720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2196.500095                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2196.500095                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    549                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89286                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30713500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30713500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75463.144963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75463.144963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          530                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29059875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29059875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     11516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     11516250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004214                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76877.976190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76877.976190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21728.773585                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21728.773585                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55049                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21939000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21939000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        55350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55350                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72887.043189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72887.043189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          179                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4713                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12670625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12670625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70785.614525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70785.614525                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       363026                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3793913500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3793913500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10450.803799                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10450.803799                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        60310                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        60310                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       302716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       302716                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3656331790                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3656331790                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12078.422647                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12078.422647                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           478.924548                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              149290                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            139.653882                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   478.924548                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.935400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.935400                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3484937                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3484937                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18305208125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
