The 5 stage pipeline of the processor implements a subset of the instruction set of the MIPS-32 processor \
Pipeline hazards - data, structural and control hazards are assumed to be taken care of by the compiler - by inserting dummy instructions whenever needed 

The instructions are as follows: 
