// Seed: 1143149076
module module_0;
  wire [1 : -1] id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    input supply0 _id_3,
    output uwire id_4#(.id_6(&1))
);
  parameter id_7 = -1'd0;
  rtran (id_6);
  module_0 modCall_1 ();
  logic [7:0][id_3] id_8 = -1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  supply0 id_4 = id_3, id_5 = id_5;
  assign id_4 = 1;
endmodule
