Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Thu Feb 13 17:56:28 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cva6_zybo_z7_20_timing_summary_routed.rpt -pb cva6_zybo_z7_20_timing_summary_routed.pb -rpx cva6_zybo_z7_20_timing_summary_routed.rpx
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    4           
SYNTH-10   Warning           Wide multiplier                                 4           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-16  Warning           Large setup violation                           1000        
TIMING-18  Warning           Missing input or output delay                   3           
TIMING-20  Warning           Non-clocked latch                               36          
XDCH-2     Warning           Same min and max delay values on IO port        3           
LATCH-1    Advisory          Existing latches in the design                  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (772)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (772)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[0][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][operation][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/st1_req_q_reg[tid][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/refill_core_rsp_tid_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/refill_core_rsp_valid_q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/req_tid_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_ariane/i_cva6/i_frontend/icache_vaddr_q_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.124    -2161.811                   2099                51295        0.030        0.000                      0                51259        2.000        0.000                       0                 18123  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_sys                  {0.000 4.000}        8.000           125.000         
  clk_out1_xlnx_clk_gen  {0.000 8.333}        16.667          60.000          
  clkfbout_xlnx_clk_gen  {0.000 4.000}        8.000           125.000         
tck                      {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_xlnx_clk_gen       -2.124    -2161.811                   2099                37684        0.030        0.000                      0                37684        7.083        0.000                       0                 17860  
  clkfbout_xlnx_clk_gen                                                                                                                                                    5.845        0.000                       0                     3  
tck                            1.107        0.000                      0                  453        0.143        0.000                      0                  453       49.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tck                    clk_out1_xlnx_clk_gen        5.563        0.000                      0                   43        2.816        0.000                      0                   43  
clk_out1_xlnx_clk_gen  tck                         18.383        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen       13.387        0.000                      0                13079        0.502        0.000                      0                13079  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen  clk_out1_xlnx_clk_gen  
(none)                                        tck                    
(none)                 clk_out1_xlnx_clk_gen  tck                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                 clk_out1_xlnx_clk_gen                         
(none)                 clkfbout_xlnx_clk_gen                         
(none)                                        clk_out1_xlnx_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :         2099  Failing Endpoints,  Worst Slack       -2.124ns,  Total Violation    -2161.810ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.307ns  (logic 3.711ns (20.271%)  route 14.596ns (79.729%))
  Logic Levels:           21  (CARRY4=1 LUT3=3 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 14.985 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          1.014    16.631    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_510
    SLICE_X51Y92         LUT3 (Prop_lut3_I0_O)        0.119    16.750 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][issued]_i_1/O
                         net (fo=1, routed)           0.508    17.258    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][issued]_i_1_n_0
    SLICE_X50Y90         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.464    14.985    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y90         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]/C
                         clock pessimism              0.467    15.452    
                         clock uncertainty           -0.082    15.370    
    SLICE_X50Y90         FDCE (Setup_fdce_C_D)       -0.236    15.134    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][issued]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -17.258    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 3.716ns (20.177%)  route 14.701ns (79.823%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 14.998 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.851    17.368    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.477    14.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]/C
                         clock pessimism              0.567    15.565    
                         clock uncertainty           -0.082    15.483    
    SLICE_X49Y95         FDCE (Setup_fdce_C_CE)      -0.205    15.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 3.716ns (20.177%)  route 14.701ns (79.823%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 14.998 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.851    17.368    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.477    14.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][18]/C
                         clock pessimism              0.567    15.565    
                         clock uncertainty           -0.082    15.483    
    SLICE_X49Y95         FDCE (Setup_fdce_C_CE)      -0.205    15.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][18]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 3.716ns (20.177%)  route 14.701ns (79.823%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 14.998 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.851    17.368    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.477    14.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][1]/C
                         clock pessimism              0.567    15.565    
                         clock uncertainty           -0.082    15.483    
    SLICE_X49Y95         FDCE (Setup_fdce_C_CE)      -0.205    15.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][1]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 3.716ns (20.177%)  route 14.701ns (79.823%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 14.998 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.851    17.368    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.477    14.998    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X49Y95         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][9]/C
                         clock pessimism              0.567    15.565    
                         clock uncertainty           -0.082    15.483    
    SLICE_X49Y95         FDCE (Setup_fdce_C_CE)      -0.205    15.278    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][9]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][issued]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.210ns  (logic 3.744ns (20.560%)  route 14.466ns (79.440%))
  Logic Levels:           21  (CARRY4=1 LUT3=3 LUT4=5 LUT6=12)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.681ns = ( 14.985 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.351    15.345    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X51Y84         LUT3 (Prop_lut3_I2_O)        0.124    15.469 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_17/O
                         net (fo=54, routed)          1.347    16.816    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_504
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.152    16.968 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_1/O
                         net (fo=1, routed)           0.193    17.161    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][issued]_i_1_n_0
    SLICE_X50Y90         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][issued]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.464    14.985    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y90         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][issued]/C
                         clock pessimism              0.467    15.452    
                         clock uncertainty           -0.082    15.370    
    SLICE_X50Y90         FDCE (Setup_fdce_C_D)       -0.215    15.155    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][issued]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -17.161    
  -------------------------------------------------------------------
                         slack                                 -2.006    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.242ns  (logic 3.716ns (20.371%)  route 14.526ns (79.629%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 14.986 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.676    17.193    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.465    14.986    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][11]/C
                         clock pessimism              0.467    15.453    
                         clock uncertainty           -0.082    15.371    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.202    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][11]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.242ns  (logic 3.716ns (20.371%)  route 14.526ns (79.629%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 14.986 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.676    17.193    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.465    14.986    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][27]/C
                         clock pessimism              0.467    15.453    
                         clock uncertainty           -0.082    15.371    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.202    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][27]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.242ns  (logic 3.716ns (20.371%)  route 14.526ns (79.629%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 14.986 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.676    17.193    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.465    14.986    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][2]/C
                         clock pessimism              0.467    15.453    
                         clock uncertainty           -0.082    15.371    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.202    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][2]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                 -1.991    

Slack (VIOLATED) :        -1.991ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        18.242ns  (logic 3.716ns (20.371%)  route 14.526ns (79.629%))
  Logic Levels:           21  (CARRY4=1 LUT3=2 LUT4=6 LUT6=12)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns = ( 14.986 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.643    -1.049    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/clk_out1
    SLICE_X48Y65         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.593 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/lsu_vaddr_q_reg[29]/Q
                         net (fo=22, routed)          1.419     0.826    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/lsu_vaddr_q[11]
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152     0.978 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/speculative_queue_q[0][address][29]_i_1/O
                         net (fo=53, routed)          0.697     1.675    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/wbuf_dir_q_reg[1][tag][31]_0[17]
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     2.001 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/core_req_arbiter_i/req_q[0][addr_tag][17]_i_1/O
                         net (fo=23, routed)          1.247     3.248    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/wbuf_write_addr[17]
    SLICE_X33Y61         LUT6 (Prop_lut6_I2_O)        0.124     3.372 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28/O
                         net (fo=1, routed)           0.000     3.372    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q[3]_i_28_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.922 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[0].dir_sram/ram_i/deps_mshr_ready_q_reg[3]_i_10/CO[3]
                         net (fo=3, routed)           1.346     5.268    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/CO[0]
    SLICE_X35Y68         LUT4 (Prop_lut4_I2_O)        0.124     5.392 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_memctrl_i/hpdcache_memarray_i/dir_sram_gen[1].dir_sram/ram_i/deps_mshr_ready_q[3]_i_5/O
                         net (fo=8, routed)           0.854     6.245    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_2__12
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.369 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_ctrl_i/hpdcache_rtab_i/status_cnt_q[1]_i_4__3/O
                         net (fo=1, routed)           0.432     6.801    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/status_cnt_q_reg[0]_1
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.124     6.925 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT3_1/O
                         net (fo=1, routed)           0.292     7.218    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_net_4
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.342 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_4/O
                         net (fo=38, routed)          0.921     8.263    i_ariane/i_cva6/issue_stage_i/i_scoreboard/amo_resp[ack]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_77/O
                         net (fo=22, routed)          0.825     9.212    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_50
    SLICE_X46Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.336 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_79/O
                         net (fo=59, routed)          0.636     9.972    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mult_valid_q_reg_7
    SLICE_X41Y82         LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_9/O
                         net (fo=8, routed)           0.500    10.595    i_ariane/i_cva6/issue_stage_i/i_scoreboard/asid_to_be_flushed[0]_i_54_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.719 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_500/O
                         net (fo=2, routed)           0.795    11.515    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_360
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.124    11.639 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_502/O
                         net (fo=2, routed)           0.509    12.147    i_ariane/i_cva6/id_stage_i/vaddr_to_be_flushed[31]_i_25
    SLICE_X40Y81         LUT6 (Prop_lut6_I0_O)        0.124    12.271 f  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_8/O
                         net (fo=34, routed)          0.270    12.541    i_ariane/i_cva6/issue_stage_i/i_scoreboard/vaddr_to_be_flushed[0]_i_5_0
    SLICE_X40Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.665 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_29/O
                         net (fo=33, routed)          0.731    13.396    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_356
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.520 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT6_497/O
                         net (fo=4, routed)           0.437    13.957    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_358
    SLICE_X53Y81         LUT4 (Prop_lut4_I3_O)        0.124    14.081 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q[valid]_i_3/O
                         net (fo=7, routed)           0.351    14.432    i_ariane/i_cva6/id_stage_i/stall_issue
    SLICE_X51Y82         LUT6 (Prop_lut6_I1_O)        0.124    14.556 r  i_ariane/i_cva6/id_stage_i/id_stage_LUT6_2/O
                         net (fo=3, routed)           0.314    14.870    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X51Y83         LUT4 (Prop_lut4_I0_O)        0.124    14.994 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT4_31/O
                         net (fo=10, routed)          0.499    15.493    i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_net_384
    SLICE_X52Y85         LUT3 (Prop_lut3_I2_O)        0.124    15.617 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scoreboard_LUT3_20/O
                         net (fo=54, routed)          0.776    16.393    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/mem_n19_out
    SLICE_X50Y91         LUT4 (Prop_lut4_I0_O)        0.124    16.517 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/shift_reg_LUT4_11/O
                         net (fo=38, routed)          0.676    17.193    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][0]_1[0]
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.465    14.986    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X50Y91         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][5]/C
                         clock pessimism              0.467    15.453    
                         clock uncertainty           -0.082    15.371    
    SLICE_X50Y91         FDCE (Setup_fdce_C_CE)      -0.169    15.202    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][tval][5]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                 -1.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.069%)  route 0.166ns (52.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.557    -0.651    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X50Y9          FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.503 r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data][37]/Q
                         net (fo=2, routed)           0.166    -0.336    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[data_n_0_][37]
    SLICE_X49Y10         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.827    -0.888    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/clk_out1
    SLICE_X49Y10         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]/C
                         clock pessimism              0.503    -0.385    
    SLICE_X49Y10         FDCE (Hold_fdce_C_D)         0.019    -0.366    i_axi_xbar/i_xbar/gen_mst_port_mux[5].i_axi_mux/gen_mux.i_r_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[data][37]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.463%)  route 0.104ns (42.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.104    -0.328    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X112Y19        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMS32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.634    -0.574    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X113Y19        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y19        FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.146    -0.286    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD3
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.903    -0.812    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X112Y19        RAMD32                                       r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism              0.252    -0.561    
    SLICE_X112Y19        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.321    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlnx_clk_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y9      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y9      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y8      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y8      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[0].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y9      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y9      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].pte_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y7      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X4Y7      i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_shared_tlb/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X3Y13     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X3Y13     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y59     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y59     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y60     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y59     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.333       7.083      SLICE_X38Y59     i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_miss_handler_i/hpdcache_mshr_i/mshr_wbyteenable_gen.mshr_regbank_gen.mshr_mem/mem_reg_0_1_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  clkfbout_xlnx_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlnx_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   i_xlnx_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        1.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.268ns  (logic 4.015ns (64.057%)  route 2.253ns (35.943%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.863     7.123    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y85        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.459     7.582 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.253     9.836    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.392 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.392    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.392    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             14.968ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.992ns  (logic 0.558ns (28.021%)  route 1.434ns (71.979%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.434     6.936    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X109Y39        LUT4 (Prop_lut4_I2_O)        0.056     6.992 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     6.992    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_0
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X109Y39        FDCE (Setup_fdce_C_D)        0.014    21.959    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 14.968    

Slack (MET) :             14.990ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.992ns  (logic 0.558ns (28.021%)  route 1.434ns (71.979%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.434     6.936    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X109Y39        LUT3 (Prop_lut3_I2_O)        0.056     6.992 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     6.992    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_0
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X109Y39        FDCE (Setup_fdce_C_D)        0.036    21.981    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 14.990    

Slack (MET) :             15.032ns  (required time - arrival time)
  Source:                 tdi
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.818ns  (logic 0.506ns (27.851%)  route 1.312ns (72.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    W16                                               0.000     5.000 r  tdi (IN)
                         net (fo=0)                   0.000     5.000    tdi
    W16                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  tdi_IBUF_inst/O
                         net (fo=5, routed)           1.178     6.633    i_dmi_jtag/i_dmi_jtag_tap/tdi_IBUF
    SLICE_X110Y33        LUT2 (Prop_lut2_I0_O)        0.052     6.685 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.134     6.818    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][31]
    SLICE_X110Y32        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.634    22.444    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y32        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000    22.444    
                         clock uncertainty           -0.501    21.942    
    SLICE_X110Y32        FDCE (Setup_fdce_C_D)       -0.092    21.850    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                 15.032    

Slack (MET) :             15.050ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.909ns  (logic 0.558ns (29.239%)  route 1.351ns (70.761%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.351     6.853    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X109Y39        LUT2 (Prop_lut2_I1_O)        0.056     6.909 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     6.909    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X109Y39        FDCE (Setup_fdce_C_D)        0.013    21.958    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         21.958    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                 15.050    

Slack (MET) :             15.074ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.908ns  (logic 0.557ns (29.202%)  route 1.351ns (70.798%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.351     6.853    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X109Y39        LUT2 (Prop_lut2_I1_O)        0.055     6.908 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.908    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X109Y39        FDCE (Setup_fdce_C_D)        0.036    21.981    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                 15.074    

Slack (MET) :             15.139ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.821ns  (logic 0.558ns (30.653%)  route 1.263ns (69.347%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.263     6.765    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X109Y39        LUT3 (Prop_lut3_I1_O)        0.056     6.821 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     6.821    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X109Y39        FDCE (Setup_fdce_C_D)        0.014    21.959    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         21.959    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 15.139    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.828ns  (logic 0.565ns (30.919%)  route 1.263ns (69.081%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.263     6.765    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X109Y39        LUT2 (Prop_lut2_I1_O)        0.063     6.828 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.828    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X109Y39        FDCE (Setup_fdce_C_D)        0.036    21.981    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.981    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.170ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.810ns  (logic 0.558ns (30.839%)  route 1.252ns (69.161%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 f  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 f  tms_IBUF_inst/O
                         net (fo=16, routed)          1.252     6.754    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X108Y39        LUT3 (Prop_lut3_I1_O)        0.056     6.810 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000     6.810    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1_n_0
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X108Y39        FDCE (Setup_fdce_C_D)        0.034    21.979    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                         21.979    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                 15.170    

Slack (MET) :             15.172ns  (required time - arrival time)
  Source:                 tms
                            (input port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.809ns  (logic 0.558ns (30.856%)  route 1.251ns (69.144%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            5.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
                         input delay                  5.000     5.000    
    V12                                               0.000     5.000 r  tms (IN)
                         net (fo=0)                   0.000     5.000    tms
    V12                  IBUF (Prop_ibuf_I_O)         0.502     5.502 r  tms_IBUF_inst/O
                         net (fo=16, routed)          1.251     6.753    i_dmi_jtag/i_dmi_jtag_tap/tms_IBUF
    SLICE_X108Y39        LUT2 (Prop_lut2_I1_O)        0.056     6.809 r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     6.809    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    H15                                               0.000    20.000 r  tck (IN)
                         net (fo=0)                   0.000    20.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268    20.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516    21.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.637    22.447    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C
                         clock pessimism              0.000    22.447    
                         clock uncertainty           -0.501    21.945    
    SLICE_X108Y39        FDCE (Setup_fdce_C_D)        0.035    21.980    i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         21.980    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                 15.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.139%)  route 0.113ns (37.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.583     2.393    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDCE (Prop_fdce_C_Q)         0.141     2.534 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/Q
                         net (fo=1, routed)           0.113     2.647    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][23]
    SLICE_X86Y14         LUT4 (Prop_lut4_I0_O)        0.045     2.692 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[23]_i_1/O
                         net (fo=1, routed)           0.000     2.692    i_dmi_jtag/i_dmi_cdc_n_237
    SLICE_X86Y14         FDCE                                         r  i_dmi_jtag/data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.851     3.098    i_dmi_jtag/CLK
    SLICE_X86Y14         FDCE                                         r  i_dmi_jtag/data_q_reg[23]/C
                         clock pessimism             -0.670     2.428    
    SLICE_X86Y14         FDCE (Hold_fdce_C_D)         0.121     2.549    i_dmi_jtag/data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_dmi_jtag/dr_q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.583     2.393    i_dmi_jtag/CLK
    SLICE_X84Y15         FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y15         FDCE (Prop_fdce_C_Q)         0.141     2.534 r  i_dmi_jtag/dr_q_reg[22]/Q
                         net (fo=2, routed)           0.064     2.598    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[31][22]
    SLICE_X85Y15         LUT4 (Prop_lut4_I3_O)        0.045     2.643 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.643    i_dmi_jtag/i_dmi_cdc_n_240
    SLICE_X85Y15         FDCE                                         r  i_dmi_jtag/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.850     3.097    i_dmi_jtag/CLK
    SLICE_X85Y15         FDCE                                         r  i_dmi_jtag/data_q_reg[20]/C
                         clock pessimism             -0.691     2.406    
    SLICE_X85Y15         FDCE (Hold_fdce_C_D)         0.092     2.498    i_dmi_jtag/data_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/dr_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.583     2.393    i_dmi_jtag/CLK
    SLICE_X85Y15         FDCE                                         r  i_dmi_jtag/data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y15         FDCE (Prop_fdce_C_Q)         0.141     2.534 r  i_dmi_jtag/data_q_reg[20]/Q
                         net (fo=2, routed)           0.071     2.604    i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][20]
    SLICE_X84Y15         LUT4 (Prop_lut4_I3_O)        0.045     2.649 r  i_dmi_jtag/i_dmi_jtag_tap/dr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.649    i_dmi_jtag/dr_d[22]
    SLICE_X84Y15         FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.850     3.097    i_dmi_jtag/CLK
    SLICE_X84Y15         FDCE                                         r  i_dmi_jtag/dr_q_reg[22]/C
                         clock pessimism             -0.691     2.406    
    SLICE_X84Y15         FDCE (Hold_fdce_C_D)         0.092     2.498    i_dmi_jtag/dr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.099%)  route 0.130ns (47.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.583     2.393    i_dmi_jtag/CLK
    SLICE_X84Y14         FDCE                                         r  i_dmi_jtag/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDCE (Prop_fdce_C_Q)         0.141     2.534 r  i_dmi_jtag/data_q_reg[8]/Q
                         net (fo=2, routed)           0.130     2.663    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[8]
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.851     3.098    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                         clock pessimism             -0.670     2.428    
    SLICE_X87Y14         FDCE (Hold_fdce_C_D)         0.076     2.504    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.604     2.414    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X94Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y18         FDCE (Prop_fdce_C_Q)         0.164     2.578 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/Q
                         net (fo=1, routed)           0.056     2.634    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q
    SLICE_X94Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.872     3.119    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X94Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg/C
                         clock pessimism             -0.705     2.414    
    SLICE_X94Y18         FDCE (Hold_fdce_C_D)         0.060     2.474    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_q0_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][3]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.632     2.442    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X111Y30        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDCE (Prop_fdce_C_Q)         0.141     2.583 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][4]/Q
                         net (fo=1, routed)           0.098     2.681    i_dmi_jtag/i_dmi_jtag_tap/p_0_in__0[4]
    SLICE_X110Y30        LUT2 (Prop_lut2_I0_O)        0.049     2.730 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_2/O
                         net (fo=1, routed)           0.000     2.730    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[version][3]
    SLICE_X110Y30        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.901     3.148    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y30        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][3]/C
                         clock pessimism             -0.693     2.455    
    SLICE_X110Y30        FDCE (Hold_fdce_C_D)         0.107     2.562    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][3]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_dmi_jtag/data_q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.584     2.394    i_dmi_jtag/CLK
    SLICE_X86Y14         FDCE                                         r  i_dmi_jtag/data_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y14         FDCE (Prop_fdce_C_Q)         0.164     2.558 r  i_dmi_jtag/data_q_reg[23]/Q
                         net (fo=2, routed)           0.064     2.622    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[23]
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.851     3.098    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                         clock pessimism             -0.691     2.407    
    SLICE_X87Y14         FDCE (Hold_fdce_C_D)         0.047     2.454    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[idle][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[dmistat][11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.148ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.632     2.442    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X111Y30        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[idle][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y30        FDCE (Prop_fdce_C_Q)         0.141     2.583 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[idle][12]/Q
                         net (fo=1, routed)           0.099     2.681    i_dmi_jtag/i_dmi_jtag_tap/p_0_in__0[12]
    SLICE_X110Y30        LUT3 (Prop_lut3_I2_O)        0.051     2.732 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[dmistat][11]_i_1/O
                         net (fo=1, routed)           0.000     2.732    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[dmistat][11]
    SLICE_X110Y30        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[dmistat][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.901     3.148    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y30        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[dmistat][11]/C
                         clock pessimism             -0.693     2.455    
    SLICE_X110Y30        FDCE (Hold_fdce_C_D)         0.107     2.562    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[dmistat][11]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.636     2.446    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X111Y35        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDCE (Prop_fdce_C_Q)         0.141     2.587 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[9]/Q
                         net (fo=1, routed)           0.126     2.713    i_dmi_jtag/i_dmi_jtag_tap/idcode_q[9]
    SLICE_X112Y35        LUT6 (Prop_lut6_I5_O)        0.045     2.758 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.758    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[8]
    SLICE_X112Y35        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.906     3.153    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X112Y35        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[8]/C
                         clock pessimism             -0.692     2.461    
    SLICE_X112Y35        FDPE (Hold_fdpe_C_D)         0.121     2.582    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.635     2.445    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y36        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y36        FDCE (Prop_fdce_C_Q)         0.141     2.586 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[17]/Q
                         net (fo=1, routed)           0.120     2.706    i_dmi_jtag/i_dmi_jtag_tap/idcode_q[17]
    SLICE_X110Y36        LUT6 (Prop_lut6_I5_O)        0.045     2.751 r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.751    i_dmi_jtag/i_dmi_jtag_tap/idcode_d[16]
    SLICE_X110Y36        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.906     3.153    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X110Y36        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]/C
                         clock pessimism             -0.670     2.483    
    SLICE_X110Y36        FDPE (Hold_fdpe_C_D)         0.092     2.575    i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y27  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X94Y14   i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X94Y14   i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X95Y14   i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X95Y14   i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X95Y14   i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X95Y14   i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y27  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y27  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y27  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y27  i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X108Y26  i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X94Y14   i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.816ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.456ns (25.414%)  route 1.338ns (74.586%))
  Logic Levels:           0  
  Clock Path Skew:        -8.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 15.138 - 16.667 ) 
    Source Clock Delay      (SCD):    7.118ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.858     7.118    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X106Y24        FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDCE (Prop_fdce_C_Q)         0.456     7.574 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           1.338     8.913    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[6]
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.616    15.138    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.619    14.519    
    SLICE_X91Y15         FDCE (Setup_fdce_C_D)       -0.043    14.476    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.891%)  route 0.817ns (66.109%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 15.138 - 16.667 ) 
    Source Clock Delay      (SCD):    7.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.790     7.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X93Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDCE (Prop_fdce_C_Q)         0.419     7.469 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=1, routed)           0.817     8.287    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[0]
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.616    15.138    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.619    14.519    
    SLICE_X91Y15         FDCE (Setup_fdce_C_D)       -0.280    14.239    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.456ns (34.799%)  route 0.854ns (65.201%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 15.080 - 16.667 ) 
    Source Clock Delay      (SCD):    6.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDCE (Prop_fdce_C_Q)         0.456     7.447 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.854     8.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[10]
    SLICE_X87Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.558    15.080    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X87Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000    15.080    
                         clock uncertainty           -0.619    14.461    
    SLICE_X87Y13         FDCE (Setup_fdce_C_D)       -0.105    14.356    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.064%)  route 0.808ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        -8.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 15.078 - 16.667 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.725     6.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y15         FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.808     8.250    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[16]
    SLICE_X79Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.556    15.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000    15.078    
                         clock uncertainty           -0.619    14.459    
    SLICE_X79Y13         FDCE (Setup_fdce_C_D)       -0.105    14.354    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.419ns (38.145%)  route 0.679ns (61.855%))
  Logic Levels:           0  
  Clock Path Skew:        -8.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 15.078 - 16.667 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.725     6.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDCE (Prop_fdce_C_Q)         0.419     7.404 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.679     8.084    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[7]
    SLICE_X75Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.556    15.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X75Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000    15.078    
                         clock uncertainty           -0.619    14.459    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)       -0.237    14.222    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.419ns (38.235%)  route 0.677ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -8.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 15.078 - 16.667 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.725     6.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDCE (Prop_fdce_C_Q)         0.419     7.404 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.677     8.081    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[6]
    SLICE_X75Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.556    15.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X75Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000    15.078    
                         clock uncertainty           -0.619    14.459    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)       -0.220    14.239    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.659%)  route 0.724ns (61.341%))
  Logic Levels:           0  
  Clock Path Skew:        -8.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 15.078 - 16.667 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.725     6.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y15         FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.724     8.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[15]
    SLICE_X79Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.556    15.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000    15.078    
                         clock uncertainty           -0.619    14.459    
    SLICE_X79Y13         FDCE (Setup_fdce_C_D)       -0.103    14.356    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.419ns (39.125%)  route 0.652ns (60.875%))
  Logic Levels:           0  
  Clock Path Skew:        -8.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 15.139 - 16.667 ) 
    Source Clock Delay      (SCD):    7.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.790     7.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X93Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDCE (Prop_fdce_C_Q)         0.419     7.469 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.652     8.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[0]
    SLICE_X90Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.617    15.139    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X90Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000    15.139    
                         clock uncertainty           -0.619    14.520    
    SLICE_X90Y14         FDCE (Setup_fdce_C_D)       -0.206    14.314    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.357%)  route 0.594ns (58.643%))
  Logic Levels:           0  
  Clock Path Skew:        -8.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 15.078 - 16.667 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.725     6.985    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDCE (Prop_fdce_C_Q)         0.419     7.404 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.594     7.999    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[2]
    SLICE_X75Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.556    15.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X75Y11         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000    15.078    
                         clock uncertainty           -0.619    14.459    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)       -0.267    14.192    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - tck rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.419ns (40.298%)  route 0.621ns (59.702%))
  Logic Levels:           0  
  Clock Path Skew:        -8.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 15.138 - 16.667 ) 
    Source Clock Delay      (SCD):    7.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.790     7.050    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X93Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDCE (Prop_fdce_C_Q)         0.419     7.469 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.621     8.090    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[4]
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.616    15.138    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000    15.138    
                         clock uncertainty           -0.619    14.519    
    SLICE_X91Y15         FDCE (Setup_fdce_C_D)       -0.219    14.300    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  6.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.816ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.584     2.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.110     2.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[23]
    SLICE_X87Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.853    -0.862    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X87Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.619    -0.243    
    SLICE_X87Y13         FDCE (Hold_fdce_C_D)         0.072    -0.171    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.818ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.582     2.392    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y14         FDCE (Prop_fdce_C_Q)         0.141     2.533 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.112     2.645    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[26]
    SLICE_X79Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.852    -0.863    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X79Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.619    -0.244    
    SLICE_X79Y13         FDCE (Hold_fdce_C_D)         0.071    -0.173    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        -3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.584     2.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X88Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y15         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.115     2.650    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[29]
    SLICE_X89Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.851    -0.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X89Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.619    -0.245    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)         0.070    -0.175    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.826ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        -3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.584     2.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X88Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y15         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.116     2.650    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[24]
    SLICE_X89Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.851    -0.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X89Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.619    -0.245    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)         0.070    -0.175    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.828ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        -3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.584     2.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X88Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y15         FDCE (Prop_fdce_C_Q)         0.141     2.535 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.114     2.649    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[28]
    SLICE_X89Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.851    -0.864    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X89Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.619    -0.245    
    SLICE_X89Y16         FDCE (Hold_fdce_C_D)         0.066    -0.179    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.840ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.466%)  route 0.109ns (43.534%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X93Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDCE (Prop_fdce_C_Q)         0.141     2.557 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.109     2.665    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[2]
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.619    -0.221    
    SLICE_X91Y15         FDCE (Hold_fdce_C_D)         0.047    -0.174    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.842ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.020%)  route 0.111ns (43.980%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.606     2.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X93Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y15         FDCE (Prop_fdce_C_Q)         0.141     2.557 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.111     2.667    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[1]
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.875    -0.840    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X91Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.619    -0.221    
    SLICE_X91Y15         FDCE (Hold_fdce_C_D)         0.047    -0.174    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.863ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        -3.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.584     2.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X87Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y14         FDCE (Prop_fdce_C_Q)         0.128     2.522 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.115     2.637    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[8]
    SLICE_X87Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.853    -0.862    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X87Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000    -0.862    
                         clock uncertainty            0.619    -0.243    
    SLICE_X87Y13         FDCE (Hold_fdce_C_D)         0.018    -0.225    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.869ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.824%)  route 0.119ns (48.176%))
  Logic Levels:           0  
  Clock Path Skew:        -3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.582     2.392    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDCE (Prop_fdce_C_Q)         0.128     2.520 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.119     2.639    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[21]
    SLICE_X75Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.849    -0.866    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X75Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.619    -0.247    
    SLICE_X75Y15         FDCE (Hold_fdce_C_D)         0.017    -0.230    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.880ns  (arrival time - required time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.600%)  route 0.175ns (55.400%))
  Logic Levels:           0  
  Clock Path Skew:        -3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.784    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.810 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.582     2.392    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y15         FDCE (Prop_fdce_C_Q)         0.141     2.533 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.175     2.708    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_2[18]
    SLICE_X75Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.849    -0.866    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X75Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000    -0.866    
                         clock uncertainty            0.619    -0.247    
    SLICE_X75Y15         FDCE (Hold_fdce_C_D)         0.075    -0.172    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  2.880    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       18.383ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.383ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.512ns  (logic 0.518ns (34.262%)  route 0.994ns (65.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
    SLICE_X82Y10         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.994     1.512    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[15]
    SLICE_X83Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y15         FDCE (Setup_fdce_C_D)       -0.105    19.895    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 18.383    

Slack (MET) :             18.484ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.278ns  (logic 0.478ns (37.393%)  route 0.800ns (62.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/C
    SLICE_X82Y10         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][14]/Q
                         net (fo=1, routed)           0.800     1.278    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[14]
    SLICE_X81Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y14         FDCE (Setup_fdce_C_D)       -0.238    19.762    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][14]
  -------------------------------------------------------------------
                         required time                         19.762    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 18.484    

Slack (MET) :             18.524ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.209ns  (logic 0.478ns (39.545%)  route 0.731ns (60.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y9                                       0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
    SLICE_X82Y9          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.731     1.209    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X85Y13         FDCE (Setup_fdce_C_D)       -0.267    19.733    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         19.733    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 18.524    

Slack (MET) :             18.553ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.209ns  (logic 0.478ns (39.532%)  route 0.731ns (60.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y11                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
    SLICE_X82Y11         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.731     1.209    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[0]
    SLICE_X88Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X88Y16         FDCE (Setup_fdce_C_D)       -0.238    19.762    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                         19.762    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 18.553    

Slack (MET) :             18.556ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.401ns  (logic 0.518ns (36.981%)  route 0.883ns (63.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y9                                       0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
    SLICE_X82Y9          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.883     1.401    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[7]
    SLICE_X83Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X83Y15         FDCE (Setup_fdce_C_D)       -0.043    19.957    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         19.957    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 18.556    

Slack (MET) :             18.572ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.335ns  (logic 0.518ns (38.803%)  route 0.817ns (61.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
    SLICE_X82Y10         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.817     1.335    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[13]
    SLICE_X81Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y14         FDCE (Setup_fdce_C_D)       -0.093    19.907    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 18.572    

Slack (MET) :             18.587ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.368ns  (logic 0.518ns (37.873%)  route 0.850ns (62.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y16                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
    SLICE_X90Y16         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=11, routed)          0.850     1.368    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg_0
    SLICE_X94Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X94Y16         FDCE (Setup_fdce_C_D)       -0.045    19.955    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 18.587    

Slack (MET) :             18.590ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.171ns  (logic 0.478ns (40.834%)  route 0.693ns (59.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y11                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
    SLICE_X82Y11         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.693     1.171    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[2]
    SLICE_X81Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y14         FDCE (Setup_fdce_C_D)       -0.239    19.761    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                         19.761    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 18.590    

Slack (MET) :             18.594ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.929%)  route 0.662ns (58.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y10                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/C
    SLICE_X82Y10         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.662     1.140    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[12]
    SLICE_X81Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X81Y14         FDCE (Setup_fdce_C_D)       -0.266    19.734    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                 18.594    

Slack (MET) :             18.601ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.338ns  (logic 0.518ns (38.705%)  route 0.820ns (61.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y14                                      0.000     0.000 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
    SLICE_X82Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.820     1.338    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[29]
    SLICE_X88Y16         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X88Y16         FDCE (Setup_fdce_C_D)       -0.061    19.939    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                 18.601    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.387ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.958%)  route 2.187ns (79.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.521     1.944    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y23        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.685    15.207    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y23        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.567    15.774    
                         clock uncertainty           -0.082    15.692    
    SLICE_X108Y23        FDCE (Recov_fdce_C_CLR)     -0.361    15.331    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 13.387    

Slack (MET) :             13.387ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.958%)  route 2.187ns (79.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.521     1.944    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y23        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.685    15.207    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y23        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    15.774    
                         clock uncertainty           -0.082    15.692    
    SLICE_X108Y23        FDCE (Recov_fdce_C_CLR)     -0.361    15.331    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 13.387    

Slack (MET) :             13.387ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.958%)  route 2.187ns (79.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.521     1.944    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y23        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.685    15.207    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y23        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.567    15.774    
                         clock uncertainty           -0.082    15.692    
    SLICE_X108Y23        FDPE (Recov_fdpe_C_PRE)     -0.361    15.331    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 13.387    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.958%)  route 2.187ns (79.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.521     1.944    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y23        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.685    15.207    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y23        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567    15.774    
                         clock uncertainty           -0.082    15.692    
    SLICE_X108Y23        FDCE (Recov_fdce_C_CLR)     -0.319    15.373    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.580ns (20.958%)  route 2.187ns (79.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.521     1.944    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y23        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.685    15.207    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X108Y23        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567    15.774    
                         clock uncertainty           -0.082    15.692    
    SLICE_X108Y23        FDCE (Recov_fdce_C_CLR)     -0.319    15.373    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.580ns (22.785%)  route 1.966ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.299     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y22        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.686    15.208    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y22        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    15.775    
                         clock uncertainty           -0.082    15.693    
    SLICE_X109Y22        FDCE (Recov_fdce_C_CLR)     -0.405    15.288    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 13.566    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.580ns (22.785%)  route 1.966ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.299     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y22        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.686    15.208    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y22        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.567    15.775    
                         clock uncertainty           -0.082    15.693    
    SLICE_X109Y22        FDCE (Recov_fdce_C_CLR)     -0.405    15.288    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 13.566    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.580ns (22.785%)  route 1.966ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.299     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y22        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.686    15.208    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y22        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.567    15.775    
                         clock uncertainty           -0.082    15.693    
    SLICE_X109Y22        FDCE (Recov_fdce_C_CLR)     -0.405    15.288    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 13.566    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.580ns (22.785%)  route 1.966ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.299     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y22        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.686    15.208    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y22        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.567    15.775    
                         clock uncertainty           -0.082    15.693    
    SLICE_X109Y22        FDCE (Recov_fdce_C_CLR)     -0.405    15.288    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 13.566    

Slack (MET) :             13.566ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_xlnx_clk_gen rise@16.667ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.580ns (22.785%)  route 1.966ns (77.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 15.208 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.869    -0.823    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X111Y20        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y20        FDRE (Prop_fdre_C_Q)         0.456    -0.367 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.666     0.299    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X111Y20        LUT3 (Prop_lut3_I0_O)        0.124     0.423 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.299     1.722    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X109Y22        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     16.667    16.667 r  
    K17                                               0.000    16.667 r  clk_sys (IN)
                         net (fo=0)                   0.000    16.667    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    18.071 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.233    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.419 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.431    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.522 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.686    15.208    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X109Y22        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.567    15.775    
                         clock uncertainty           -0.082    15.693    
    SLICE_X109Y22        FDCE (Recov_fdce_C_CLR)     -0.405    15.288    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 13.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.570%)  route 0.240ns (51.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.633    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDPE (Prop_fdpe_C_Q)         0.128    -0.447 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.123    -0.324    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X111Y20        LUT3 (Prop_lut3_I2_O)        0.099    -0.225 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117    -0.107    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y20        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.902    -0.813    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X112Y20        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.275    -0.539    
    SLICE_X112Y20        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.610    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.570%)  route 0.240ns (51.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.633    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDPE (Prop_fdpe_C_Q)         0.128    -0.447 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.123    -0.324    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X111Y20        LUT3 (Prop_lut3_I2_O)        0.099    -0.225 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117    -0.107    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y20        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.902    -0.813    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X112Y20        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.275    -0.539    
    SLICE_X112Y20        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.610    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.227ns (48.570%)  route 0.240ns (51.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.633    -0.575    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDPE (Prop_fdpe_C_Q)         0.128    -0.447 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.123    -0.324    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X111Y20        LUT3 (Prop_lut3_I2_O)        0.099    -0.225 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.117    -0.107    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y20        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.902    -0.813    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X112Y20        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.275    -0.539    
    SLICE_X112Y20        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.610    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.610    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.364%)  route 0.275ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.212    -0.111    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y17        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.905    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X112Y17        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X112Y17        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.364%)  route 0.275ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.212    -0.111    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y17        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.905    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X112Y17        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X112Y17        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.364%)  route 0.275ns (59.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.212    -0.111    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y17        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.905    -0.810    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X112Y17        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.252    -0.559    
    SLICE_X112Y17        FDCE (Remov_fdce_C_CLR)     -0.067    -0.626    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.335%)  route 0.264ns (58.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.201    -0.122    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X111Y18        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.904    -0.811    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X111Y18        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.253    -0.559    
    SLICE_X111Y18        FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.335%)  route 0.264ns (58.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.201    -0.122    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X111Y18        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.904    -0.811    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X111Y18        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.253    -0.559    
    SLICE_X111Y18        FDCE (Remov_fdce_C_CLR)     -0.092    -0.651    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.335%)  route 0.264ns (58.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.201    -0.122    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y18        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.904    -0.811    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X111Y18        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.253    -0.559    
    SLICE_X111Y18        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.654    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlnx_clk_gen rise@0.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.335%)  route 0.264ns (58.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.636    -0.572    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y17        FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y17        FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.367    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X112Y17        LUT3 (Prop_lut3_I0_O)        0.045    -0.322 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.201    -0.122    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X111Y18        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.904    -0.811    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X111Y18        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.253    -0.559    
    SLICE_X111Y18        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.654    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.532    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 0.574ns (14.540%)  route 3.374ns (85.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.884     1.376    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.118     1.494 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.490     2.984    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y15        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.696    -1.449    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y15        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.948ns  (logic 0.574ns (14.540%)  route 3.374ns (85.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.884     1.376    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.118     1.494 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.490     2.984    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y15        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.696    -1.449    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y15        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 0.574ns (14.586%)  route 3.361ns (85.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.884     1.376    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.118     1.494 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.477     2.971    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X112Y16        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.695    -1.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y16        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 0.574ns (14.586%)  route 3.361ns (85.414%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.884     1.376    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.118     1.494 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.477     2.971    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X112Y16        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.695    -1.450    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y16        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 0.574ns (15.909%)  route 3.034ns (84.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.884     1.376    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.118     1.494 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.150     2.644    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X109Y19        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.689    -1.456    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 0.574ns (15.909%)  route 3.034ns (84.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.728    -0.964    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.456    -0.508 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          1.884     1.376    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.118     1.494 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         1.150     2.644    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X109Y19        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.689    -1.456    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.189ns (12.107%)  route 1.372ns (87.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.582    -0.626    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.879     0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.048     0.443 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.493     0.935    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X109Y19        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.902    -0.813    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.561ns  (logic 0.189ns (12.107%)  route 1.372ns (87.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.582    -0.626    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.879     0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.048     0.443 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.493     0.935    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X109Y19        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.902    -0.813    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y19        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.189ns (11.032%)  route 1.524ns (88.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.582    -0.626    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.879     0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.048     0.443 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.645     1.088    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X112Y16        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y16        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.189ns (11.032%)  route 1.524ns (88.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.582    -0.626    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.879     0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.048     0.443 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.645     1.088    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X112Y16        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.906    -0.809    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y16        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.189ns (10.820%)  route 1.558ns (89.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.582    -0.626    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.879     0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.048     0.443 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.679     1.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y15        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.907    -0.808    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y15        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.747ns  (logic 0.189ns (10.820%)  route 1.558ns (89.180%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.582    -0.626    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X84Y18         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=19, routed)          0.879     0.395    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X107Y24        LUT1 (Prop_lut1_I0_O)        0.048     0.443 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=177, routed)         0.679     1.121    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X110Y15        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.907    -0.808    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X110Y15        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  tck

Max Delay           258 Endpoints
Min Delay           258 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.394ns  (logic 1.694ns (18.034%)  route 7.700ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.611     9.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X79Y14         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.553     6.194    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.394ns  (logic 1.694ns (18.034%)  route 7.700ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.611     9.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X79Y14         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.553     6.194    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.394ns  (logic 1.694ns (18.034%)  route 7.700ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.611     9.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X79Y14         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.553     6.194    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.394ns  (logic 1.694ns (18.034%)  route 7.700ns (81.966%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.611     9.394    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X79Y14         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.553     6.194    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X79Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.694ns (18.593%)  route 7.418ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.329     9.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X76Y15         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.552     6.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.694ns (18.593%)  route 7.418ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.329     9.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X76Y15         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.552     6.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.694ns (18.593%)  route 7.418ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.329     9.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X76Y15         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.552     6.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][14]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.694ns (18.593%)  route 7.418ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.329     9.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X76Y15         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.552     6.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.694ns (18.593%)  route 7.418ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.329     9.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X76Y15         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.552     6.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.112ns  (logic 1.694ns (18.593%)  route 7.418ns (81.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.193ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.659    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.124     2.783 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         6.329     9.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X76Y15         FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     1.430 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.120     4.550    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.641 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.552     6.193    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/CLK
    SLICE_X76Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.382ns (34.560%)  route 0.723ns (65.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 53.152 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         0.321     1.106    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X111Y85        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)       50.000    50.000 f  
    H15                                               0.000    50.000 f  tck (IN)
                         net (fo=0)                   0.000    50.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456    50.456 f  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762    52.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    52.247 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.905    53.152    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y85        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X108Y39        FDPE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDPE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X109Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X109Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X109Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X108Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X108Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X108Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X108Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X108Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C

Slack:                    inf
  Source:                 trst_n
                            (input port)
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.786ns  (logic 0.382ns (21.391%)  route 1.404ns (78.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  trst_n (IN)
                         net (fo=0)                   0.000     0.000    trst_n
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  trst_n_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.740    i_dmi_jtag/i_dmi_jtag_tap/trst_n_IBUF
    SLICE_X112Y93        LUT1 (Prop_lut1_I0_O)        0.045     0.785 f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_2/O
                         net (fo=258, routed)         1.001     1.786    i_dmi_jtag/i_dmi_jtag_tap/trst_n
    SLICE_X109Y39        FDCE                                         f  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         0.456     0.456 r  tck_IBUF_inst/O
                         net (fo=1, routed)           1.762     2.218    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.247 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.908     3.155    i_dmi_jtag/i_dmi_jtag_tap/CLK
    SLICE_X109Y39        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  tck

Max Delay             0 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.385ns (60.546%)  route 0.251ns (39.454%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.558    -1.587    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y12         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y12         FDCE (Prop_fdce_C_Q)         0.385    -1.202 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.251    -0.951    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[18]
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.385ns (60.423%)  route 0.252ns (39.577%))
  Logic Levels:           0  
  Clock Path Skew:        8.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.557    -1.588    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y14         FDCE (Prop_fdce_C_Q)         0.385    -1.203 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.252    -0.950    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[26]
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        8.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.557    -1.588    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y14         FDCE (Prop_fdce_C_Q)         0.418    -1.170 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.278    -0.891    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[25]
    SLICE_X83Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.729     6.989    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.418ns (60.057%)  route 0.278ns (39.943%))
  Logic Levels:           0  
  Clock Path Skew:        8.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.989ns
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.557    -1.588    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y14         FDCE (Prop_fdce_C_Q)         0.418    -1.170 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.278    -0.891    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[27]
    SLICE_X83Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.729     6.989    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y15         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.385ns (51.009%)  route 0.370ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.558    -1.587    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y12         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y12         FDCE (Prop_fdce_C_Q)         0.385    -1.202 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.370    -0.832    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[22]
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.385ns (49.593%)  route 0.391ns (50.407%))
  Logic Levels:           0  
  Clock Path Skew:        8.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.557    -1.588    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y14         FDCE (Prop_fdce_C_Q)         0.385    -1.203 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.391    -0.811    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[24]
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.812ns  (logic 0.418ns (51.447%)  route 0.394ns (48.553%))
  Logic Levels:           0  
  Clock Path Skew:        8.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.558    -1.587    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y12         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y12         FDCE (Prop_fdce_C_Q)         0.418    -1.169 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.394    -0.774    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[23]
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X85Y13         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.418ns (49.651%)  route 0.424ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        8.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.560    -1.585    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y9          FDCE (Prop_fdce_C_Q)         0.418    -1.167 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.424    -0.743    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[11]
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.843ns  (logic 0.385ns (45.646%)  route 0.458ns (54.354%))
  Logic Levels:           0  
  Clock Path Skew:        8.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.991ns
    Source Clock Delay      (SCD):    -1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.560    -1.585    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X82Y9          FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y9          FDCE (Prop_fdce_C_Q)         0.385    -1.200 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.458    -0.741    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[8]
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.731     6.991    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X83Y14         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/C

Slack:                    inf
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.418ns (52.280%)  route 0.382ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        8.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.048ns
    Source Clock Delay      (SCD):    -1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.619ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.616    -1.529    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X94Y17         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y17         FDCE (Prop_fdce_C_Q)         0.418    -1.111 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=6, routed)           0.382    -0.729    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg_0
    SLICE_X94Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.788     7.048    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/CLK
    SLICE_X94Y18         FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_dst_q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_xlnx_clk_gen
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.790ns  (logic 1.965ns (13.286%)  route 12.825ns (86.714%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          1.437    11.640    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.764 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           1.257    13.021    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.145 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]_i_1/O
                         net (fo=1, routed)           0.588    13.733    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]_i_1_n_0
    SLICE_X34Y93         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.711ns  (logic 1.965ns (13.358%)  route 12.746ns (86.642%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          1.437    11.640    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.764 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           1.576    13.339    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.463 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]_i_1/O
                         net (fo=1, routed)           0.190    13.653    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]_i_1_n_0
    SLICE_X37Y94         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.663ns  (logic 1.965ns (13.401%)  route 12.698ns (86.599%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          1.437    11.640    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.764 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           1.247    13.011    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.135 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]_i_1/O
                         net (fo=1, routed)           0.471    13.605    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]_i_1_n_0
    SLICE_X36Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.584ns  (logic 1.841ns (12.624%)  route 12.743ns (87.376%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          2.604    12.807    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X36Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.931 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1/O
                         net (fo=1, routed)           0.596    13.526    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]_i_1_n_0
    SLICE_X36Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.557ns  (logic 1.841ns (12.646%)  route 12.716ns (87.354%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          2.624    12.827    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.951 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]_i_1/O
                         net (fo=1, routed)           0.550    13.500    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]_i_1_n_0
    SLICE_X36Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.557ns  (logic 1.841ns (12.647%)  route 12.716ns (87.353%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          2.605    12.808    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    12.932 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]_i_1/O
                         net (fo=1, routed)           0.568    13.500    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]_i_1_n_0
    SLICE_X36Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.398ns  (logic 1.833ns (12.731%)  route 12.565ns (87.269%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          2.360    12.563    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X36Y96         LUT4 (Prop_lut4_I0_O)        0.116    12.679 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1/O
                         net (fo=1, routed)           0.662    13.341    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]_i_1_n_0
    SLICE_X36Y96         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.376ns  (logic 1.965ns (13.668%)  route 12.411ns (86.332%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          1.437    11.640    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.764 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           1.242    13.006    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.130 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.189    13.319    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1_n_0
    SLICE_X34Y93         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.352ns  (logic 1.965ns (13.691%)  route 12.387ns (86.309%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          1.437    11.640    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X34Y85         LUT2 (Prop_lut2_I0_O)        0.124    11.764 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4/O
                         net (fo=8, routed)           1.407    13.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_4_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I4_O)        0.124    13.295 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    13.295    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]_i_1_n_0
    SLICE_X34Y94         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.208ns  (logic 1.841ns (12.957%)  route 12.367ns (87.043%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.635    -1.057    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/clk_out1
    SLICE_X50Y62         FDCE                                         r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDCE (Prop_fdce_C_Q)         0.518    -0.539 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/uc_fsm_q_reg[0]/Q
                         net (fo=26, routed)          0.990     0.451    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/Q[0]
    SLICE_X48Y66         LUT5 (Prop_lut5_I3_O)        0.124     0.575 f  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/data_rvalid_q_i_6/O
                         net (fo=6, routed)           0.584     1.159    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/refill_core_rsp_valid_q_reg
    SLICE_X48Y68         LUT6 (Prop_lut6_I4_O)        0.124     1.283 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_2/O
                         net (fo=30, routed)          1.946     3.229    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/dcache_req_ports_cache_ex[0][data_rid]
    SLICE_X38Y71         LUT3 (Prop_lut3_I1_O)        0.150     3.379 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_18/O
                         net (fo=2, routed)           0.467     3.846    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_rdata[operation]__26[5]
    SLICE_X38Y71         LUT6 (Prop_lut6_I5_O)        0.328     4.174 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22/O
                         net (fo=2, routed)           0.997     5.171    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_22_n_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.295 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17/O
                         net (fo=2, routed)           2.069     7.364    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_17_n_0
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.488 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6/O
                         net (fo=1, routed)           0.591     8.080    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG_inst/O
                         net (fo=33, routed)          1.898    10.078    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_6_n_0_BUFG
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]_i_3/O
                         net (fo=17, routed)          2.210    12.413    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/rdata_sign_bit__5
    SLICE_X36Y95         LUT4 (Prop_lut4_I0_O)        0.124    12.537 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1/O
                         net (fo=1, routed)           0.614    13.151    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]_i_1_n_0
    SLICE_X36Y95         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 1.059ns (76.352%)  route 0.328ns (23.648%))
  Logic Levels:           0  
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.535    -1.610    i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X86Y69         RAMD64E                                      r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.551 r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.328    -0.223    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[3]
    SLICE_X87Y69         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 1.059ns (76.352%)  route 0.328ns (23.648%))
  Logic Levels:           0  
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.536    -1.609    i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X86Y68         RAMD64E                                      r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.550 r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[1].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.328    -0.222    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[2]
    SLICE_X87Y68         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.448ns  (logic 1.059ns (73.153%)  route 0.389ns (26.847%))
  Logic Levels:           0  
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.538    -1.607    i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X86Y67         RAMD64E                                      r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.548 r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_1_1/DP/O
                         net (fo=1, routed)           0.389    -0.160    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[0]
    SLICE_X89Y68         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][taken]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.461ns  (logic 1.059ns (72.491%)  route 0.402ns (27.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.539    -1.606    i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X86Y66         RAMD64E                                      r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.059    -0.547 r  i_frontend/bht_gen.i_bht/gen_fpga_bht.gen_bht_ram[0].i_bht_ram/mem_reg_0_63_2_2/DP/O
                         net (fo=1, routed)           0.402    -0.145    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_ram_rdata_0[1]
    SLICE_X89Y68         LDCE                                         r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[0][valid]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 0.254ns (25.259%)  route 0.752ns (74.741%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.544    -0.664    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X36Y73         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.500 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=8, routed)           0.290    -0.210    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3/O
                         net (fo=8, routed)           0.462     0.297    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.342    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]_i_1_n_0
    SLICE_X30Y85         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.065ns  (logic 0.254ns (23.845%)  route 0.811ns (76.155%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.544    -0.664    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X36Y73         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.500 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=7, routed)           0.264    -0.235    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_2/O
                         net (fo=8, routed)           0.492     0.302    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_2_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.347 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1/O
                         net (fo=1, routed)           0.055     0.402    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]_i_1_n_0
    SLICE_X34Y93         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.089ns  (logic 0.254ns (23.333%)  route 0.835ns (76.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.544    -0.664    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X36Y73         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.500 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=8, routed)           0.290    -0.210    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.165 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3/O
                         net (fo=8, routed)           0.545     0.380    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_3_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.045     0.425 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.425    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_1_n_0
    SLICE_X30Y85         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.089ns  (logic 0.254ns (23.322%)  route 0.835ns (76.678%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.544    -0.664    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X36Y73         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.500 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=7, routed)           0.264    -0.235    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_2/O
                         net (fo=8, routed)           0.571     0.381    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_2_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.426 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.426    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]_i_1_n_0
    SLICE_X34Y94         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.093ns  (logic 0.254ns (23.237%)  route 0.839ns (76.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.544    -0.664    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X36Y73         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.500 f  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]/Q
                         net (fo=7, routed)           0.264    -0.235    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][1]
    SLICE_X36Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.190 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_2/O
                         net (fo=8, routed)           0.575     0.385    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[15]_i_2_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I0_O)        0.045     0.430 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.430    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]_i_1_n_0
    SLICE_X34Y94         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.126ns  (logic 0.318ns (28.240%)  route 0.808ns (71.760%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.544    -0.664    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/clk_out1
    SLICE_X36Y73         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.500 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]/Q
                         net (fo=8, routed)           0.186    -0.313    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/ldbuf_q_reg[1][address_offset][0]
    SLICE_X36Y73         LUT3 (Prop_lut3_I0_O)        0.043    -0.270 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[7]_i_2/O
                         net (fo=8, routed)           0.363     0.093    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/ldbuf_rdata[address_offset][0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I0_O)        0.111     0.204 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_hpdcache/hpdcache_uc_i/hpdcache_uncach_LUT6_31/O
                         net (fo=1, routed)           0.259     0.463    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[72][7]
    SLICE_X30Y85         LDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_xlnx_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_xlnx_clk_gen'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clkfbout_xlnx_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_xlnx_clk_gen/inst/clkfbout_buf_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_xlnx_clk_gen

Max Delay          2551 Endpoints
Min Delay          2551 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.381ns  (logic 2.620ns (18.218%)  route 11.761ns (81.782%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.335    11.374    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.498 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12/O
                         net (fo=1, routed)           1.183    12.680    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.804 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_4/O
                         net (fo=2, routed)           0.414    13.218    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[4][0]_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    13.342 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[4][31]_i_1/O
                         net (fo=32, routed)          1.039    14.381    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]_2[0]
    SLICE_X55Y69         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.525    -1.620    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X55Y69         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][23]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.270ns  (logic 2.620ns (18.361%)  route 11.650ns (81.639%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.335    11.374    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.498 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12/O
                         net (fo=1, routed)           1.183    12.680    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.804 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_4/O
                         net (fo=2, routed)           0.414    13.218    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[4][0]_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    13.342 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[4][31]_i_1/O
                         net (fo=32, routed)          0.927    14.270    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]_2[0]
    SLICE_X53Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.452    -1.693    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X53Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][14]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.270ns  (logic 2.620ns (18.361%)  route 11.650ns (81.639%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.335    11.374    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.498 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12/O
                         net (fo=1, routed)           1.183    12.680    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.804 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_4/O
                         net (fo=2, routed)           0.414    13.218    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[4][0]_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    13.342 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[4][31]_i_1/O
                         net (fo=32, routed)          0.927    14.270    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]_2[0]
    SLICE_X53Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.452    -1.693    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X53Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][15]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.270ns  (logic 2.620ns (18.361%)  route 11.650ns (81.639%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.335    11.374    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.498 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12/O
                         net (fo=1, routed)           1.183    12.680    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.804 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_4/O
                         net (fo=2, routed)           0.414    13.218    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[4][0]_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    13.342 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[4][31]_i_1/O
                         net (fo=32, routed)          0.927    14.270    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]_2[0]
    SLICE_X53Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.452    -1.693    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X53Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][6]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.252ns  (logic 2.620ns (18.383%)  route 11.632ns (81.617%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.335    11.374    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    11.498 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12/O
                         net (fo=1, routed)           1.183    12.680    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_12_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I3_O)        0.124    12.804 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[4][63]_i_4/O
                         net (fo=2, routed)           0.414    13.218    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[4][0]_1
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    13.342 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[4][31]_i_1/O
                         net (fo=32, routed)          0.910    14.252    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][0]_2[0]
    SLICE_X55Y75         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.519    -1.626    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X55Y75         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[4][22]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.233ns  (logic 2.620ns (18.408%)  route 11.613ns (81.592%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.732    11.771    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.895 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_9/O
                         net (fo=1, routed)           0.781    12.676    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.800 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.446    13.246    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.370 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][31]_i_1/O
                         net (fo=32, routed)          0.863    14.233    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/p_0_in__0[31]
    SLICE_X67Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.527    -1.618    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X67Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][16]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.233ns  (logic 2.620ns (18.408%)  route 11.613ns (81.592%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.732    11.771    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X65Y76         LUT6 (Prop_lut6_I2_O)        0.124    11.895 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_9/O
                         net (fo=1, routed)           0.781    12.676    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_9_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I4_O)        0.124    12.800 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3/O
                         net (fo=2, routed)           0.446    13.246    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][63]_i_3_n_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.370 r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[6][31]_i_1/O
                         net (fo=32, routed)          0.863    14.233    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/p_0_in__0[31]
    SLICE_X67Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.527    -1.618    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X67Y72         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[6][19]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.200ns  (logic 2.620ns (18.451%)  route 11.580ns (81.549%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.915    11.954    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.078 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_15/O
                         net (fo=1, routed)           0.614    12.693    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_15_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.817 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_5/O
                         net (fo=2, routed)           0.504    13.321    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    13.445 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.754    14.200    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_2[0]
    SLICE_X58Y86         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.532    -1.613    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X58Y86         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][58]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.200ns  (logic 2.620ns (18.451%)  route 11.580ns (81.549%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.915    11.954    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.078 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_15/O
                         net (fo=1, routed)           0.614    12.693    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_15_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.817 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_5/O
                         net (fo=2, routed)           0.504    13.321    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    13.445 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.754    14.200    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_2[0]
    SLICE_X58Y86         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.532    -1.613    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X58Y86         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][61]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][63]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.200ns  (logic 2.620ns (18.451%)  route 11.580ns (81.549%))
  Logic Levels:           16  (LDCE=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         LDCE                         0.000     0.000 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/G
    SLICE_X87Y68         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/gen_fpga_bht.bht_prediction_o_reg[1][taken]/Q
                         net (fo=4, routed)           1.658     2.217    i_ariane/i_cva6/i_frontend/bht_gen.i_bht/bht_prediction[1][taken]
    SLICE_X89Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.341 r  i_ariane/i_cva6/i_frontend/bht_gen.i_bht/i__carry_i_24__0/O
                         net (fo=2, routed)           1.235     3.576    i_ariane/i_cva6/i_frontend/i_instr_realign/i__carry_i_14_1
    SLICE_X98Y70         LUT6 (Prop_lut6_I4_O)        0.124     3.700 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10/O
                         net (fo=2, routed)           0.651     4.351    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_30_35_i_10_n_0
    SLICE_X99Y75         LUT2 (Prop_lut2_I0_O)        0.117     4.468 r  i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8/O
                         net (fo=35, routed)          0.549     5.017    i_ariane/i_cva6/i_frontend/i_instr_realign/vaddr_q[1]_i_8_n_0
    SLICE_X99Y75         LUT4 (Prop_lut4_I0_O)        0.332     5.349 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_14__0/O
                         net (fo=3, routed)           0.828     6.177    i_ariane/i_cva6/i_frontend/i_instr_realign/icache_valid_q_reg
    SLICE_X94Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.301 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_13__0/O
                         net (fo=1, routed)           0.452     6.753    i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__0
    SLICE_X94Y85         LUT4 (Prop_lut4_I3_O)        0.124     6.877 r  i_ariane/i_cva6/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/mem_reg_0_3_0_5_i_10__1/O
                         net (fo=3, routed)           0.465     7.342    i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_11__2
    SLICE_X95Y84         LUT6 (Prop_lut6_I3_O)        0.124     7.466 r  i_ariane/i_cva6/i_frontend/i_instr_realign/mem_reg_0_3_0_5_i_10__0/O
                         net (fo=2, routed)           0.461     7.927    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/issue_q_reg[sbe][bp][predict_address][1]_4
    SLICE_X92Y84         LUT4 (Prop_lut4_I3_O)        0.124     8.051 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_5_i_11__2/O
                         net (fo=5, routed)           0.465     8.516    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[2]_0
    SLICE_X93Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.640 r  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/npc_q[31]_i_11/O
                         net (fo=34, routed)          1.231     9.871    i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/gen_pc_q_with_c.idx_is_q_reg[0]_0
    SLICE_X81Y76         LUT3 (Prop_lut3_I0_O)        0.124     9.995 f  i_ariane/i_cva6/i_frontend/i_instr_queue/i_fifo_address/unaligned_q_i_3/O
                         net (fo=9, routed)           0.459    10.454    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_dreq_if_cache[kill_s2]
    SLICE_X81Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/cl_offset_q[3]_i_2/O
                         net (fo=5, routed)           0.337    10.915    i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/icache_miss_valid
    SLICE_X83Y76         LUT5 (Prop_lut5_I0_O)        0.124    11.039 r  i_ariane/i_cva6/gen_cache_hpd.i_cache_subsystem/i_cva6_icache/gen_sram[1].tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/generic_counter_q[6][63]_i_20/O
                         net (fo=6, routed)           0.915    11.954    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/icache_miss_cache_perf
    SLICE_X65Y82         LUT6 (Prop_lut6_I2_O)        0.124    12.078 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_15/O
                         net (fo=1, routed)           0.614    12.693    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_15_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    12.817 f  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q[5][63]_i_5/O
                         net (fo=2, routed)           0.504    13.321    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q_reg[5][32]_2
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124    13.445 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/generic_counter_q[5][63]_i_1/O
                         net (fo=32, routed)          0.754    14.200    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][32]_2[0]
    SLICE_X58Y86         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       1.532    -1.613    i_ariane/i_cva6/gen_perf_counter.perf_counters_i/clk_out1
    SLICE_X58Y86         FDCE                                         r  i_ariane/i_cva6/gen_perf_counter.perf_counters_i/generic_counter_q_reg[5][63]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.163ns (62.156%)  route 0.099ns (37.844%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/G
    SLICE_X37Y94         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[8]/Q
                         net (fo=1, routed)           0.099     0.262    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[45]
    SLICE_X38Y93         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X38Y93         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[73]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.163ns (61.508%)  route 0.102ns (38.492%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/G
    SLICE_X37Y96         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[28]/Q
                         net (fo=1, routed)           0.102     0.265    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[65]
    SLICE_X38Y96         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X38Y96         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[93]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.163ns (59.272%)  route 0.112ns (40.728%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[6]/G
    SLICE_X37Y92         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[6]/Q
                         net (fo=1, routed)           0.112     0.275    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[43]
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X37Y93         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[71]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[86]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.163ns (59.068%)  route 0.113ns (40.932%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/G
    SLICE_X33Y93         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[21]/Q
                         net (fo=1, routed)           0.113     0.276    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[58]
    SLICE_X34Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X34Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[86]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.163ns (58.832%)  route 0.114ns (41.168%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/G
    SLICE_X33Y93         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[31]/Q
                         net (fo=1, routed)           0.114     0.277    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[68]
    SLICE_X34Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X34Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[96]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.163ns (57.306%)  route 0.121ns (42.694%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/G
    SLICE_X28Y91         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[23]/Q
                         net (fo=1, routed)           0.121     0.284    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[60]
    SLICE_X28Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.843    -0.872    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X28Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[88]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.181ns (61.906%)  route 0.111ns (38.094%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/G
    SLICE_X36Y96         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[16]/Q
                         net (fo=1, routed)           0.111     0.292    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[53]
    SLICE_X37Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X37Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[81]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.181ns (61.564%)  route 0.113ns (38.436%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/G
    SLICE_X38Y95         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[3]/Q
                         net (fo=1, routed)           0.113     0.294    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[40]
    SLICE_X39Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X39Y95         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[68]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.181ns (60.909%)  route 0.116ns (39.091%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/G
    SLICE_X34Y94         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[13]/Q
                         net (fo=1, routed)           0.116     0.297    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[50]
    SLICE_X35Y94         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.825    -0.890    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X35Y94         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[78]/C

Slack:                    inf
  Source:                 i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.181ns (55.840%)  route 0.143ns (44.160%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         LDCE                         0.000     0.000 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/G
    SLICE_X34Y93         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/result_o_reg[11]/Q
                         net (fo=1, routed)           0.143     0.324    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[48]
    SLICE_X34Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17858, routed)       0.824    -0.891    i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/clk_out1
    SLICE_X34Y92         FDCE                                         r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[76]/C





