-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Mon Jul  3 16:13:12 2023
-- Host        : LAPTOP-GC2Q33N2 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/Fpga_project/rom_vga/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_bindec : entity is "bindec";
end blk_mem_gen_0_bindec;

architecture STRUCTURE of blk_mem_gen_0_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3),
      O => douta(3)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4),
      O => douta(4)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5),
      O => douta(5)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6),
      O => douta(6)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7),
      O => douta(7)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      O => douta(8)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      O => douta(0)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1),
      O => douta(1)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      I3 => sel_pipe(1),
      I4 => sel_pipe(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2),
      O => douta(2)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EEE21DFFFFFFFFFFFFFFFF0064F0347FFFFFFFFFFFFFFFFDEFE0F9FFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFDFDFFFD00A3FFFFFFFFFFFFFFD24B8FCD4C3FFFFFFFFFFFFFFF6BD",
      INIT_02 => X"4FFFFFFFC083FFFFFFFFFFF027FFFFFFFC76FFFFFFFFFFFFD7C7FFFFFF513FFF",
      INIT_03 => X"87FFFFFFF3FB3E67BFFFFEE790FFFFFFFF1FBB81FFFFFFF86FFFFFFFFFFFFFE2",
      INIT_04 => X"4FE3DFFFED6F5FE9FFFFFFFF82FEE8FFFEF2DB7E7FFFFFFF3E5FE8AFFFFFFBFE",
      INIT_05 => X"77FFA5FFFFFFFEFFF73FFFFE9F3FEBFFFFFFFC077F29FFFBCFC0FE55FFFFFFF6",
      INIT_06 => X"F9FFFCAC3B1F88BFFFFF7FFFEF37FFD8FC040FC57FFF8FFFFFFC5FFEEE3FF7F6",
      INIT_07 => X"13BDFFFF83FFFFE19FFF82DE01127FFFF7DFFFFCB3FFF066F9F740FFFFBFFFFD",
      INIT_08 => X"FFEBFFFFBB04000065BFFFE7FFFF1BFFFC86030402DBFFF83FFFFBBFFFFA0800",
      INIT_09 => X"EE080000FD2F87FFDDFFFF4DDB8E004BB7CEFE3FFFFFFFF43020000A85FFFFD7",
      INIT_0A => X"27BFF3CCFFF01ED8C000067C147FFFDF3FFDDBEF8F0000CFF1625FF96EFFC54B",
      INIT_0B => X"E799C000007CDADFF7FA861A3C0208200001D8326C7FE0B7FCA03220000037EF",
      INIT_0C => X"4AC1F93D54057BFFEF46204D655CBFD3E201522FE57F60017EC1C1F0FE3AA799",
      INIT_0D => X"B13FFDD91004C8006CFE78DBD033FFDA1AB009C1065FC7C94FEFFF35DDB20026",
      INIT_0E => X"02C22BEFFB57FBDFFCFF2AD5A00CFC30FDD8FE0266E3B6FAC3C619BFEFD5BFCD",
      INIT_0F => X"FFF9CC00BA000011070FFFFA67FFE2603728201450653FFF527FFF0B839C600D",
      INIT_10 => X"0002D1E25FFF4FFFF04000002000000E07FFE98FFFAC800820100020F39FFE88",
      INIT_11 => X"EC2FFFE000044DD6C043C12FFF90FFF0000082D3BC083C34FFFA8FFF30000910",
      INIT_12 => X"672C6C00041CFFEA9FFF80000A0558C0A1C3FFFEB0FFF800006055A4203C37FF",
      INIT_13 => X"0FFF8FFFF21F3C61AE82C3D3C7FFFAFFFF36419BB39F6000393FFE2FDFE40442",
      INIT_14 => X"C03EC2582C3BD70FFECBFFF93FDD782471572E94EFE1DFFF003DEA6B2B1A8938",
      INIT_15 => X"1DFECDA5EF9373F5E6E04F3980996EDF6CF5B56E1C6E9C9E546DD0E2FF1FE6C7",
      INIT_16 => X"392F18E90A0683CBE9B84716530BE703C47C7D70C4DFAEDF02B77D305AA4CD67",
      INIT_17 => X"B281329E3AD95DF9933FA0BCC71BA293CB3E8607EAC778AE3E4ED1551E3B5342",
      INIT_18 => X"77F1D3206A80608225037F7CD07F5A2C08400008020053BFA537FFA210D2949F",
      INIT_19 => X"0090E951AF138B1E9DE6B8410000034B23F67B763EAF35360000000A715727E5",
      INIT_1A => X"087C7BEF882C210F264A201AF3070A4DF66610D002356A9FEC3F730DFE8A8050",
      INIT_1B => X"8490049908677C64FF7FD7C90911004912883A1AD7FFFE9DC0C9E0F4C856ABF7",
      INIT_1C => X"EAFBDFFDAFF83C180606771EDDFEEDFFDE9BA1D636A08766DDE1DC9FFA75DE90",
      INIT_1D => X"9FAED8522639A3CAFE6FFBB3C5E76038AF18E9397E61FFA1BF1FD3A8B7A745E3",
      INIT_1E => X"E7C7EFDFFFFDE41FCE792A4C0779FEFDFFFFB7D7FAEECC2623DBFF3EC7FFC0F7",
      INIT_1F => X"DEBEA3F95D0E327FFBF43FFFFF99E03EF30C0857F17FA9FFFFC29FDE23E92B5E",
      INIT_20 => X"73FA7E731FFFFFAF1F833FC8BD9FA7E9D5FFFFF9B7F1DFEEC96AFF7C7EBFFFFF",
      INIT_21 => X"FFFFEE64C2C7FFDFFF3FF8F1FFFFFD536750FFFFFC9FFDE3BFFFFF896FF0FFFF",
      INIT_22 => X"86982FA3D9FFFFFFFFF5A9E7503196365ED9FFFFFFFFE99CE7EF9CFDEFFBAFBF",
      INIT_23 => X"EFFFFFF7FB6C1FEE792F42C5FEFFFFFFFF18FF7B6187F7BD7DFFFFFFFFC5787C",
      INIT_24 => X"5DF3E5DDFA50F00F1FFFFFFF443F1E7A7F8FAFBC3DFFFFFFA5C3F4F38E720A3B",
      INIT_25 => X"FFFFFFFFFFFFFF9B120205D99FFFFFFFFFFFFFFDBCBC3C0D40FDFCF9FFFFFFFB",
      INIT_26 => X"FFFFCF7B0CE3FFFFFFFFFFFFFFFFF0317DB0E7FFFFFFFFFFFFFFFF39ED1D9C0F",
      INIT_27 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA4FAAB1BFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"1BFF934C042FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88A9500001D2FFFFF",
      INIT_02 => X"FFFFFFFE70E22ABFFFFFA61015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE87AAB",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFF9C022FFFFFFFFFFFFCD1BBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFF45ABFFFFFFFFFFFFFFFFFFFFFFFFFEC34BFFFFFFFFFFFFFFEE5AFFFFFFFF",
      INIT_05 => X"E7FFFFFFFFFFFFFFDBF96DFFFFFFFFFFFFFFFFFFFFFFFFED5E9BFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFF51EBFDEFFFFFFFFFFFFFFE7FF852FFFFFFFFFFFFFFFFFFFFFFE11EB",
      INIT_07 => X"6AFFFFFFFFFFFFFFFFFFFF809BFFEEFFFFFFFFFFFFFFDCFFF2A7FFFFFFFFFFFF",
      INIT_08 => X"FFFFFF69DBBFFF8A2FFFFFFFFFFFFFFFFFFA44BFFF9447FFFFFFFFFF692CFFFF",
      INIT_09 => X"EFFFFFA52FFFFFFFFFFE597AAFFFF8BBFFFFFFFFFFFFFFFFF417FFFF1127FFFF",
      INIT_0A => X"FFFFFFFFFFFF00FFFFFFF2B7FFFFFFFFFE5ADD5FFFFE6DFFFFFFFFFFFFFFFFCC",
      INIT_0B => X"61FFFFFFFF1FFFFFFFFFFFFFFAC7FFFFFFEBFF2FFFFFFFFF82BE6FFFFFBB7FFF",
      INIT_0C => X"FFFFFE45BFFFFFF4FFFFFFF8CBFFFFFFFFFFFFEB1FFFFFFFB2FFFFFFFFFFFFE9",
      INIT_0D => X"FFFDFFFFFFFE3BFFED01A93F0FFFA2FFFFFFFEF2FFFFFFFFFFFFFBBFFFFFFE63",
      INIT_0E => X"FFE76FFFFFFFFFFDB7FFFFFFFD7FE76089007773AFFFFFFFFFFFBCBFFFFFFFFF",
      INIT_0F => X"AAA5771FFFFFFFFFF93BFFFFFFFFFBCFFFFFFFFFFF2D9956AAA97F51FFFFFFFF",
      INIT_10 => X"FFFF7AD6AAA5AAAAAAA576FFFFFFFFFE07FFFFFFFFFEBFFFFFFFFFF3756AAAAA",
      INIT_11 => X"FFFFFF2EFFFFFFFFFA09AA9AAAAAAAAAAA59FFFFFFFFFF06FFFFFFFFECBFFFFF",
      INIT_12 => X"25FFFFFFFFE1BFFFFFFEA3FFFFFFFFD995AAA6AAAAAAAAAAA55FFFFFFFFFA7FF",
      INIT_13 => X"5656AA6AAAAAAAA67FF6FBFFF1AFFFFFFE8FFFFFFFFF225559656A56AAAAAAA5",
      INIT_14 => X"FFFFFFF8CA6555556A55AAAAAAAAA4CFFF6FEBFA4FFFFFFAEBFFFFFFFF159565",
      INIT_15 => X"CDFE92FFFFE6A96FFFFFE26AA956596A5AAAAAAAAAA9F7FE4E6CF91BFFFFE6A8",
      INIT_16 => X"AAAAAAAA96BFDA8AFF5AFFFF8B2424FFFFFD66AAA5A6A6AAAAAAAAAAAA7DFF88",
      INIT_17 => X"56956669AAAAAAAAAAAAAAAAAFFE7AFFA4FFFF6A14EFFFFDA15AAAA6AA6AA6AA",
      INIT_18 => X"FFAA2CF2AFF2A55556AB947596AAAAAAAAAAA94FF88FFFD6BFFF6EBE049FFC19",
      INIT_19 => X"AA6BFFAFFFFC3FFF9F2D8BEFFD65555557F0DA96A6AAAAAAAAA9AFFDAFFFE4BF",
      INIT_1A => X"AA4865AAAAAAAAAAB2FFAFFFF5AFFC9FEC4C23BD9555A5994359757AAAAAAAAA",
      INIT_1B => X"AA2AA55555595AA79C5AAA9AAAAAAA9AFF47FFFA5FFAEFF0A58B9AA555555956",
      INIT_1C => X"FFFD1FF27FFFFFFA6A9656A56597F066EA75AA9AAAAAAB7FB7FFFF7FFEBFF0A6",
      INIT_1D => X"AAAAAAAAA47FFFFFFE0BEAFFFFFFFF9A555A5555A666599A4BEAAAAAAAA6BFFB",
      INIT_1E => X"A595A66AA6AAA99AD7AAAAAA4FFFFFFE7BD5FFFFFFF32A656AA5695A96AAAA54",
      INIT_1F => X"FFFFFFF05A5AAAAA6566AAAAAAAAAA07AAAAA91FFFFFFE83E7FFFFFFF16696AA",
      INIT_20 => X"AA37FFFFFF4ABAFFFFFFD85A6AAAAA6AA6AAA9AAAAAAA2AAAAA51FFFFFFFCF99",
      INIT_21 => X"AAAAAAAAAAAAAAAA9FFFFFFF86AEFFFFFFE59AAAAAAAAAAAA6AAAAAAAAAAAAAA",
      INIT_22 => X"AAAAAAAA6AA65AAAA55AAAAAAAAAAA87FFFFFF9267FFFFFFCDAAAAAAAA69A9AA",
      INIT_23 => X"FFA1EFFFFFFF9AAAAAAAAA9A98040591DAAAAAAAAAAAB3FFFFFFA12BFFFFFFC6",
      INIT_24 => X"AAAAAAAAB2FFFFFFBCA3FFFFFF76AAAAAAAA96AA94056B5AAAAAAAAAAA92FFFF",
      INIT_25 => X"969592E8AB1AAAAAAAAAAAA7FFFFFFBC67FFFFFF0EAAAAAAAA66A694056B1AAA",
      INIT_26 => X"FFFF15969AA969656592FCAB56AAAAAAA56AA6FFFFFFFC67FFFFFF0AAAAA9AA6",
      INIT_27 => X"B7FFFFFFB067FFFFFF16A402E555455450012BD105555BD00AA6FFFFFFBC67FF",
      INIT_28 => X"AB17943AA440AAB7FFFFFFF067FFFFFF1AA0005AB1654A50566A1AA50FA9400A",
      INIT_29 => X"023FFFFCBFFBEEBFC8FFFABB40EA93FEEFFFA163FFFFFF0DAB015AB0517E515A",
      INIT_2A => X"8EAFFFFE3FE99802556FFBB500055AB83E954040AAB3FCEBFF9DA3FFFEFF72AB",
      INIT_2B => X"CF40AA5BFFA0BFB2EBFFF27FD1AB013FFC3CBFFFFFFF1803FFFF50AA83FEA6FF",
      INIT_2C => X"BADED6745C0B73CF40EA37FA9E3F7626EFDFFFDD9B01334210BCFF30D21C4473",
      INIT_2D => X"7FD7A801DCD032BAEEEBB46C1DD96B50AA0FF687FF3AB2EF23BFF5AB0233422C",
      INIT_2E => X"F3A0BE679DFBFF4FF86805334220B6A6AAF45C0433CF80E90FFFB2FEF28EF1DC",
      INIT_2F => X"65A66AAAA5A43FEEC7BFEFBFFFFFEFF8805744977150D5AFC3AF5843CCD1C37F",
      INIT_30 => X"AAAAAAAAAAAAAA6AAAAAAAAAA53FFFFFFECFD9FFFFFFF1EAAAAA59AA699A6955",
      INIT_31 => X"E3BFFFFBFF9AAAAAAAAAAAAAA6AAAAAAAAAAAAA67FEFFFFCEFECFFFF8FFA6AAA",
      INIT_32 => X"AAA8FFE0FFF72FEC3FFFABFEC6AAAAAAAAAAAAAAAAAAAAAAAAAA97FFCBFFF9DF",
      INIT_33 => X"AAAAAAAAAAAAAAAA6FFFF5AFFFFFF86FFCB7FFD6AAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_34 => X"FFC8A6AAAAAAAAAAAAAAAAAAAAAAA94BFFFF0BEEBFF91F9238FFB9AAAAAAAAAA",
      INIT_35 => X"FBACFFFEFBEFFFFFFE6AAAAAAAAAAAAAAAAAAAAAAAA86FF4FFCBDCFFFCEB6BF8",
      INIT_36 => X"B8AAAA94FFFFDF5F72FFFE73FFFFDFFFCAAAAA2AAAAAAAAAAAAFAAA6A6FFF9BF",
      INIT_37 => X"AC38A9AAAAAAABACEAAA75FFCFFAFFB3FFFE46FFFE8BFD06AAAAC9AAAAAAAAAA",
      INIT_38 => X"D0BF97FFFFE96AABAB5066AAAA951FEAA8A3FF0FFFFECFFFFFA0FFEDF3FFD9AA",
      INIT_39 => X"FF9FFFF32FFFFFE83EF3FFFFF59AAAA4B7DAAA96C127AAA2BFFD0FFFFAFFFFFF",
      INIT_3A => X"736FA26AAAE4FFD6DBFFEF7FFFFFF5AF7FFEFFFD06AAAC45699E7975FAAA92FF",
      INIT_3B => X"B7FFCE1BAAAF85A846A6AAA79BFF9AA3FFAEFFFFFFFB7BEFFF9BFFADAAAAA476",
      INIT_3C => X"FFFFFFFE16FFC15BFFFBFAAAAA5AAE96AAAA77BFFFFFFB3F32FFFFFFFE57FFC6",
      INIT_3D => X"8BFFFBFFF9F9DFFFFFFFFFB5BFEDBFFFFFA59AAAAAA6AAAAA7D5FFF6FFFA3EF7",
      INIT_3E => X"2D45AAAAAA559CFFFFFAFFFFF82FFFFFFFFFE53F3FFFFFFFFF6D6AAAAAAAA94E",
      INIT_3F => X"FC07FFFFC5FFFFFF3777EADD232BFFFFFB3FFFC0BFFFFFFFFFF51FDAFFE4FFFF",
      INIT_40 => X"FC07FFFFFFFFFFFECDFFFF394FFFFFC41C143B8BFFFFFFFF6FFF01FFFFFFFFFF",
      INIT_41 => X"FFFFFFE3FFFFE3F00FFFFFFFFFFFFFAFBFFEC97FFFFFFFF9006EBFFFF9FFFF8A",
      INIT_42 => X"D2FFE83FFFFFFFFFFFFEF7BFFFEE802FFFFFFFFFFFFFF8EFECE6BF03FFFFFFFF",
      INIT_43 => X"FFFFFFFFFF69FF0BFE67F8BFFFFFFFF9AAF87FFFFED5BFFFFFFFFFFFFFFDEAF6",
      INIT_44 => X"EFFF99AFFFFFFFFFFFFFFFFFAABFBFFCF7FBBFDFBFE7F4ABFD2FFFFB57FFFFFF",
      INIT_45 => X"39FF7FFE95FE3F6FFED6BFFFFFFFFFFFFFFFFFE24BFFEBEAFEFE3F2BEEC6FBFF",
      INIT_46 => X"FFFFD53FF77BFF74FF7FF2F8FFE87FE552FFFFFFFFFFFFFFFFFFFE98FFE7FAFD",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFF15BFF6FFFAFFF7FF269FFFDFBB59FFFFFFFFFFFFFFFFF",
      INIT_48 => X"F87FFFB03BFFFBFFFFFFFFFFFFFFFFFFFF41EFFFFF8FFF4FF668FFFFFB15FFFF",
      INIT_49 => X"C31FFFFFFFDBFDFFFFA207BFFFFFFFFFFFFFFFFFFFFFFFFFDC1FFFFFCFFF4FFA",
      INIT_4A => X"FFFFFFFFFFFFFFDFCABFBFFFFFFFFFADC03BFFFFFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA0126BFFFFFFE88FC8BFFFFFFFFFFFFFFF",
      INIT_4C => X"55556AF2DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6800860543E4EAD2FFF",
      INIT_4D => X"FFFFFFFFFFFFE939556C6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF125",
      INIT_4E => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"AAAAA95156FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA555555556FFFFFF",
      INIT_02 => X"FFFFFFFFEA5AFFFFFFFFFE955BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9555",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFAAAFFFFFFFFFFFFFF556FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFE56FFFFFFFFFFFFFFFFFFFFFFFFFFFA9BFFFFFFFFFFFFFFFF956FFFFFFFF",
      INIT_05 => X"EFFFFFFFFFFFFFFFFFFE57FFFFFFFFFFFFFFFFFFFFFFFFFAABFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFEABFFFBFFFFFFFFFFFFFFD5FFE5BFFFFFFFFFFFFFFFFFFFFFFFEABF",
      INIT_07 => X"96FFFFFFFFFFFFFFFFFFFFFABFFFF7FFFFFFFFFFFFFFF7FFFD5FFFFFFFFFFFFF",
      INIT_08 => X"FFFFFEBE66FFFFF5BFFFFFFFFFFFFFFFFFFFABFFFFFAFBFFFFFFFFFFFE56BFFF",
      INIT_09 => X"BFFFFFFD7FFFFFFFFFFEBF66FFFFFE5FFFFFFFFFFFFFFFFFFEAFFFFFA95FFFFF",
      INIT_0A => X"FFFFFFFFFFFFEBFFFFFFFD9FFFFFFFFFFFAF5ABFFFFF97FFFFFFFFFFFFFFFFF6",
      INIT_0B => X"FBFFFFFFF9BFFFFFFFFFFFFFFE6FFFFFFFF6FAFFFFFFFFFFEBD6FFFFFFE5FFFF",
      INIT_0C => X"FFFFFFFFFFFFFE5BFFFFFFFF6FFFFFFFFFFFFFF9BFFFFFFFE7FFFFFFFFFFFFF5",
      INIT_0D => X"FF97FFFFFFFF9FFFFAAAAA95BFFFFFFFFFFFFF9BFFFFFFFFFFFFE5FFFFFFFFDB",
      INIT_0E => X"FFF9BFFFFFFFFFFF5FFFFFFFFFFFFEAFA5555AE9BFFFFFFFFFFFE6FFFFFFFFFF",
      INIT_0F => X"00001EBFFFFFFFFFFEAFFFFFFFFFFD7FFFFFFFFFFFEB9000000006EBFFFFFFFF",
      INIT_10 => X"FFFFEE00000000000001EBFFFFFFFFFFAFFFFFFFFFF5BFFFFFFFFFFEE4000000",
      INIT_11 => X"FFFFFFD7FFFFFFFFFEF0000000000000001EBFFFFFFFFFEBFFFFFFFFE6FFFFFF",
      INIT_12 => X"7BFFFFFFFFFAFFFFFFFF5FFFFFFFFFFB400000000000000002EFFFFFFFFFEAFF",
      INIT_13 => X"000000000000000EFFFDFFFFFEBFFFFFFE6FFFFFFFFFEC000000000000000000",
      INIT_14 => X"FFFFFFFB4000000000000000000003BFFDBFFFFEBFFFFFFD7FFFFFFFFEE00000",
      INIT_15 => X"66FFAFFFFFF5FEBFFFFFED0000000000000000000000AFFFBE77FFAFFFFFF9BF",
      INIT_16 => X"000000000EFFF5EBFFEBFFFFE6FB9BFFFFA400000000000000000000002BFFED",
      INIT_17 => X"000000000000000000000003BFF5DBFFEBFFFFD7AA65BFFFA000000000000000",
      INIT_18 => X"FF5FA62BFFFB00000004014000000000000001FFFDEFFFFAFFFF9BA55FBFFEC0",
      INIT_19 => X"003BFF7FFFFAFFFE6FE5A6BFE9000000000A0000000000000000AFFEBFFFFAFF",
      INIT_1A => X"00519000000000001FFFAFFFFEBFFE7FF9FAFFD8000000001800000000000000",
      INIT_1B => X"FFA0000000000000024000000000000EFFEFFFFEBFFD7FF97AABB00000000000",
      INIT_1C => X"FFFFAFF9FFFFFFFEC00000000000090000000000000006FFEAFFFEAFF9BFFFFF",
      INIT_1D => X"0000000002BFFFFFFFAFF5FFFFFFFD800000000000040000514000000003BFFF",
      INIT_1E => X"000000000000000000000000FFFFFFFF9FF6FFFFFFFE40000000000000000006",
      INIT_1F => X"FFFFFFFA000000000000000000000058000000EFFFFFFFAFE6FFFFFFFB000000",
      INIT_20 => X"006FFFFFFFEBD7FFFFFFF9000000000000000000000004000000AFFFFFFFABE7",
      INIT_21 => X"00000000000000003BFFFFFFEBD7FFFFFFEC0000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000003BFFFFFFEBDBFFFFFFE800000000000000",
      INIT_23 => X"FFEB9BFFFFFFE40000000000015555550000000000002BFFFFFFEBDBFFFFFFE8",
      INIT_24 => X"000000001BFFFFFFE79FFFFFFFE40000000000015555554000000000002BFFFF",
      INIT_25 => X"00015401154000000000001BFFFFFFE79FFFFFFFF00000000000015555554000",
      INIT_26 => X"FFFFF00000000000015401154000000000001BFFFFFFE79FFFFFFFF000000000",
      INIT_27 => X"1BFFFFFFEB9FFFFFFFF00554000000015555550000000015501BFFFFFFE79FFF",
      INIT_28 => X"55A0AA955515001BFFFFFFEB9FFFFFFFF00555555AAAA5555555AAAAA5555550",
      INIT_29 => X"54400001000000001100000015002BFFBFFFEB9FFFFFFFF00054555AAA055555",
      INIT_2A => X"E79BFFFDFFE40154555555055555555195555515002BFF2FFFE79FFFFFFFE400",
      INIT_2B => X"1015003BFEFDBFDB9BFFFBFFE80054400141000000005154000015003BFFD7FF",
      INIT_2C => X"000000010154441015006FFCBA5FDBDBFFEFFFE8005444555501004515515544",
      INIT_2D => X"7FFC015400010000000001010000001500AFFF5FFFDBDBF55FFFEC0054445551",
      INIT_2E => X"FFFD7F9FE7FFFFBFFA015444555500055551015544101500EFFFE6FF9FE7FBF5",
      INIT_2F => X"000000000002BFF6BFFF5FE6FFFFFFFB155455555555155569555554111514EF",
      INIT_30 => X"00000000000000000000000003BFFFFFFF6FF6FFFFFFFF000000000000000000",
      INIT_31 => X"F9FFFFFBFEC00000000000000000000000000006FFFFFFFF6FF6FFFFEFFE8000",
      INIT_32 => X"001BFF97FFFDBFFAFFFFF7FFA0000000000000000000000000000DFFEFFFFE7F",
      INIT_33 => X"000000000000000037FFFD7FF9BFFEBFFF4AFFB0000000000000000000000000",
      INIT_34 => X"FFFD00000000000000000000000000AFFFFFDFF5FFFEBFA5FEFFE80000000000",
      INIT_35 => X"EFE7FFFF5FFFFFFFFB00000000000000000000000001EFFFFFFBF6FFFF6FDFFE",
      INIT_36 => X"0100000EFFFFEBEFDBFFFF9FFFFFFFFE800000400000000000000000037FFABF",
      INIT_37 => X"014100000000000100002BFFFFFEBF9FFFFFEBFFFFDFFFE00000100000000000",
      INIT_38 => X"FAFFF5FFFFED0000004500000000400000AFFFBFFFFF6FFFFFEBFFFE2FFFB400",
      INIT_39 => X"FFDFFFFDBFFFFFFAFF4FFFFFFB4000050504000014400002AFFFAFFFFE6FFFFF",
      INIT_3A => X"05041400003BFFFFDFFFF5FFFFFFFEBFBFFF7FFEE00001160400144400000EBF",
      INIT_3B => X"FBFFF7400000140218000001EFFFEA9BFFE6FFFFFFFEAFFFFEEFFFA800000404",
      INIT_3C => X"FFFFFFFFEBFF55ABFFFDA0000000000000000EBFFFFFF5FFDBFFFFFFFFAFFFFF",
      INIT_3D => X"BFFFE7FFFFFE6FFFFFFFFFEAFF7FAFFFFF9E00000000000000BBFFFFFFFDFF5F",
      INIT_3E => X"9B9000000006FBFFFFF9FFFFFABFFFFFFFFFFAFFBFFFFFFFF5E000000000001B",
      INIT_3F => X"FFAFFBFFAFBFFFF9AE940016FEFFFFFFFDBFFFFAFFFFFFFFFFFEBFEAFFEBFFFF",
      INIT_40 => X"FFAFFFFFFFFFFFFFA7FFFFEFBFFFFFFAABFFEABFFFFFFFFF6FFFEBFFFFFFFFFF",
      INIT_41 => X"FFFFFFFAFFFFEFFEBFFFFFFFFFFFFFE5FFFFAEFFFFFFFFFFFFFFFFFFFFFFFFDB",
      INIT_42 => X"FBFFFEFFFFFFFFFFFFFFFDFFFFFFFAFFFFFFFFFFFFFFFA7FE6BAFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFF97FFEFFFFDFFFFFFFFFFFFFBFEFFFFFFABFFFFFFFFFFFFFFFE5FFF",
      INIT_44 => X"7FFFFABFFFFFFFFFFFFFFFFFE5BFEFFFAAFDFEBFFFFFFBFEFFBFFFFEAFFFFFFF",
      INIT_45 => X"FDFFDFFBEFFFFFBFFFAAFFFFFFFFFFFFFFFFFFFD6FFFFFF7FEFEBFDFFBFBFEFF",
      INIT_46 => X"FFFFE5BFFEDFFFB7FFDFFFAFFFBFBFFEAFFFFFFFFFFFFFFFFFFFFF57FFFFEBFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFD5BFFEFFFA7FFDFFFBFFFEBFFEABFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFEAAFFFFFFFFFFFFFFFFFFFFFFFFF95BFFFFF9FFFEFFEFFFFFFFEABFFFF",
      INIT_49 => X"54BFFFFFFFAFFFFFFFFEAAFFFFFFFFFFFFFFFFFFFFFFFFFFF55BFFFFBFFFEFFE",
      INIT_4A => X"FFFFFFFFFFFFFFF416FFFFFFFFFFFFFFAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF955AFFFFFFFFFFA56BFFFFFFFFFFFFFFFF",
      INIT_4C => X"5555555ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5556AFFFEAA556FFFF",
      INIT_4D => X"FFFFFFFFFFFFFFEAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE95",
      INIT_4E => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF24C4FBFFFEFFFFFFFFFFFFFFFFF",
      INIT_01 => X"78A76897833FFFBFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF5BE4E94E455DFBEFB",
      INIT_02 => X"FFFFBFFF9794DFFFFFFFF81045EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCAE40",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFEDE43FFFFFFAEBFFFBD6EBFEFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FBFFB4DBFFFFFFFFFFFFFFFFFFFFFFFFFA2C57FFFFFFEFFFFFFFE4C7FFFFFFFF",
      INIT_05 => X"D3FFFFFFFFFFFFFFC3F539FFFFFFFFFFFFFFFFFFFFFFFFEC27C7FFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFBF1BFFFF7FFFBFFFFFFFFFFB5BF6ABFFFFFFFFFFFFFFFFFFFFFFE09FF",
      INIT_07 => X"13FFFFFFFFFFFFFFFFFEBFAD9FFFFFFFEFFFFFFFFFFDA5EFF907FFFFFFFFFFFF",
      INIT_08 => X"FFFFFE3C68FFBFDAFFFFFFFFFFFFFFFFFFFBC9FBEFC617FFFFFFEFFFFA63BFFF",
      INIT_09 => X"3FFFFD8B3FEFFFFFFFF8BCD0FFFFFF26FFFFFFFFFFFFFFFAE73BFFFF5CB6FFFF",
      INIT_0A => X"FFFFFFFFFFFB0CFFFFFFF4C3FEFFFFFFEAFEE21FFFFE4FFBFFFFFFFFFFFFBFF7",
      INIT_0B => X"63EFFFFFF9EFFFFFFFFFFFFFFFEEBFFBFFFFF55FFFFFFEFFAFC59FFBFFDEBFFF",
      INIT_0C => X"FFFEBC317EFFFD00BEFFFFFBC2FFFFFFFFFFFFF74EFFEFFFEDFFFFFFFFFFAFE3",
      INIT_0D => X"FF49FFFFFFFDEBEFB50503E16AFFC1FFFFFFBEBBFFFFFFFFFFFFF97FFFFFFF37",
      INIT_0E => X"FFF6EFFFFFFFEFFEDFEFFFFFFEFFFE6F647C0CEF6FEEFEFFFFFFCBFFFFFFFFFB",
      INIT_0F => X"5CE72D4FFFDFFFFFFE1FFFFFFFFFBC27FFFFFFFFEFBCB1555A4435026FFFFFFF",
      INIT_10 => X"FFFF310C1AA55969B94F21FFFFFFFFEE0FFFFFFFFBF73EFFFFFFFFFA8A2FFE69",
      INIT_11 => X"FFFFFFDEFFEFFFEBFCF8A1459A5655A6B983BFBEFFFFFF4BFFFFFFFFFCAFFFFF",
      INIT_12 => X"31FFFBFFFBF66FBFFFFF3BFFFFFFFFEB31405155559A6A99A16FFFFFFFFEE5FF",
      INIT_13 => X"57A5ABAAAA55A92BFEEAFBFFFABBFFFFFF9FFFFFFFFF43668925A955AA6A95A4",
      INIT_14 => X"FFFFFEF39FDA88946A5A6AA9AAAAE86FFEFFFFFEEEFFFFF8AFFEFBFFFC019575",
      INIT_15 => X"8FFF0BFFFFCAFCEFFFFFCBEA546748155B5AAAAAA96ACBFD3C3FFEEFFFFFFEFC",
      INIT_16 => X"AAAAA5A6B9BEDEC7FE4BFEFFD8F4C3FFFF70A6419394959A56AAAAA5ABA0FFFB",
      INIT_17 => X"91A04B05995A555AA6AAAAB87FF5AAFFE5FEFF7799913FEFF599516A56695555",
      INIT_18 => X"FFDB339BFFFBE41456E6DC2992655A55AAA97BAFFBEFFBE0FEFF4F0BC17FFD6D",
      INIT_19 => X"FE75FF3AFFF2FFFF0B25333FF924515554EEABA6A56965A6AAB46BFD7AFFF7FF",
      INIT_1A => X"EDD315AEA5A4AAAF2FFF1EBEFA3FFD2FF5C9B6F4C1555549EACE5A152A566DAA",
      INIT_1B => X"EF71355545495A721D4A3FDAAAAAAA5BFF53FFFD5FF6EBF03CD74D5A55555940",
      INIT_1C => X"BFFC0FFB7FEFFFFDC4565A551547B3489A4D9A9EAAAA85BFCCFFFE7FF3BFF1F7",
      INIT_1D => X"B99DF965A4ADFFFFFFBFFDEFBFEFBF0A145A551A56DDD4858DFA57EAAA7B7FF3",
      INIT_1E => X"954AE619A56AA89948AAA9B90BFFFFFF27DFFEFFFFF29A115A941D5A94A6A90C",
      INIT_1F => X"FFFFFFEB9AA556956A666A99695A74A2AAAABB9BFFFFFF7FCCFFFFFFF8A6D55A",
      INIT_20 => X"BE03FFFFFFABA3FFFFFFF1996955656A96AB99AAA6EBC7AAAAB9FBFFFFFF7FDC",
      INIT_21 => X"F3AFF9ADA6AAEAB25BFFFFFFFBE3FFFFFFC1E9A95555965956695AA69E1AABEA",
      INIT_22 => X"AAA9569569967BFFDA99B9A9AAEAAF43FFFFFFC72BFFFFFFC8EAA955556458AF",
      INIT_23 => X"FFD04BFFFFFFE15AA55A5A9AA91AB2D5ABAAAAAAAA981FFFFFFFF23BFFFFFFD5",
      INIT_24 => X"EEAA6A6A4FFFFFFFEE87FFFFFF8556A96A5A96AE3BB72C66AAA6AA5A9BCFFFFF",
      INIT_25 => X"96AD2AEDF12A5AAAAAFAAA43FFFFFFFD0FFFFFFF8955A5AA5A66BA76772D6A99",
      INIT_26 => X"FFFFC4D7DFFEBEBA9E7428B0ACFFFF8FFABB6AFFFFFFFC87FBFFFE3A656456A6",
      INIT_27 => X"53FFFFFFFCC7FFFFFF863CBA500FD3A33BAA70776AF0F77ACE46FFFFFFFC87EF",
      INIT_28 => X"CCA78B6E231E5A7FFFFBFFDED7FFFFFF3AB7EB5DE7A1383F6D6552EDB768CFB9",
      INIT_29 => X"D381A8550B3BEFD2DC3943C4188D67FD6FFFF85FFFFAFF99A2A326E44B6C4B61",
      INIT_2A => X"F7BBEFBD7FC99DB8A1E1B5C37C2C56374764D65BDA2FFE5FFFDAE7FFFC3FAE48",
      INIT_2B => X"345F1FFBFDFD7FFB03FFFE3F94B8E3BDB080FF96BF1A274E70FA7B5F7BFCC9FF",
      INIT_2C => X"DBA034F47AF5B0E61E650FF8879FAB67FFEFFF809DE0A130301FCD67E9F75A15",
      INIT_2D => X"7FDD5AE2293344C8B13CB56DC8A7BFEF190FECF7FF23CFD4DBBFFCDDF5B4FC34",
      INIT_2E => X"FFA4FECFF3F3FF1FE365B570B0E9C35D8A4D3AF0EA4A15870FFFE9EFE7E3FBF9",
      INIT_2F => X"9F4FBCC00377BBF7AFBFFFF1FFFBFFE69F6B5CFC8D14DDF8572C979CD496C4CF",
      INIT_30 => X"DEEAB6BCFBE02F6EAEEFEAEC817FDFFFFC7FEFFFFFFFFEFF31FCA2E3F370C323",
      INIT_31 => X"FEEFFFE7FF4E6E5AB9999BF9B7BAEAAE9ABA67A7BFFFFFFCBFE0FFFF63FF2AFA",
      INIT_32 => X"996AFFA1AFFA3FF72BFFEBFEA6665AAEA966FAAABEAA9AAABAAB76FF8FEFBC0F",
      INIT_33 => X"AAAAEAAAA9AB66A73BEFB6EFF6BFF7EEFCC1FFC78E96AA97AAFAAAABFA9A77EB",
      INIT_34 => X"FFB7F6AA9ABAFFAAAAA96AB6AE9EA762FDFBF3F63FFC4F0AFAFFE7EDA59ABA5A",
      INIT_35 => X"F7EBEFFF8FCAFF6FE0DEBAAA6DA7AAAAA96EBADD6EAA0BF2FFF3FDEFFE8F36BE",
      INIT_36 => X"CFEEABDCFFFE932F6FFFFFB3FFFFDBF91EFEA577FE96AAA5A5EAB643337FF07A",
      INIT_37 => X"E4236DAAAFAAD941B6AF74FFDFF97FE6FFFF3BFFFF6BFC8ABAA901A7A5BFBA94",
      INIT_38 => X"C3FEE5EFFFFCEB86F02878E9DBA62FD9AA5BFFEFFBFDCFFFFBC0FFEF3FFF9BAB",
      INIT_39 => X"EF6DEFF8AFFFFFFA7FC7FFFFF2FAEA055881EB8327E82AE59FF92FFFFEDFFFFF",
      INIT_3A => X"B9AA41A6EDA0FFD9D3BFF73FFFFFF52FBFBFBFFC9F9EFA1845E5846ADA7A7A7F",
      INIT_3B => X"EFFFEB86BBDA8E3F3706A98C3BFFF636FFF8FFFFFFFACFFEFF1FBEE4786CC7B3",
      INIT_3C => X"FFFEFFFFCFFB8B4EFFEB4CB9AA5EB8D3AE5ACD7FFFFFB5AF16BFFFFFFF4FFFEF",
      INIT_3D => X"3FFFCBFFFCFFDBFFFFFFEFD1FA3E3FFFBF94CB9BE2E286A5AE72FFE8FFFE7FE3",
      INIT_3E => X"5560595650002BFFFF60FFFFA4BBFFFFFFFFEEEABFFFFFFEFC33EEFBAEEBB5E4",
      INIT_3F => X"BCF7EFFF3D3FFBF7CDA8284B4E0FFFFFFFEFBF83FFFFFFFFFFB5FBF9FFEFFFFE",
      INIT_40 => X"FF5AABFFFFFFFFFFBBEFFFED0BFFFFC71CD47C56EFFFFFF7FFFFFCFFFFFFFFFF",
      INIT_41 => X"BFFFFFC8FEEFD3B25EFFFFFFFFFFFFE4BBEDEE7FAFBFFFFC9F9FFFBEFCFBFFDD",
      INIT_42 => X"F7FEFB5FEFFFFFFFFFF6F6BFBFCEDABAEFFFFFFFFFFFE8BFAC7EFF47FFFFFFFF",
      INIT_43 => X"FFFFFFFFBBBAFF73FDB6F0FBEFFBFFFE6FFB3BFFFEB7FFBFFFFFFFFFFFFD86FA",
      INIT_44 => X"EFFFD85FFFFFFFFFFFFFFFEFD47BEFFD68BF2E3D27C6F2FCFAEFFFF813FBFFFF",
      INIT_45 => X"32FF3FFBF1FDBFEFFFC0FFFFFFFFFFFFFFFFFFF4CFFFC6F7BFEAFB2FEBEAFFFF",
      INIT_46 => X"FFEFEC3FFBF7BFB8BB0FFEDEFE2A7FFAD2FFFFFFFFFFFFFFFFFFFC7CFFEFFAFC",
      INIT_47 => X"FEAFFBFFFFFFFFFFFFFDF3FF96FF27FFDFFFBFFFEFFBE7DFFFFE6FFFFFFFEFFF",
      INIT_48 => X"BABEFFC21FFBDA5656AAFFFFFFFFFFAFFF90EFF7FFEEE79FF15EFFFFFE6DFFEE",
      INIT_49 => X"2D3AFFFFEED7FEFBFFB980BEFF906AA6AAFFFFFFFFFFFFFFCFF3FFFF0BFE6FE4",
      INIT_4A => X"FFFFFFFFFFFFFFDD98FBFFFFFFFFFFFE559FFFFFEABE6AABFFFFFFFFFFBFBFF9",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBBA9AFFFFFFFFACFCCFFFFFFFFFFFFFFFF",
      INIT_4C => X"A01795552FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFA3D51EEC0C19B12EEFF",
      INIT_4D => X"FFFFFFFFFFFFEEB26B307BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFA56",
      INIT_4E => X"00000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFF03FFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFBFFFFFFFFFFFFFF7FE",
      INITP_0C => X"F7FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFFFFBFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFBFFFFFFFEFFFFFFFFFFFFFFFF7FFFFFFFEFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFEEDCDBCBCACABACACCDDDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"8B5917070707F6F6E6E6E6D6D5C5C5B5C5E6286ABCFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"5A6A8B9C9C9C9C8B8B6A4918E6C5C5D5D5E6076ADEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEE9B59483828281839",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFEE9C5A07D6D6E6F75AEEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEAC6A6969496AACDDFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFAC38E6E6F617ACFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFDD9B8A7A6AACDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFAC28F607079BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFCD9BAB8BBCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFDE49070727ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"AC9BCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDAC",
      INIT_16 => X"FFCEDFFFFFFFFF6A071728DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FF7BDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEACABBCDDFFFFFF",
      INIT_19 => X"FFFFFFFFFF4917177AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60739",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC9BABDDFFFFFFFFFFFFCDACFF",
      INIT_1C => X"FFFFDD382828DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7AEEFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDD8A9BBCFFFFFFFFFFFFFFFFFF59FFFFFFFFFF",
      INIT_1F => X"7B2828ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFF7AD5177A8AACFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFAB9B9BEEFFFFFFFFFFFFFFFFFFFF8B6AFFBD5AFFFFFFFFFF",
      INIT_22 => X"59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFF9C6BFFFF7A59AB48EEFFFFFFFFEFFFFFFFFFEE3838",
      INIT_24 => X"FFFFFF7A8BABFFFFFFFFFFFFFFFFFFFF6A8B7A07E607DEFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFF8C7BFFFFEE06DD49CDFFFFFFFFFFFFFFFFFFFFFF593949FFFF",
      INIT_27 => X"BDFFFFFFFFFFFFEFFFFFFFFFEEFFEEF6D6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD6A7A",
      INIT_29 => X"FFFFFFFF8B8BFFFF3817EE9B6BDEFFFFFFFFFFFFFFFFFFFF8B4938FEFFFFFFFF",
      INIT_2A => X"FFFFEFFFFFFFFFFFFFFFCDF79B18DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD5A7ADEFFFFFFFF",
      INIT_2C => X"FF4959FFFF496ABDDEDEFFFFFFFFFFFFFFFFFFFFFFAC4859DEFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFF17BCFFFF9C9CBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC597AFEFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"EEFF7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD4949EEFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFACD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08E6",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF9C496AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD596AFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFEFCEBDBECEEFFFFFFFFFFFFFFFFFFFFF9C18498BEE",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFAC495AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1749FF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFCD597AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFECC8A6969799ABBAB9B9A7948484859BCFFFFFFFFFFFFFFFFEEFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFCD3949FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5928FFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFBD7A8AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FBD997866554545576A8D9FCFDEC79387BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"3849EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECDFFFFFFFFFFEEAC7ABBFDFC",
      INIT_3B => X"FFFFFFFFFFFFAC7A9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_3C => X"5252525242322202E20388FCFE8A59DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBBFCFEEB66131222324242",
      INIT_3E => X"FFFFFF9B9BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3949CDFFFF",
      INIT_3F => X"52524243322222110297FDDC49CEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFCDCCFEFC9531425252525262626262726252",
      INIT_41 => X"9B9BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59489CFFFFFFFFFFFFFF",
      INIT_42 => X"525252424222E135FECC5AFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFECBFFFB3432719282828272727262627272626262625242",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B486AFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"42423212E156FF9AACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE8B9BFF",
      INIT_46 => X"FFFFFFACFDFC5342728292929282828282827272727262626262625252524242",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFEE2838FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"3212E2CAFE7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC9BCDFFFFFFFF",
      INIT_49 => X"973172A292929292928282928272727272726262626262625252424242425242",
      INIT_4A => X"FFFFFFFFFFFFFFFF4938CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEABFE",
      INIT_4B => X"45FE9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BABFFFFFFFFFFFFFFFF",
      INIT_4C => X"A292929292928272727272727272626252526262525252424242424232322202",
      INIT_4D => X"FFFFFF9B386AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDCCFD42629292A2",
      INIT_4E => X"EEFFFFFFFFFFCD07FFFFFFFFFFFFFFFFFFFFFE9BACFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"9292828272727272727272625252525252525252424242423242322202F2FEAB",
      INIT_50 => X"48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFACFDFB3282A2A2A2A292A29282",
      INIT_51 => X"FFFFFF186AFFFFFFFFFFFFFFFFFFFFAC9BFEFFFFFFFFFFFFFFFFFFFFFFFFFF28",
      INIT_52 => X"8282827272726262626252525252525242424232324242323212D1FDDDDEFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFDE83182A291A2A2A2A292928292929282",
      INIT_54 => X"8BDDFF7BC6FF28CDFFFFFFFFABBCFFFFFFFFFFFFFFFFFFFFFFFF7A389BFFFFCE",
      INIT_55 => X"7272626262625252525252524242423232323232323222D1FCDDEEFFFFFFFFEF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFF8BFDB7519292A2A2A2A292A2A292A29282A29282828272",
      INIT_57 => X"285A597AFFFFFFFFCDACEEFFFFFFFFFFFFFFFFFFFFFF2748FFFFFF7B6AFFFFFF",
      INIT_58 => X"6262625252525242424232323232424232322222D1FCDDFFFFFFFFFFFF59FFD5",
      INIT_59 => X"FFFFFFFFACECD85282A292A2A2B2A2B2A2A29281929282829282727272726262",
      INIT_5A => X"FFFFFFFFFFACACFFFFFFFFFFFFFFFFFFFF6A38CDDDFF8BEE59F77BCDFFFFFFFF",
      INIT_5B => X"5252524242423232323242323232322212D1FEBCFFFFFFFFFFEE1738FF5AACFF",
      INIT_5C => X"AAFA3192A2A2A2A2A2B2B2B2A292929292928282727272727272626262626262",
      INIT_5D => X"FFBCACFFFFFFFFFFFFFFFFFFFF1728FF6A8B9B7A48AC39189CFFFFFFFFFFFFCD",
      INIT_5E => X"4242424242323232323232322212E2FFBCFFFFFFFFFF4928FF499BFFFFFFFFFF",
      INIT_5F => X"A2A292A2A2A2A2A2929362938292826263637272728272626262626262525252",
      INIT_60 => X"FFFFFFFFFFFFFFFF8B28ACFFBDEE8A5816F6FFCD7BDEFFFFFFFFFF69FD1192A2",
      INIT_61 => X"423232323232323222220245FEDDFFFFFFFFFFD5FF59FFFFFFFFFFFFFFFEACBD",
      INIT_62 => X"A2A2A2A2A2A3F7A4827262B6C784627282726272626262626252525242424242",
      INIT_63 => X"FFFFFFFF2728FFEE5ACC7A8AE5DD59FFFFFFFFFFFFFF59FE327292A2A2B2A2A2",
      INIT_64 => X"32323232222212E2DBBBFFFFFFFFFF5A9CFFFFFFFFFFFFFFFFFFAC9BFFFFFFFF",
      INIT_65 => X"A29282A49485FAFA846272726262627252525262625252425252424242422232",
      INIT_66 => X"288BFFFFBDAC5917AC5928BCBDFFFFFFFFBCFC765292A292A2A2A2A2A2A2A2A2",
      INIT_67 => X"22322212E2FE9BFFFFFFFFFF08FFFFFFFFFFFFFFFFFFDE9BDDFFFFFFEFFFFFBC",
      INIT_68 => X"4296EA6552627262528452423274736252524242425242424242322232323222",
      INIT_69 => X"FFFFCDE6FEDEDD7AEEFFBDFFFF58FC328292929292A2A2A2A2A2A2A2A2929272",
      INIT_6A => X"F277DCEEFFFFFFFF8C9CFFFFFFFFFFEFFFFFFF9B9CFFFFFFFFFFFF4928EEFFFF",
      INIT_6B => X"82827273D6854465FBB752525242424242424242423222333232222232322222",
      INIT_6C => X"08FF7A8B9B397BFF8BFE32628292829292A2A2A2A2A29292A292928272625363",
      INIT_6D => X"FFFFFFFFEF5ADEFFFFFFFFFFFFFFFFAC9BFFFFFFFFFFFF1738FFFFFFFFFF5AD6",
      INIT_6E => X"533254FA86125252533232323232424242422222323222223232222222D1FE7A",
      INIT_6F => X"FFFFFFFF59EA42828292828292A29292A2A29292A29282829292829383724294",
      INIT_70 => X"FFBD6A8CFFFFFFFFFFFFFFCD9BDDFFFFFFFFBD278BFFFFFFFFFFBDCDFFFFEEFF",
      INIT_71 => X"846352421244221233333232422232222222323232322222320257CCEEFFFFFF",
      INIT_72 => X"FD236282828282929292829292A2929292928282929272939484FA9542635253",
      INIT_73 => X"FFFFFFFFFFFFFFFF9BACFFFFFFFF5917DEFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B",
      INIT_74 => X"A66543D8C72232423232222222223232323232323222C1FE8BFFFFFFFFFFFFFF",
      INIT_75 => X"82829282928282829292929292928282929282725253A6435262625262525263",
      INIT_76 => X"FFFFFFFFAB9AFFFFFFFF1728FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58FB327292",
      INIT_77 => X"32424232423242222222323232323232222202A98AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"92828282828292929292827272828282726252636272727262525252423285F9",
      INIT_79 => X"BC8AFFFFFFDE177AFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDEC6462727272829292",
      INIT_7A => X"53221154222232323232323222222203FEBDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"8282929292828272828272827282726262726262525252526252321242324242",
      INIT_7C => X"FF9C17BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF59FE217262728282829282828282",
      INIT_7D => X"2222222232323222222222E1FD6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD8ADDFF",
      INIT_7E => X"828272727272727272726262626262625252525252524232324232435454FA44",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF69B932627272727282828282828282828282",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[14]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[15]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFF7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INITP_03 => X"FFFFFFFFFFFFFFFDFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFD7F7FFFFFFFFFFEFFFFFFFDFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"F7F7FEFFFFFFFFEFFFFFFFFFFF7F7FDFFFFEFFFFFFFFFFFFFFF7F7F7FFFFFFFF",
      INITP_06 => X"7FFFED7FFBDF2A77FFFBFFFF3FEFFFFFFFFDFFFF7FFEF7FFFFFEFEFFFFFFFFFF",
      INITP_07 => X"FFFFCDFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFEFFDFFFFE",
      INITP_08 => X"FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF23",
      INITP_09 => X"FFFFFFFF7FE7FFFFFBFDFFFFFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFBFFFFF",
      INITP_0A => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBFFFFDFFEFFFFF",
      INITP_0B => X"FFFFFFFFFF7FFFFFFFFFFBFDFFFFFFFFDFFBFFFFFFFFFFFFBFFFFFFFFFFFDFFF",
      INITP_0C => X"FBFFFFFFFBFFFBFF7FFFFFFDFFFFFFFFFFDFFF7FFBFFFFBFEFFFFFFFFFFF7FFF",
      INITP_0D => X"FFFBFFFFFFFDFFFBFFFFFFFFFFFEFFEFF7FFEFFFBFFFFFFFFFFFDFFFEFEEFFBF",
      INITP_0E => X"FFDFFFFFFFFFFFFFFF3FFFFFCFFFFEFFFFFFFF8FFFCFFFFFFF7FFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC7FF3FFFFFFFFFFFFFFFFFFFE7FFFE7",
      INIT_00 => X"2222322222222202A979FFFFFFFFFFFFFFFFFFFFFFFFFFFFEE8ABCFFFF6A17EF",
      INIT_01 => X"7272727272726262626262526252525252524242423232322213550222322222",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFDDDC454262727272727282828282828282828282828282",
      INIT_03 => X"2222220225DCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A9BFFFF2818FFFFFFFFFF",
      INIT_04 => X"7262626252526252625242424242424242323232222222223232222222223232",
      INIT_05 => X"FFFFFFFFFF8BFEF2426272726272727282828282827282827272727272728272",
      INIT_06 => X"E2FE9BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A7AFFFF1739FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"4232434242424232424242423232323242423232323222222222323222222302",
      INIT_08 => X"FF59FC0252627262626272728282727272727272727272727272726262525252",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF8B6AFFFF176AFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"23232222323242423232323232323222323222222222323232222212E2FD7AFF",
      INIT_0B => X"5262626262627272727272727272727262727272726262524232332313131323",
      INIT_0C => X"FFFFFFFFFFFFFFFFFF9B6AFFEE178BFFFFFFFFFFFFFFFFFFFFFFFFFFFF69C922",
      INIT_0D => X"643242423232323222323232323222222222323232222213E2EB69FFFFFFFFFF",
      INIT_0E => X"6262727272726262727272726262726262525285866666564646575777676676",
      INIT_0F => X"FFFFFFFFFFAC6AFFDD28ACFFFFFFFFFFFFFFFFFFFFFFFFFFFF8A974262626262",
      INIT_10 => X"3232423232222222222222223232222232322222F1BA69FFFFFFFFFFFFFFFFFF",
      INIT_11 => X"726262627272627272726262625232A788574736263637474858689976223232",
      INIT_12 => X"FFAC69FEBC28BDFFFFFFFFFFFFFFFFFFFFFFFFFFCEBC65526262626252626272",
      INIT_13 => X"32223222222222223232222232323222028869FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"7272626262726262625212876837372636464747585848796622323232324232",
      INIT_15 => X"BC28CDFFFFFFFFFFFFFFFFFFFFFFFFFFBDED3352626262625252627272626262",
      INIT_16 => X"22322222222232323232222212777AFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC69FE",
      INIT_17 => X"62626262625222875837460334130335F3785979662232323232323232222222",
      INIT_18 => X"FFFFEFFFFFFFFFFFFFFFFFFFADFD125262626262627262626262627262626262",
      INIT_19 => X"020202120212222212668AFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC69FEAB28DEFF",
      INIT_1A => X"5253127758373614352424561478598A76122223222222222212121212231212",
      INIT_1B => X"FFFFFFFFFFFFFFFFACFE12426242323232224242425252524252525242525252",
      INIT_1C => X"3636122212778AFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC69FEAB28DEFFFFFFFFFF",
      INIT_1D => X"38271615262626474768598A25F2E2F2E2F2F2F2F2F2F3F3F2F2F32404462626",
      INIT_1E => X"FFFFFFFF9CFE125252325637364646142413132313132222120213122212F336",
      INIT_1F => X"02777AFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC59FEAB28DEFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"2737475858687989BAEBFCFCFCFCFBFBDAB9A998887767574616160616351222",
      INIT_21 => X"ADFD1252522236061616264667678798A8C9EAFAFBFCFCFBFBE9986848271626",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFEFFFFFAC59FEAB38DEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"888998BACAFBF345FCFCFBDACAA9888868675735E336161604133232027769FF",
      INIT_24 => X"52321425263656F26757788898B9DAFBFBFCDBFB1344B8785747363647576868",
      INIT_25 => X"9CFFFFFFFFFFFFFFFF9B59FFAC28CDFFFFFFFFFFFFFFFFFFFFFFFFFFCDFD2342",
      INIT_26 => X"2546345646352525252515040415F415F346162724233222F2A949FFFFFFFFFF",
      INIT_27 => X"3626551235050515253535465646364634553424150404040404141414252535",
      INIT_28 => X"FFFFFFFFFF7B49FFBC28BDFFFFFFFFFFFFFFFFDEEFFFFFFFEEDC444242432335",
      INIT_29 => X"DABAA9989877676746364625E336062613332222F2EB48FFFFFFFF9C948BFFFF",
      INIT_2A => X"6656677787A8A9B9C9D9A9B93365775646353536465666676767888899B93465",
      INIT_2B => X"FF7A49FFCD38ACFFFFFFFFFFFFFFFFF7BDFFFFFFFFAB76224232333526364503",
      INIT_2C => X"3524251514140414E346162614232212E2FC59FFFFFFFFEFFF18E6FFFFFFFFFF",
      INIT_2D => X"4555565676665666335434242414142424343434353535353666346556463535",
      INIT_2E => X"DE399CFFFFFFFFFFFFFF38FFCEFFFFFFFF8AB91242422325262646F245343445",
      INIT_2F => X"15351425F336161614232222D1FD8BFFFFFFFF9CFFFFBCC57BFFFFFFFF5949FF",
      INIT_30 => X"6697667644545454443444345544555544765587558644756656773567254615",
      INIT_31 => X"FFDEFFFFFF49FFFFFFFFFFFFFF7AFCF242422325262646F355346645776566A8",
      INIT_32 => X"F33616161433221225CCCDFFFFFFFF848BDEBC7AC518FFFFFF596AFFFF288BFF",
      INIT_33 => X"4354223233123403340203240254F25502125475656587356624461514351424",
      INIT_34 => X"A4F7ACFFDEFFFFFFFFABFDE2424223252626460355446645866565B866A75576",
      INIT_35 => X"142332029959FFFFFFFFCDFF17D5EEFFFFFFFFFFEE599CFFFF2949FFFFEF1808",
      INIT_36 => X"4312240325F304150334F26512335465F1F244F234F224F2F2230223F2462626",
      INIT_37 => X"D6FFFFFFFFDDFD142222232516165602340234F25502E265F255022343543243",
      INIT_38 => X"FD39FFFFFFFFFFFFFFACC58BFFFFFFFFCC59BDFFFF3939FFFFFF18CDFFCD28B5",
      INIT_39 => X"67787888A9B902650212446575859765754455343455233403462626241312F1",
      INIT_3A => X"FFFF9B88022213351636660265447655867566A865A775653344123233137677",
      INIT_3B => X"FFFFACFFFFDEBDB5E6FFFFFFAB49EEFFFF6A49FEFFFFEFFFFFFFFFFF5ABDFFFF",
      INIT_3C => X"A9DAC9B7A7A7B8C98686A77586556545344534351456465634454414FD9CFFFF",
      INIT_3D => X"135444554656764476558676B79696D986C875867676555544666677878798A9",
      INIT_3E => X"7B9CCDFFFFFFFFFF6948FFFFFFAC49CDFFFFFFFFFFFFFFFFFFEEFFFFFFFF8BFD",
      INIT_3F => X"022302022323121212120203021303030303F3F20302E28859FFFFFFFFEE186A",
      INIT_40 => X"030213231212122312222322221233221212130213020303F2F303F2F3F20312",
      INIT_41 => X"FFFFFFFF598AFFEFFFDE48ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFE03021212",
      INIT_42 => X"221222223222221222222222222212132213C2FE49FFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"3232322232323232223222323232222322222222221223131312222212222222",
      INIT_44 => X"59BCFFFFFFFF496AFFFFFFFFFFFFFFFFDE28EFFFFFFFFF9BBAF2122232221222",
      INIT_45 => X"323232222222223232322222220236ABCDFFFFFFFFEEFFFFFFFFFFFFFFFFFFBD",
      INIT_46 => X"3232323232324232423232322222323232321222222222223222323232222222",
      INIT_47 => X"FFFF7A59FEFFFFFFFFFFFFFFFFFF5AFFFFFFFFBCFFD222323232323232423232",
      INIT_48 => X"222222223232323222E1FE28FFFFFFFFFF29FFFFFFFFFFFFFFFFFF7B49FFFFFF",
      INIT_49 => X"3232323232323232222222323222222222322222222222323232222232323222",
      INIT_4A => X"CDFFFFFFFFFFFFFFFFFF07FFFFFFFFFFCC99F232323222323232323222323232",
      INIT_4B => X"223232220256ABBDFFFFFFFF7BF7C6ADFFFFFFFFFFFFFF495AFFFFFFFFFFBD59",
      INIT_4C => X"3232323222222222223222222222222222222232323232322232223232222222",
      INIT_4D => X"FFFFFFBD07B55A9CFFFFFFFFBCFFE21232223232323232322222322232323232",
      INIT_4E => X"C2FE48FFFFFFFFFFFFFFDED6E6EEFFFFFFFFCD59ACFFFFFFFFFFFF597AFFFFFF",
      INIT_4F => X"2222222222222222322232322222222222223232322222322232222232323222",
      INIT_50 => X"ACFFFF39FFFFFFFFFFCCDBD12222322232323232222222222232223222222222",
      INIT_51 => X"FFFFFFFFFFFFFFFFACB4FFFFFFFF6A59FFFFFFFFFFFFFF7B6AFFFFFF7C6BC507",
      INIT_52 => X"222222222222323222223222222222322222222232323222323232F1AA69FFFF",
      INIT_53 => X"FFFFFFFFFFEDFF04022222322232323232222222222222222222222222222222",
      INIT_54 => X"FFFFFFFFFFAC6BFFFFEE697AFFFFFFFFFFFFFFCD6ABDFFFFCE07FFFFFFFFEE39",
      INIT_55 => X"222232323232322222222222222232223232322212221224FE7BFFFFFFFFDEAC",
      INIT_56 => X"FFFFACFFD1123222222222223232322212223222222222323232323222222222",
      INIT_57 => X"FF8BDEFFFF9B59EDFFFFFFFFFFFFFFFF7A7BFFFFFFDEFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"323222122212333322322232324312222302D2FE38FFFFFFFFFF7B5A5AFFFFFF",
      INIT_59 => X"FCD1222222222222323222126512123222223222323232322222222222223232",
      INIT_5A => X"FF5969FFFFFFFFFFFFFFFFFFBC7ADEFFFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFBC",
      INIT_5B => X"1234F265122232323232222222C1FD49FFFFFFFFFFFFFFFFFF397BFFDE39FFFF",
      INIT_5C => X"2222222222222223244513122222223232323232222222222232222232322223",
      INIT_5D => X"FFFFFFFFFFFFFFFFFF8A9BFFFFFFFFFFFFFFFFFFFFC5FFFFFFFFFFEEED99F132",
      INIT_5E => X"2322223232223222D1FB7ACEFFFFFFFFFFBDFFFFFFFFEE5A7BFFFFFFAB69CDFF",
      INIT_5F => X"2222335545340354332212123232222222222222223222223222224413031445",
      INIT_60 => X"FFFFFFFFFFAC9BEEFFFFFFFFFFFFFF6AA5ACACFFFFFFFFFFACFE660122222222",
      INIT_61 => X"322222E1DBABBCFFFFFFFFFF38ACFFFFFFFFFFFFFFFFFFFF696AFFFFFFFFFFFF",
      INIT_62 => X"1202142566F255551222021322223232322232322212121255F2342323333232",
      INIT_63 => X"FFFF9BABFFFFFFFFFFEED618FFFFFFFFFFFFFFFFFF8AFE46F132222212232323",
      INIT_64 => X"ABACFFFFFFFFEFCE4959FFFFFFFFFFFFFFFFFF9B69CDFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"F32466A84312980312222222221212223465650244230244131222322212D1EB",
      INIT_66 => X"EEFFFFDE18A5CDFFFFFFFFFFFFFFFFFFFFFF6AFE66E112222212123333235625",
      INIT_67 => X"FFFFFFFFFFC5FFFFFFFFFFFFFFFFFE6A7AFFFFFFFFFFFFFFFFFFFFFFFFFFCCAB",
      INIT_68 => X"123397F22212441302B8A7F2662476F2234422221222222202D1FD9BACFFFFFF",
      INIT_69 => X"5AFFFFFFFFFFFFEE07FFFFFFFFFFFF6AFD99D1222222323232222445034566EA",
      INIT_6A => X"FFE6FFFFFFFFFFFFFFFF7A69DEFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BACFFFFFF",
      INIT_6B => X"123355A8F223C8441387451312222232322212F203FE6ABEFFFFFFFFFFBDBDFF",
      INIT_6C => X"FFFFFF8BFF6ADEFFFFFFFFFF7AABFCE20222322222220203122376E122438612",
      INIT_6D => X"FFFFFFFFFFBC7AACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDABCDFFFFFFDEFFFF",
      INIT_6E => X"0254FA1223231222223232323212E188FF79FFFFFFFFFFFFEE596A6A7BF649FF",
      INIT_6F => X"FFFF59FFFFFFFFFFFFBC48FE25E21232323222222212333322758512231213C8",
      INIT_70 => X"FF6A6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBCACEEFFFFFFFFFFFFCDEEFF",
      INIT_71 => X"2232323222222212F124FDEC9BFFFFFFFFFFFFFFFFFFFFFFFFFF0728ACFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFF17DCECF2F21222222232322222121222121212441322120222",
      INIT_73 => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFEAC9BFFFFFFFFFF28D6B5E65A6A7AFF",
      INIT_74 => X"2212D1F3DCFE8BFEFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFF7ADFFFFFF8A8ADEFF",
      INIT_75 => X"FFFFFFFF8B17FEAAE2F222323232222222222312222212222233222232322222",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCDACBCFFFFFFFF08FFFFBD6B7BFFFFFFFFFFFF",
      INIT_77 => X"ACCDFFFFFFFFFFFFFF9CF6FFFFFFFFFFFFFFFFCEFFFFFF8B8ABCFFFFFFFFFFFF",
      INIT_78 => X"FFFF2828FEDA14E1F1221212221212222232323222222232222202F2D135FCFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFABABDDFFFFFF39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFF7B18FFFFFFFFFFFFFFFFFFFFBD7B8BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"5927CCFE9914D2E2F20212122232322212120202E2C246AAFFFECCEDFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFF9B7AFEFFFFFF395A7BFFFFFFFFFF7B6ACDFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFF2849FFFFFFFFFFFFFFFFEE7B6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"48CCFDFCB97735240302F203245687C9FDFFFDCCBDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFEE7A7AFFFFFFFF8BFFFFFFFFFFBD59FFFF9CFFFFFFFFFFFFFFFFFF8C28",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[14]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[15]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"8FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF9FFFBFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFF83FFFFFFF",
      INITP_07 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E68BFFFFFFFFFFFFEE7A7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"597AABDDEDFEFEFEEDDCBBBCACCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"CD7A6AFFFFFFFFFFFFFFFFFFCDBCFFFF7BCEFFFFFFFFFFFFFFFFFFFFFFCD7A58",
      INIT_03 => X"FFFFFFEE7B7BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"ADADBDBDDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFB56ADE",
      INIT_05 => X"FFFFFFFFFFFFFFFFBC49FF6ADEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECE",
      INIT_06 => X"7BDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC6A6A",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEF5ABDFFFFFFFFFFFFFFFFFF7BBDFFFFFFFF8B",
      INIT_08 => X"FF7B38399CFF9BACFFFFFFFF9CADADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B6A59FFFFFF",
      INIT_0A => X"FFFFFFFFFFFFEFDEFFFFFF49FFFFFFFFFFFFFFFFFFEFFFFFFFEE8B8BEEFFFFFF",
      INIT_0B => X"FFEE6AFFFFFFFFFFFFFFFF499CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B5939FFFFFFFFEEFF",
      INIT_0D => X"FFFF8BFFFFFFFF59DEFFFFFFFFFFFFFFFFFFFFFFEDAB7BEEFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFDEFFFF28FFFFEFADDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B3828EEFFFFFFFFCD59FFFF",
      INIT_10 => X"FFFFFFCD59FFFFFFFFFFFFFFFFFFFFCDBC9BFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"BDCD8BACFFFFFF18EFFFFF8B8CCDFFFFEFFFFFFFFFDFCEFFFFFF8BFEFFFFFFAD",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC2828ACFFFFFFFF9CFFFFFFFFFFBD",
      INIT_13 => X"07FFFFFFFFFFFFFFFFFFBCACACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFF7BFFFFFF7A28FFFFFFBD07EEFFFFDE9CFFFFDD9BFFFFFFFF9CFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFCD28275AFFFFFFFFFFFFFFFFFFFFFFFF28FF",
      INIT_16 => X"FFFFFFFFEDACBCBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"ADFFFFC5FFFFFFFFFF28FFFFFFFFACFFFF7AFFDEFFFFFFEFBDFFFFFF49EEFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFF282717CEFFFFFFFFFFDECDFFFFAC8BFFFFFFFFBE",
      INIT_19 => X"ABBCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFF29FFFFFFFFACFFACBDFFBDFFFFFFFF8CFFFFBD5AFFFFFFFFFFFFBC",
      INIT_1B => X"FFFFFFFFFFFFFFFFFF7AF6075AFFFFFFFFFFCE9CFE38FFFFFFFFFFFF5AFFE6BD",
      INIT_1C => X"FFFFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"EE39FFFFFFFFACFF6AFFFFCDFFFFFFFFFF9C8BCDFFFFFFFFFFCD9BABCCFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFDD07F6F69CFFFFFFFFFFDE7BFFFFFFFFFFFF6B8B28FFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFDE8BEEFFFFBDFFFFFFFFFFFFFFFFFFFFFFDD9B9B9BEEFFFFFFFFFFFFFFEF",
      INIT_21 => X"FFFFFFFF6AE6F617BCFFFFFFFFFFFFFFFFFFFFFF6AC5FFFFFFFFFFFFEE39FFFF",
      INIT_22 => X"EFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFCDCEFFFFFFFFFFFFFFFFBD7B9B8BDDFFFFFFFFFFFFFFEFDEFFEFEFEFEF",
      INIT_24 => X"FFFF48E5D5F69CFFFFFFFFFFFFFFFFFF8CADFFFFFFFFFFFFDE49FFFFFFFFFF7B",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFEBC8A8B8BCDFFFFFFFFFFFFFFFFFFEFEFEFEFFFFFFFFFFFFFFF",
      INIT_27 => X"18C5D5C55AFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF8B5ADEFFFFFFFFDEFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE",
      INIT_29 => X"AC6A7A8A8ADDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"C5C5077BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE38C5",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"C5F659ACFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBC7B5959596AABEE",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BE6C5C5",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"E6E618497A8BBCCDCDDECECECDAD9C8B6A49383839495A8BDDFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE8B18D5D5E6",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"F6F6070707070717172828282828498BBDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD6A39F7E6E6",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"9B9B9BABACCCDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEDDBCAC9B",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[14]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[15]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[14]\(7 downto 0) => \douta[14]\(7 downto 0),
      \douta[15]\(0) => \douta[15]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[14]\(7 downto 0) => \douta[14]\(7 downto 0),
      \douta[15]\(0) => \douta[15]\(0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[14]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[14]\(7 downto 0) => \douta[14]\(7 downto 0),
      \douta[15]\(0) => \douta[15]\(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_0_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[5].ram.r_n_7\,
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(15 downto 7),
      ena => ena
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(2 downto 1),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(4 downto 3),
      ena => ena
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(6 downto 5),
      ena => ena
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[14]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[14]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[14]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[14]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[14]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[14]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[14]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[14]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[15]\(0) => \ramloop[4].ram.r_n_8\,
      ena_array(0) => ena_array(0)
    );
\ramloop[5].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      \douta[14]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[14]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[14]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[14]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[14]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[14]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[14]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[14]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[15]\(0) => \ramloop[5].ram.r_n_8\,
      ena_array(0) => ena_array(1)
    );
\ramloop[6].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena_array(0) => ena_array(2)
    );
\ramloop[7].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[14]\(7) => \ramloop[7].ram.r_n_0\,
      \douta[14]\(6) => \ramloop[7].ram.r_n_1\,
      \douta[14]\(5) => \ramloop[7].ram.r_n_2\,
      \douta[14]\(4) => \ramloop[7].ram.r_n_3\,
      \douta[14]\(3) => \ramloop[7].ram.r_n_4\,
      \douta[14]\(2) => \ramloop[7].ram.r_n_5\,
      \douta[14]\(1) => \ramloop[7].ram.r_n_6\,
      \douta[14]\(0) => \ramloop[7].ram.r_n_7\,
      \douta[15]\(0) => \ramloop[7].ram.r_n_8\,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end blk_mem_gen_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     10.264701 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16384;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "kintex7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_4_1 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.264701 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "kintex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_4_1
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
