QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap v_vid_sdi_tx_bridge_v2_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_sdi_tx_bridge_v2_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:34:13 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/v_vid_sdi_tx_bridge_v2_0_0/.cxl.verilog.v_vid_sdi_tx_bridge_v2_0_0.v_vid_sdi_tx_bridge_v2_0_0.lin64.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_0

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_0_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_0
End time: 11:34:13 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
