library ieee; 
use ieee.std_logic_1164.all;

ENTITY LCD_CONTR IS
	PORT(
			CLK:	IN STD_LOGIC;		--RELOJ
			ADRESS:	IN	STD_LOGIC_VECTOR(ADDR_LENGTH-1 DOWNTO 0);	--
			DATAIN:	IN	STD_LOGIC_VECTOR(7 DOWNTO 0);
			RS:	IN STD_LOGIC;
			INIT:	IN STD_LOGIC;
			
			EN:	OUT	STD_LOGIC;		--ENABLE 3.3V PIN_L4
			RW:	OUT	STD_LOGIC;		--WRITE=0, READ=1. 3.3V PIN_M1
			RS:	OUT	STD_LOGIC;		--CMD=0, DATA=1. 3.3V PIN_M2
			BF:	OUT	STD_LOGIC;
			LCD_ON	OUT STD_LOGIC;		--3.3V PIN_L5
--			BL_ON		OUT	STD_LOGIC;	--BACKLIGHT 3.3V PIN_L6
			DATA:	INOUT	STD_LOGIC_VECTOR(7 DOWNTO 0)	--PINES: M5, M3, K2, K1, K7, L2, L1, L3
		);
END ENTITY;


--CHEQUEAR BUSY FLAG (BF) ANTES DE MANDAR ESCRITURA DE COMANDOS Y DE DATOS
--RS	RW
--0	0	ESCRIBIR COMANDOS
--0	1	LEER COMANDOS	(LEER BF)
--1	0	ESCRIBIR EN DDRAM
--1	1	LEER EN DDRAM

--SETEO (0X38)
--ENTRY MODE (0X06)
--DISPLAY CTRL (0X0E)
--CLEAR (0X01)
ARCHITECTURE BEH OF LCD_CONTR IS
DATAOUT: STD_LOGIC_VECTOR(7 DOWNTO 0);
--PROCEDURE WAIT_BF(

BEGIN
DATA<=DATAOUT WHEN (RW='0') ELSE (OTHERS=>'Z')
--INITALIZE: PROCESS (INIT)
	--BEGIN
		--IF (RISING_EDGE(INIT)) THEN
			
END BEH;

