
---------- Begin Simulation Statistics ----------
final_tick                                 1078418400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163293                       # Simulator instruction rate (inst/s)
host_mem_usage                                4405808                       # Number of bytes of host memory used
host_op_rate                                   283890                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.42                       # Real time elapsed on the host
host_tick_rate                               86855243                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2027475                       # Number of instructions simulated
sim_ops                                       3524846                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001078                       # Number of seconds simulated
sim_ticks                                  1078418400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               425697                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23442                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            456744                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             234641                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          425697                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           191056                       # Number of indirect misses.
system.cpu.branchPred.lookups                  481898                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10818                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11739                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2335722                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1904125                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23529                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     339821                       # Number of branches committed
system.cpu.commit.bw_lim_events                587695                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          874816                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2027475                       # Number of instructions committed
system.cpu.commit.committedOps                3524846                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2298259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.533703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.726633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1151649     50.11%     50.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168905      7.35%     57.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       164869      7.17%     64.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225141      9.80%     74.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       587695     25.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2298259                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73218                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9110                       # Number of function calls committed.
system.cpu.commit.int_insts                   3470348                       # Number of committed integer instructions.
system.cpu.commit.loads                        485375                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20322      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2772542     78.66%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              30      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37452      1.06%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2853      0.08%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6210      0.18%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11158      0.32%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12114      0.34%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6527      0.19%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1056      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          466241     13.23%     94.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155880      4.42%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19134      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12111      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3524846                       # Class of committed instruction
system.cpu.commit.refs                         653366                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2027475                       # Number of Instructions Simulated
system.cpu.committedOps                       3524846                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.329756                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.329756                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8013                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34252                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49691                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4325                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1018756                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4607604                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   288860                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1119362                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23587                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86203                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      568378                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2074                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      186392                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           160                       # TLB misses on write requests
system.cpu.fetch.Branches                      481898                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    234453                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2189512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4485                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2785850                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           609                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47174                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178742                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             322939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             245459                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.033309                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2536768                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.923294                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1216172     47.94%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71570      2.82%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57335      2.26%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74053      2.92%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1117638     44.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2536768                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117800                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64673                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213407200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213407200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213406800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213406800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213406800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213406800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8249600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8249200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4462800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4412400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4350800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4390800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     76892400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     76878800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     76907200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     76936400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1624373600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          159279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27865                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370149                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.503518                       # Inst execution rate
system.cpu.iew.exec_refs                       756421                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     186382                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683386                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599914                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                927                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               599                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               196172                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4399602                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                570039                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33431                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4053556                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3285                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9870                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23587                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15989                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39341                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114537                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28180                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19872                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7993                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5686499                       # num instructions consuming a value
system.cpu.iew.wb_count                       4032195                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567358                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3226279                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.495595                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4039047                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6276327                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3485251                       # number of integer regfile writes
system.cpu.ipc                               0.752018                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752018                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26053      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3201105     78.32%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   51      0.00%     78.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41196      1.01%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4246      0.10%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.03%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6784      0.17%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14505      0.35%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13671      0.33%     80.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7067      0.17%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2015      0.05%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               555561     13.59%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              175594      4.30%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24587      0.60%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13297      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4086990                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88420                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178093                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85319                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127444                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3972517                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10550838                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3946876                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5146971                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4398506                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4086990                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1096                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          874745                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18186                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            354                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1289499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2536768                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.611101                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.673020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161452     45.78%     45.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              165964      6.54%     52.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              292018     11.51%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              332346     13.10%     76.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584988     23.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2536768                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.515919                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      234556                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           352                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3296                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599914                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              196172                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1532015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2696047                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  833346                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4830009                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43026                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   337449                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17876                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5270                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11854298                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4535618                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6203014                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1148898                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74937                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23587                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172996                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1372982                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            151675                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7191891                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20492                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                873                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200469                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            919                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6110226                       # The number of ROB reads
system.cpu.rob.rob_writes                     9038728                       # The number of ROB writes
system.cpu.timesIdled                            1571                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37962                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              421                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          746                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            747                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              141                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1350                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8048                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1336                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12176                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       951168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       951168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  951168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13512                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11352182                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29328518                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17553                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4076                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23739                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1028                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2068                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2068                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17553                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8041                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49541                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57582                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       176960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1253184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1430144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10503                       # Total snoops (count)
system.l2bus.snoopTraffic                       86464                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30123                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014341                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118895                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29691     98.57%     98.57% # Request fanout histogram
system.l2bus.snoop_fanout::1                      432      1.43%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30123                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20227197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18787087                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3319599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       231007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231007                       # number of overall hits
system.cpu.icache.overall_hits::total          231007                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3445                       # number of overall misses
system.cpu.icache.overall_misses::total          3445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    172820000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    172820000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    172820000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    172820000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       234452                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       234452                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       234452                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       234452                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014694                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50165.457184                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50165.457184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50165.457184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50165.457184                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          679                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          679                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          679                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          679                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2766                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2766                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2766                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2766                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    139510800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139510800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    139510800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139510800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011798                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011798                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011798                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011798                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50437.744035                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50437.744035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50437.744035                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50437.744035                       # average overall mshr miss latency
system.cpu.icache.replacements                   2510                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231007                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    172820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    172820000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       234452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       234452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50165.457184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50165.457184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          679                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          679                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2766                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    139510800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139510800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011798                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50437.744035                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50437.744035                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.431154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              224112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.287649                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.431154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            471670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           471670                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       661040                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           661040                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       661040                       # number of overall hits
system.cpu.dcache.overall_hits::total          661040                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34822                       # number of overall misses
system.cpu.dcache.overall_misses::total         34822                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1679860400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1679860400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1679860400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1679860400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       695862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695862                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695862                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050042                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050042                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050042                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050042                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48241.353168                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48241.353168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48241.353168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48241.353168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               734                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.332425                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1781                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2726                       # number of writebacks
system.cpu.dcache.writebacks::total              2726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12551                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12551                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4304                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16855                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577075200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577075200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577075200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248429395                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825504595                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024222                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45978.424030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45978.424030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45978.424030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57720.584340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48976.837437                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       495146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          495146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1575662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1575662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527865                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48157.400899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48157.400899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475873600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475873600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45394.791567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45394.791567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165894                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104198400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104198400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49547.503566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49547.503566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2068                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101201600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101201600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48936.943907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48936.943907                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4304                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4304                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248429395                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248429395                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57720.584340                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57720.584340                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.411514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15831                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.890910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.734954                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   232.676560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727280                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227223                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954503                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          229                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          795                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          555                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.223633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.776367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1408579                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1408579                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             858                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4969                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          857                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6684                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            858                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4969                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          857                       # number of overall hits
system.l2cache.overall_hits::total               6684                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1907                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7582                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3447                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12936                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1907                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7582                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3447                       # number of overall misses
system.l2cache.overall_misses::total            12936                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    128958000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519998000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238888398                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    887844398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    128958000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519998000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238888398                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    887844398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2765                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12551                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4304                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19620                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2765                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12551                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4304                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19620                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.689693                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604095                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800883                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.659327                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.689693                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604095                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800883                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.659327                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67623.492396                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68583.223424                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69303.277633                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68633.611472                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67623.492396                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68583.223424                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69303.277633                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68633.611472                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    9                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1350                       # number of writebacks
system.l2cache.writebacks::total                 1350                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1907                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7567                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3430                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12904                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1907                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3430                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          608                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13512                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    113702000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458775200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210799615                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    783276815                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    113702000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458775200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210799615                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35884618                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819161433                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.689693                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602900                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.796933                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.657696                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.689693                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602900                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.796933                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688685                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59623.492396                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60628.412845                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61457.613703                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60700.311144                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59623.492396                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60628.412845                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61457.613703                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59020.753289                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60624.736012                       # average overall mshr miss latency
system.l2cache.replacements                      9474                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2726                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2726                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2726                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2726                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          608                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          608                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35884618                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35884618                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59020.753289                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59020.753289                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          731                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              731                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1337                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1337                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92531200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92531200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2068                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646518                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646518                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69208.077786                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69208.077786                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1336                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1336                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81833600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81833600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.646035                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.646035                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61252.694611                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61252.694611                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          858                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          857                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5953                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1907                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3447                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11599                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    128958000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    427466800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238888398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795313198                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2765                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10483                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4304                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17552                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.689693                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595726                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800883                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.660836                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67623.492396                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68449.447558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69303.277633                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68567.393568                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1907                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11568                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    113702000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376941600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210799615                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701443215                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.689693                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594391                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.796933                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659070                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59623.492396                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60494.559461                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61457.613703                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60636.515820                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.865289                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25786                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9474                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.721765                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    11.789275                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   276.193082                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2360.501872                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.447519                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   151.933541                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002878                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067430                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576294                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037093                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906217                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1190                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2906                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1740                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.290527                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.709473                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               317186                       # Number of tag accesses
system.l2cache.tags.data_accesses              317186                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1078418400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          122048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              864768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       122048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         122048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86400                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86400                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1907                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          608                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13512                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1350                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1350                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113173143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          449072456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    203557358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     36082470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              801885428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113173143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113173143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80117327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80117327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80117327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113173143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         449072456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    203557358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     36082470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             882002755                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1082805600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               41193394                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406832                       # Number of bytes of host memory used
host_op_rate                                 71515869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                               88621444                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2035794                       # Number of instructions simulated
sim_ops                                       3539279                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     4387200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1166                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               119                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1148                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                511                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              655                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1259                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      50                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     31361                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7331                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               119                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        719                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2690                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2961                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 8319                       # Number of instructions committed
system.cpu.commit.committedOps                  14433                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         8698                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.659347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.709689                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3471     39.91%     39.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1594     18.33%     58.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          750      8.62%     66.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          193      2.22%     69.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2690     30.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         8698                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     14235                       # Number of committed integer instructions.
system.cpu.commit.loads                           999                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           61      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            12449     86.25%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     86.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.34%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.12%     87.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.22%     87.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.17%     87.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.24%     87.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.33%     88.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.17%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.15%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             883      6.12%     94.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            601      4.16%     98.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.80%     99.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.50%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             14433                       # Class of committed instruction
system.cpu.commit.refs                           1672                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        8319                       # Number of Instructions Simulated
system.cpu.committedOps                         14433                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.318428                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.318428                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2846                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  18555                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1576                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4795                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    119                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   188                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1305                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         789                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1259                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1283                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          7640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    32                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          11036                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.114788                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                561                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.006200                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               9524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.085048                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4081     42.85%     42.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      491      5.16%     48.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      156      1.64%     49.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      129      1.35%     51.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     4667     49.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 9524                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       766                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      469                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       918400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       918400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       918800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       918800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       918400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       918400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       216000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       215200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       215600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       215200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        6540800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  141                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                      834                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.486689                       # Inst execution rate
system.cpu.iew.exec_refs                         2088                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        789                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1896                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  1444                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  827                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               17395                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1299                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               177                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 16306                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    119                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     9                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               59                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          445                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          155                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             20                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     39796                       # num instructions consuming a value
system.cpu.iew.wb_count                         16209                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.344457                       # average fanout of values written-back
system.cpu.iew.wb_producers                     13708                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.477845                       # insts written-back per cycle
system.cpu.iew.wb_sent                          16243                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    33295                       # number of integer regfile reads
system.cpu.int_regfile_writes                   14155                       # number of integer regfile writes
system.cpu.ipc                               0.758479                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758479                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               131      0.79%      0.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 13780     83.60%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.34%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  39      0.24%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.19%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.21%     85.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  102      0.62%     86.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   81      0.49%     86.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.21%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 40      0.24%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1120      6.79%     93.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 723      4.39%     98.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             228      1.38%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  16483                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     673                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1358                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          605                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1294                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  15679                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              41182                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        15604                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             19062                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      17374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     16483                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                50                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3873                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          9524                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.730680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.662422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3657     38.40%     38.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1234     12.96%     51.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1232     12.94%     64.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 819      8.60%     72.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2582     27.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            9524                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.502826                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1283                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                24                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                5                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 1444                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 827                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    3812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            10968                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    1947                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 20037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    175                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1715                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                 74767                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  18128                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               24383                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4828                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    440                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    119                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   571                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4344                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1326                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            36248                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       341                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        23402                       # The number of ROB reads
system.cpu.rob.rob_writes                       35616                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           53                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            107                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           28                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            59                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               27                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            31                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     90                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                31                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      31    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  31                       # Request fanout histogram
system.membus.reqLayer2.occupancy               25200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              65700                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  53                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            11                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                74                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             54                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           76                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     160                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                32                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 86                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046512                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.211825                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       82     95.35%     95.35% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      4.65%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   86                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                50800                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         4387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1255                       # number of overall hits
system.cpu.icache.overall_hits::total            1255                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1172000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1172000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1172000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1172000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1283                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1283                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1283                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1283                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021824                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021824                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021824                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021824                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41857.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41857.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41857.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41857.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1148000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1148000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1148000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.020265                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020265                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.020265                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020265                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44153.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44153.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44153.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44153.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1255                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1172000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1172000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1283                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021824                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41857.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41857.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1148000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.020265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020265                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44153.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44153.846154                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  96                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.840000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2591                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         1860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         1860                       # number of overall hits
system.cpu.dcache.overall_hits::total            1860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           53                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             53                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           53                       # number of overall misses
system.cpu.dcache.overall_misses::total            53                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2247200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2247200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2247200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2247200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         1913                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1913                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         1913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027705                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027705                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027705                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        42400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        42400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        42400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        42400                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           25                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           28                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1109200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1109200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1109200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1109200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39614.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39614.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39614.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39614.285714                       # average overall mshr miss latency
system.cpu.dcache.replacements                     28                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           53                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            53                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2247200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2247200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1240                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        42400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        42400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1109200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1109200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39614.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39614.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.357143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   799.274161                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   224.725839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.780541                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.219459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              3854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             3854                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  22                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             13                       # number of overall hits
system.l2cache.overall_hits::total                 22                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            15                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           15                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1042400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       966400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2008800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1042400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       966400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2008800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           26                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              54                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           26                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             54                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.653846                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.535714                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.592593                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.653846                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.535714                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.592593                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61317.647059                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64426.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        62775                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61317.647059                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64426.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        62775                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           15                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           15                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       914400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       846400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1760800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       914400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       846400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1760800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.653846                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.535714                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.592593                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.653846                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.535714                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.592593                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 53788.235294                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56426.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        55025                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 53788.235294                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56426.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        55025                       # average overall mshr miss latency
system.l2cache.replacements                        32                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1042400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       966400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2008800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.653846                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.535714                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.592593                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61317.647059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64426.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        62775                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       914400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       846400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1760800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.653846                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.535714                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.592593                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 53788.235294                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56426.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        55025                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    129                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   32                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.031250                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.891229                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1014.361052                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1859.568562                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1032.179157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          152                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009251                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.247647                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453996                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.251997                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.037109                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          149                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1029                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1020                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1768                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289551                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710449                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  888                       # Number of tag accesses
system.l2cache.tags.data_accesses                 888                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      4387200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          233406273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          218818381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              452224654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     233406273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         233406273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        14587892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              14587892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        14587892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         233406273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         218818381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             466812546                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1109706800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                8188808                       # Simulator instruction rate (inst/s)
host_mem_usage                                4411952                       # Number of bytes of host memory used
host_op_rate                                 14251790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.25                       # Real time elapsed on the host
host_tick_rate                              107175708                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2054658                       # Number of instructions simulated
sim_ops                                       3576997                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    26901200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6735                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               931                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6391                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2091                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6735                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4644                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          779                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     24232                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16334                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               953                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       3643                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5666                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18876                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                18864                       # Number of instructions committed
system.cpu.commit.committedOps                  37718                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        39588                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.952763                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.492816                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        25835     65.26%     65.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3376      8.53%     73.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2455      6.20%     79.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2256      5.70%     85.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5666     14.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        39588                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2757                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  209                       # Number of function calls committed.
system.cpu.commit.int_insts                     36541                       # Number of committed integer instructions.
system.cpu.commit.loads                          5687                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          307      0.81%      0.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            27150     71.98%     72.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.05%     72.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.60%     73.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            140      0.37%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.59%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             110      0.29%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             208      0.55%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             288      0.76%     76.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.61%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           113      0.30%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4845     12.85%     89.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2460      6.52%     96.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          842      2.23%     98.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          558      1.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             37718                       # Class of committed instruction
system.cpu.commit.refs                           8705                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       18864                       # Number of Instructions Simulated
system.cpu.committedOps                         37718                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.565151                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.565151                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           59                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          175                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          300                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16674                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  63489                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    10793                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     15327                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    960                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1327                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        7435                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            90                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3655                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7273                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4025                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         31585                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          34448                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.108144                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12363                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2436                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.512215                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              45081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.547526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.888827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26104     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1018      2.26%     60.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1030      2.28%     62.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1030      2.28%     64.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    15899     35.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                45081                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3626                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2238                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2433200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        46000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       120800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       120000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       120800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       122400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1149600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1154800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1152800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1153200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       19989600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1152                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4462                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.731893                       # Inst execution rate
system.cpu.iew.exec_refs                        11087                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3650                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10254                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8321                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4130                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               56583                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7437                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1400                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 49222                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   205                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    960                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   261                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              321                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2636                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1112                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1012                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            140                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     56992                       # num instructions consuming a value
system.cpu.iew.wb_count                         48527                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601804                       # average fanout of values written-back
system.cpu.iew.wb_producers                     34298                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.721559                       # insts written-back per cycle
system.cpu.iew.wb_sent                          48791                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    70896                       # number of integer regfile reads
system.cpu.int_regfile_writes                   38391                       # number of integer regfile writes
system.cpu.ipc                               0.280493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.280493                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               648      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 36490     72.09%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.04%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   270      0.53%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 221      0.44%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.47%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  129      0.25%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  313      0.62%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  346      0.68%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 247      0.49%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                175      0.35%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6662     13.16%     90.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3174      6.27%     96.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1070      2.11%     98.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            620      1.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  50619                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3410                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6852                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3259                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               4895                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  46561                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             139761                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        45268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             70571                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      56299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     50619                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 284                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               291                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            156                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         45081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.122846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.550093                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27014     59.92%     59.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3367      7.47%     67.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3712      8.23%     75.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4124      9.15%     84.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                6864     15.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           45081                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.752665                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4050                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               124                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              119                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8321                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4130                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   21053                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            67253                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11427                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 45141                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    501                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    11678                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    559                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    21                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                155330                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  61135                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               71951                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     15694                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1459                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    960                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2763                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26835                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              4803                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            90730                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2559                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2553                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        90516                       # The number of ROB reads
system.cpu.rob.rob_writes                      118713                       # The number of ROB writes
system.cpu.timesIdled                             261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1448                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               34                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                373                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict              335                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           373                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 381                       # Request fanout histogram
system.membus.reqLayer2.occupancy              342431                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy             821169                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 712                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            87                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1027                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 12                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                12                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            712                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1368                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2172                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        20928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    50112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               390                       # Total snoops (count)
system.l2bus.snoopTraffic                        1792                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1114                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.034111                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.181597                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1076     96.59%     96.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                       38      3.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1114                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              321600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               639159                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              547599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        26901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3458                       # number of overall hits
system.cpu.icache.overall_hits::total            3458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          567                       # number of overall misses
system.cpu.icache.overall_misses::total           567                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23134800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23134800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23134800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23134800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.140870                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.140870                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.140870                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.140870                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40802.116402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40802.116402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40802.116402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40802.116402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          456                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18096400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18096400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18096400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18096400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.113292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.113292                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.113292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113292                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39685.087719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39685.087719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39685.087719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39685.087719                       # average overall mshr miss latency
system.cpu.icache.replacements                    456                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           567                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23134800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23134800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.140870                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.140870                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40802.116402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40802.116402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18096400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18096400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.113292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.113292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39685.087719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39685.087719                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               712                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.728933                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8506                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9665                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9665                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9665                       # number of overall hits
system.cpu.dcache.overall_hits::total            9665                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          437                       # number of overall misses
system.cpu.dcache.overall_misses::total           437                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18285200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18285200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18285200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18285200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10102                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10102                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10102                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10102                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41842.562929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41842.562929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41842.562929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41842.562929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.125000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           59                       # number of writebacks
system.cpu.dcache.writebacks::total                59                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           39                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          268                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8860400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8860400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8860400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2332358                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11192758                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026529                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38691.703057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38691.703057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38691.703057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59804.051282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41764.022388                       # average overall mshr miss latency
system.cpu.dcache.replacements                    268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17680400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17680400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41600.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41600.941176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8265200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8265200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.030654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38088.479263                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38088.479263                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       604800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       604800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003970                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        50400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        50400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       595200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       595200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        49600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        49600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           39                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2332358                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2332358                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59804.051282                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59804.051282                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               57801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1292                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.737616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.869910                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.130090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802607                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          174                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20472                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             220                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 343                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            220                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                343                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           236                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           115                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               381                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          236                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          115                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           30                       # number of overall misses
system.l2cache.overall_misses::total              381                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15694800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7613600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2235169                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     25543569                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15694800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7613600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2235169                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     25543569                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          456                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          229                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           39                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             724                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          456                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          229                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           39                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            724                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.517544                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.502183                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.769231                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.526243                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.517544                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.502183                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.769231                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.526243                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66503.389831                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66205.217391                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74505.633333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67043.488189                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66503.389831                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66205.217391                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74505.633333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67043.488189                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             28                       # number of writebacks
system.l2cache.writebacks::total                   28                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          236                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          115                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          236                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          115                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13806800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6693600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1995169                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     22495569                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13806800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6693600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1995169                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     22495569                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.517544                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.502183                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.769231                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.526243                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.517544                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.502183                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.769231                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.526243                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58503.389831                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58205.217391                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66505.633333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59043.488189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58503.389831                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58205.217391                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66505.633333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59043.488189                       # average overall mshr miss latency
system.l2cache.replacements                       390                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           59                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           59                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           59                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           59                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            8                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              8                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       547200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       547200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           12                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.666667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       483200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       483200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          220                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          110                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          339                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          373                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15694800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7066400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2235169                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     24996369                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          456                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.517544                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.493088                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.769231                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.523876                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66503.389831                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66041.121495                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74505.633333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67014.394102                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          373                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13806800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6210400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1995169                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22012369                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.517544                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.493088                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.769231                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.523876                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58503.389831                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58041.121495                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66505.633333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59014.394102                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13815                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4486                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.079581                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.547455                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1096.909391                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1826.720100                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   985.598484                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.224570                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009899                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.267800                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.445977                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240625                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035699                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1069                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3027                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          134                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          927                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1046                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1779                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.260986                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.739014                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                11974                       # Number of tag accesses
system.l2cache.tags.data_accesses               11974                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     26901200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7360                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1792                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              236                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              115                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  381                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            28                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  28                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          561461942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          273593743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     71372281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              906427966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     561461942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         561461942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        66614129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              66614129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        66614129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         561461942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         273593743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     71372281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             973042095                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
