1_CD ;_: ;_: ;_: ;_: 2_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 2_LS <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 3_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 1.1_CD The_DT z14_NN :_: A_DT secure_JJ platform_NN integrated_VBN and_CC open_JJ by_IN design_NN 4_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD introduces_VBZ a_DT paradigm_NN shift_NN for_IN protecting_VBG data_NNS and_CC transactions_NNS ,_, from_IN selective_JJ encryption_NN to_TO pervasive_JJ encryption_NN ._.
5_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 1_CD 6_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: It_PRP includes_VBZ higher-performance_JJ processors_NNS and_CC co-processors_NNS ,_, increased_VBD cache_NN density_NN ,_, up_RB to_TO 32_CD TB_NN of_IN memory_NN ,_, enhanced_JJ access_NN to_TO data_NNS ,_, improved_VBN virtualization_NN for_IN running_VBG Linux_NNP on_IN z_SYM Systems_NNPS ,_, and_CC enhancements_NNS for_IN Java_NNP and_CC other_JJ compilers_NNS ._.
7_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD offers_VBZ a_DT fast_RB ,_, scalable_JJ ,_, and_CC securable_JJ enterprise_NN system_NN ._.
Compared_VBN to_TO its_PRP$ predecessor_NN platforms_NNS ,_, the_DT z14_CD provides_VBZ more_JJR of_IN what_WP you_PRP need_VBP to_TO satisfy_VB today_NN 's_POS growing_VBG IT_PRP demands_NNS :_: 8_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Compute_JJ power_NN for_IN increased_VBN throughput_NN </ff2>_CD 9_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Large-scale_JJ memory_NN to_TO process_VB data_NNS faster_RBR </ff2>_CD 10_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Industry-unique_JJ cache_NN design_NN to_TO optimize_VB performance_NN </ff2>_CD 11_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Accelerated_NNP I/O_NNP bandwidth_NN to_TO process_VB massive_JJ amounts_NNS of_IN data_NNS </ff2>_NN 12_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP Data_NNP compression_NN to_TO economically_RB store_VB and_CC process_VB information_NN </ff2>_CD 13_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD High-speed_JJ cryptographic_JJ operations_NNS to_TO help_VB secure_VB transactions_NNS and_CC data_NNS </ff2>_NN 14_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: From_IN the_DT hundreds_NNS of_IN microprocessors_NNS to_TO the_DT software_NN stack_VB ,_, the_DT z14_CD is_VBZ built_VBN to_TO quickly_RB respond_VB to_TO change_VB ._.
This_DT evolution_NN of_IN the_DT Z_NN platform_NN embodies_VBZ a_DT proven_JJ infrastructure_NN designed_VBN from_IN the_DT ground_NN up_RP for_IN data_NNS and_CC transactions_NNS ._.
Figure_NN 1-1_CD shows_VBZ the_DT z14_NN ._.
15_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 1-1_CD The_DT IBM_NNP z14_CD 16_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT new_JJ Z_NN platform_NN incorporates_VBZ the_DT ability_NN to_TO access_NN larger_JJR data_NNS in_IN memory_NN ,_, and_CC has_VBZ industry-exclusive_JJ I/O_NNP processors_NNS for_IN offloading_VBG data-intensive_JJ workloads_NNS ._.
17_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 1_CD 18_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: Pervasive_JJ encryption_NN is_VBZ a_DT data-centric_JJ approach_NN to_TO information_NN security_NN that_WDT entails_VBZ protecting_VBG data_NNS entering_VBG and_CC exiting_VBG the_DT z14_CD platform_NN through_IN widespread_JJ encryption_NN ._.
See_VB ``_`` Pervasive_JJ encryption_NN ''_'' on_IN page_NN 82_CD for_IN more_JJR information_NN ._.
19_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 3_CD <_FW /_FW ff1_FW fs0_FW >_FW 20_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD meets_VBZ the_DT needs_NNS of_IN the_DT trust_NN economy_NN and_CC digital_JJ era_NN using_VBG these_DT techniques_NNS :_: 21_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Securing_VBG data_NNS with_IN pervasive_JJ encryption_NN </ff2>_CD 22_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Transforming_VBG a_DT transactional_JJ platform_NN into_IN a_DT data_NN powerhouse_NN </ff2>_CD 23_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Getting_VBG more_JJR out_IN of_IN the_DT platform_NN with_IN IT_PRP Operational_NNP Analytics_NNP </ff2>_CD 24_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Providing_VBG resilience_NN with_IN key_JJ to_TO zero_CD downtime_NN </ff2>_CD 25_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Accelerating_VBG digital_JJ transformation_NN with_IN agile_JJ service_NN delivery_NN </ff2>_CD 26_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Revolutionizing_VBG business_NN processes_NNS </ff2>_VBP 27_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Blending_NN open_JJ source_NN and_CC Z_NN technologies_NNS </ff2>_VBP 28_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.1_CD Securing_VBG data_NNS with_IN pervasive_JJ encryption_NN 29_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD excels_NNS with_IN security_NN features_NNS that_WDT are_VBP built_VBN into_IN the_DT hardware_NN ,_, firmware_NN ,_, and_CC operating_VBG systems_NNS ._.
The_DT built-in_JJ features_NNS range_VBP from_IN storage_NN protection_NN keys_NNS and_CC workload_NN isolation_NN to_TO granular_JJ audit_NN capabilities_NNS ,_, and_CC more_RBR ._.
The_DT Central_NNP Processor_NNP Assist_NNP for_IN Cryptographic_NNP Function_NNP -LRB-_-LRB- CPACF_NNP -RRB-_-RRB- ,_, standard_JJ on_IN every_DT core_NN ,_, supports_VBZ pervasive_JJ encryption_NN and_CC provides_VBZ hardware_NN acceleration_NN for_IN encryption_NN operations_NNS ._.
In_IN addition_NN ,_, the_DT new_JJ Crypto_NNP Express6S_NNP gets_VBZ a_DT performance_NN boost_NN on_IN z14_NN ._.
Combined_VBN ,_, these_DT two_CD enhancements_NNS perform_VBP encryption_NN more_RBR efficiently_RB on_IN the_DT z14_NN than_IN on_IN earlier_JJR Z_NN platforms_NNS ._.
30_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: IBM_NNP Z_NNP pervasive_JJ encryption_NN provides_VBZ the_DT comprehensive_JJ data_NNS protection_NN that_WDT your_PRP$ organization_NN and_CC customers_NNS demand_NN ._.
By_IN placing_VBG the_DT security_NN controls_VBZ on_IN the_DT data_NNS itself_PRP ,_, the_DT solution_NN creates_VBZ an_DT envelope_NN of_IN protection_NN around_IN the_DT data_NNS on_IN Z._NNP For_IN example_NN ,_, Z_NNP pervasive_JJ encryption_NN helps_VBZ protect_VB the_DT at-rest_JJ and_CC in-flight_JJ data_NNS that_WDT is_VBZ on_IN your_PRP$ Z_NN infrastructure_NN ._.
Also_RB ,_, centralized_VBN ,_, policy-based_JJ data_NNS encryption_NN controls_VBZ significantly_RB reduce_VB the_DT costs_NNS that_WDT are_VBP associated_VBN with_IN data_NNS security_NN and_CC regulatory_JJ compliance_NN ,_, including_VBG the_DT new_JJ General_NNP Data_NNP Protection_NNP Regulations_NNPS -LRB-_-LRB- GDPR_NNP -RRB-_-RRB- ._.
31_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 2_CD 32_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: IBM_NNP Z_NNP pervasive_JJ encryption_NN implements_VBZ this_DT comprehensive_JJ security_NN with_IN your_PRP$ ongoing_JJ operations_NNS in_IN mind_NN ._.
Therefore_RB ,_, it_PRP does_VBZ not_RB require_VB you_PRP to_TO make_VB any_DT application_NN changes_NNS ,_, and_CC can_MD be_VB implemented_VBN by_IN using_VBG policy-based_JJ controls_NNS with_IN low_JJ overhead_NN ._.
These_DT capabilities_NNS can_MD slash_VB the_DT costs_NNS associated_VBN with_IN data_NNS security_NN and_CC compliance_NN ._.
33_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.2_CD Transforming_VBG a_DT transactional_JJ platform_NN into_IN a_DT data_NN powerhouse_NN 34_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Currently_NNP ,_, data_NN is_VBZ one_CD of_IN the_DT most_RBS valuable_JJ resources_NNS an_DT organization_NN possesses_VBZ ._.
Deriving_VBG insights_NNS from_IN that_DT data_NNS to_TO drive_VB optimal_JJ business_NN decisions_NNS becomes_VBZ one_CD of_IN the_DT biggest_JJS challenges_NNS ._.
To_TO maximize_VB the_DT value_NN of_IN that_DT resource_NN ,_, your_PRP$ enterprise_NN might_MD need_VB to_TO integrate_VB additional_JJ external_JJ data_NNS sources_NNS to_TO extract_VB hidden_JJ insights_NNS ._.
35_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN decades_NNS ,_, clients_NNS typically_RB copied_VBD business-critical_JJ data_NNS from_IN their_PRP$ mainframe_NN transactional_JJ systems_NNS to_TO other_JJ platforms_NNS ,_, or_CC even_RB data_NNS lakes_NN ,_, to_TO perform_VB sophisticated_JJ analytics_NNS ._.
This_DT process_NN was_VBD inefficient_JJ ,_, expensive_JJ ,_, time-consuming_JJ ,_, and_CC introduced_VBD both_DT risk_NN on_IN lower-security_JJ platforms_NNS and_CC data_NNS latency_NN ._.
36_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: By_IN accessing_VBG your_PRP$ enterprise_NN data_NNS in-place_JJ with_IN minimal_JJ data_NNS duplication_NN or_CC movement_NN ,_, you_PRP can_MD minimize_VB the_DT cost_NN and_CC complexity_NN of_IN analytics_NNS ._.
You_PRP can_MD also_RB make_VB enterprise_NN data_NNS highly_RB accessible_JJ to_TO analytics_NNS applications_NNS and_CC tools_NNS by_IN integrating_VBG transactional_JJ and_CC analytics_NNS processing_NN ,_, and_CC protect_VB sensitive_JJ data_NNS by_IN keeping_VBG it_PRP within_IN the_DT secure_JJ Z_NN platform_NN ._.
37_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 2_CD 38_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: For_IN more_JJR information_NN about_IN GDPR_NNP ,_, see_VBP the_DT ``_`` fc1_JJ ``_`` Clear_JJ the_DT Path_NN to_TO the_DT GPDR_NNP website_NN ._.
39_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 4_LS <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 40_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Because_IN of_IN the_DT advanced_JJ infrastructure_NN ,_, with_IN double_JJ the_DT cache_NN density_NN on_IN each_DT chip_NN and_CC up_RB to_TO 32_CD TB_NN memory_NN ,_, the_DT z14_NN can_MD support_VB state-of-the-art_JJ cognitive_JJ solutions_NNS :_: 41_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Apache_NNP Spark_NNP :_: An_DT open_JJ source_NN ,_, in-place_JJ analytics_NNS solution_NN for_IN z/OS_NNS that_WDT simplifies_VBZ big_JJ data_NNS </ff2>_NN 42_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: analysis_NN ._.
Apache_NNP Spark_NNP gives_VBZ developers_NNS and_CC data_NNS scientists_NNS the_DT ability_NN to_TO analyze_VB business-critical_JJ z/OS_NNS data_NNS in_IN place_NN ,_, with_IN no_DT data_NNS movement_NN ._.
Apache_NNP Spark_NNP on_IN z/OS_NNP can_MD also_RB provide_VB a_DT federated_JJ view_NN by_IN accessing_VBG and_CC analyzing_VBG distributed_VBN and_CC local_JJ data_NNS ._.
43_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD IBM_NNP Machine_NN Learning_NNP for_IN z/OS_NNP :_: A_NNP comprehensive_JJ solution_NN that_WDT manages_VBZ the_DT entire_JJ </ff2>_CD 44_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: machine_NN learning_VBG workflow_NN ,_, beginning_VBG with_IN quick_JJ ingestion_NN and_CC transformation_NN of_IN Z_NNP data_NNS where_WRB it_PRP resides_VBZ ._.
The_DT solution_NN then_RB securely_RB creates_VBZ ,_, deploys_VBZ ,_, and_CC manages_VBZ high_JJ quality_NN self-learning_NN behavior_NN models_NNS to_TO help_VB you_PRP extract_VB hidden_JJ insights_NNS that_WDT more_RBR accurately_RB anticipate_VB organizational_JJ needs_NNS ._.
45_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD The_DT IBM_NNP DB2_NNP ®_NNP Analytics_NNP Accelerator_NNP for_IN z/OS_NNP :_: A_NNP high-performance_JJ appliance_NN that_IN </ff2>_CD 46_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: transforms_VBZ your_PRP$ mainframe_NN into_IN a_DT highly_RB efficient_JJ transactional_JJ and_CC analytics-processing_JJ environment_NN ._.
It_PRP supports_VBZ the_DT full_JJ lifecycle_NN of_IN a_DT real-time_JJ analytics_NNS solution_NN on_IN a_DT single_JJ system_NN that_WDT integrates_VBZ transactional_JJ data_NNS ,_, historical_JJ data_NNS ,_, and_CC predictive_JJ analytics_NNS ._.
47_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.3_CD Getting_VBG more_JJR out_IN of_IN the_DT platform_NN with_IN IT_PRP Operational_NNP Analytics_NNPS 48_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Today_NN ,_, demands_NNS for_IN 24_CD x_SYM 7_CD high-performance_JJ operations_NNS continue_VBP to_TO rise_VB ._.
At_IN the_DT same_JJ time_NN ,_, allowed_VBD service_NN windows_NNS shrink_VB and_CC are_VBP much_RB less_JJR frequent_JJ ._.
Increasing_VBG system_NN complexity_NN makes_VBZ planning_NN ,_, maintaining_VBG ,_, and_CC troubleshooting_VBG more_RBR difficult_JJ and_CC time_NN consuming_NN ._.
IT_PRP operations_NNS analytics_NNS represent_VBP a_DT possible_JJ solution_NN to_TO this_DT challenge_NN ._.
49_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD provides_VBZ the_DT infrastructure_NN to_TO host_NN real-time_JJ analytics_NNS tools_NNS so_IN you_PRP can_MD clearly_RB see_VB your_PRP$ operating_NN environment_NN ,_, then_RB maximize_VB operational_JJ efficiencies_NNS to_TO help_VB reduce_VB costs_NNS ._.
50_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: IBM_NNP designed_VBN IBM_NNP Operations_NNP Analytics_NNP for_IN z_SYM -LRB-_-LRB- IOAz_NNP -RRB-_-RRB- ,_, IBM_NNP Common_NNP Data_NNP Provider_NNP for_IN z_SYM ,_, and_CC IBM_NNP z_SYM Operational_NNP Insights_NNPS to_TO ensure_VB that_IN your_PRP$ Z_NN operates_VBZ at_IN peak_NN performance_NN ._.
To_TO get_VB the_DT most_RBS out_IN of_IN your_PRP$ system_NN ,_, Operations_NNP Analytics_NNP for_IN z_SYM provides_VBZ deep_JJ insights_NNS based_VBN on_IN IBM_NNP 's_POS industry-leading_JJ expertise_NN into_IN your_PRP$ Z_NN operational_JJ data_NNS ._.
51_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.4_CD Providing_VBG resilience_NN with_IN key_JJ to_TO zero_CD downtime_NN 52_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Every_DT second_NN of_IN downtime_NN -LRB-_-LRB- planned_VBN or_CC unplanned_JJ -RRB-_-RRB- can_MD mean_VB lost_JJ revenue_NN ._.
It_PRP is_VBZ crucial_JJ to_TO keep_VB critical_JJ systems_NNS running_VBG 24_CD x_SYM 7_CD ,_, and_CC to_TO rapidly_RB recover_VB from_IN an_DT outage_NN and_CC resume_VB critical_JJ business_NN operations_NNS ._.
53_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT 54_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: Z_NNP <ff2 fs0>_CD in_IN IBM_NNP Z_NNP stands_VBZ for_IN zero_CD downtime_NN ,_, and_CC the_DT z14_NN has_VBZ the_DT same_JJ proven_JJ reliability_NN that_IN all_DT <_FW /_FW ff2_FW fs0_FW >_FW 55_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: IBM_NNP Z_NNP platforms_NNS are_VBP known_VBN for_IN ._.
Like_IN previous_JJ generations_NNS ,_, the_DT z14_CD provides_VBZ technology_NN and_CC services_NNS to_TO help_VB identify_VB and_CC remove_VB single_JJ points_NNS of_IN failures_NNS -LRB-_-LRB- SPOFs_NNS -RRB-_-RRB- in_IN critical_JJ components_NNS ._.
Also_RB ,_, with_IN platform-level_JJ redundancy_NN ,_, the_DT z14_CD is_VBZ designed_VBN to_TO handle_VB failures_NNS while_IN maintaining_VBG user_NN access_NN ._.
Components_NNP can_MD be_VB repaired_VBN ,_, maintenance_NN performed_VBN ,_, and_CC products_NNS migrated_VBD with_IN minimal_JJ business_NN impacts_NNS ._.
Some_DT capabilities_NNS ,_, such_JJ as_IN capacity-on-demand_JJ ,_, automatically_RB turn_VB components_NNS on_IN and_CC off_IN based_VBN on_IN current_JJ needs_NNS ._.
56_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Although_IN the_DT z14_CD platform_NN is_VBZ highly_RB robust_JJ and_CC even_RB more_RBR so_RB in_IN a_DT sysplex_NN 57_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 3_LS 58_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: environment_NN ,_, implementing_VBG the_DT IBM_NNP Geographically_NNP Dispersed_NNP Parallel_JJ Sysplex_NNP ™_NN -LRB-_-LRB- IBM_NNP GDPS_NNP ®_NN -RRB-_-RRB- family_NN of_IN 59_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: Note_VB :_: <ff2>_CD IBM_NNP z_SYM Advanced_NNP Workload_NNP Analysis_NNP Reporter_NNP -LRB-_-LRB- IBM_NNP zAware_NNP -RRB-_-RRB- ,_, which_WDT used_VBD to_TO be_VB </ff2>_JJ 60_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: delivered_VBN as_IN a_DT firmware_NN appliance_NN running_VBG on_IN a_DT dedicated_JJ LPAR_NNP ,_, is_VBZ now_RB part_NN of_IN IOAz_NNP ._.
61_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 3_LS 62_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: Sysplex_NNP is_VBZ a_DT system_NN clustering_VBG technique_NN for_IN high_JJ availability_NN ,_, see_VBP ``_`` High_JJ availability_NN with_IN Parallel_JJ Sysplex_NNP ''_'' on_IN page_NN 79_CD for_IN details_NNS ._.
63_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 5_CD <_FW /_FW ff1_FW fs0_FW >_FW 64_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: solutions_NNS improves_VBZ resilience_NN in_IN cases_NNS of_IN unplanned_JJ failures_NNS ,_, power_NN outages_NNS ,_, fire_NN ,_, or_CC human_JJ error_NN ._.
The_DT GDPS_NNP family_NN of_IN solutions_NNS provides_VBZ additional_JJ tools_NNS to_TO ensure_VB Z_NNP availability_NN ,_, and_CC mask_NN or_CC significantly_RB reduce_VB the_DT effects_NNS of_IN critical_JJ component_NN outages_NNS or_CC failures_NNS ._.
Using_VBG IBM_NNP HyperSwap_NNP ®_NN technology_NN ,_, I/O_NNP traffic_NN can_MD be_VB seamlessly_RB routed_VBN from_IN disk_NN subsystems_NNS that_WDT can_MD not_RB service_VB the_DT I/O_NNP request_NN to_TO a_DT second_JJ disk_NN subsystem_NN that_WDT can_MD ._.
Additionally_RB ,_, the_DT GDPS/Active-Active_JJ solution_NN can_MD route_NN workload_NN from_IN a_DT server_NN location_NN that_WDT is_VBZ experiencing_VBG problems_NNS to_TO a_DT second_JJ location_NN that_WDT is_VBZ operating_VBG well_RB ._.
65_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.5_CD Accelerating_VBG digital_JJ transformation_NN with_IN agile_JJ service_NN delivery_NN 66_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: An_DT effective_JJ DevOps_NNP solution_NN breaks_NNS down_IN existing_VBG development_NN silos_NNS ,_, unifies_VBZ infrastructure_NN platforms_NNS ,_, and_CC enables_VBZ ongoing_JJ deliveries_NNS ._.
z14_CD provides_VBZ the_DT scalable_JJ and_CC secure_JJ infrastructure_NN for_IN enterprises_NNS that_WDT must_MD rapidly_RB create_VB and_CC deliver_VB critical_JJ applications_NNS ,_, while_IN meeting_VBG agreed-on_JJ levels_NNS for_IN quality_NN ,_, availability_NN ,_, regulatory_JJ compliance_NN ,_, and_CC end-use_NN expectations_NNS ._.
67_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: IBM_NNP DevOps_NNP for_IN Z_NNP solutions_NNS operate_VBP from_IN application_NN understanding_NN through_IN deployment_NN and_CC management_NN ._.
In_IN addition_NN ,_, DevOps_NNP for_IN Z_NNP solutions_NNS gives_VBZ you_PRP a_DT single_JJ ,_, cost-effective_JJ toolset_NN to_TO maintain_VB and_CC modernize_VB valuable_JJ applications_NNS on_IN both_DT Z_NN and_CC distributed_VBN platforms_NNS ._.
68_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN instance_NN ,_, Application_NNP Discovery_NNP and_CC Delivery_NN Intelligence_NNP helps_VBZ development_NN teams_NNS understand_VBP application_NN interdependencies_NNS ,_, complexity_NN ,_, and_CC quality_NN across_IN platforms_NNS ,_, environments_NNS ,_, and_CC languages_NNS ._.
This_DT ability_NN gives_VBZ your_PRP$ teams_NNS an_DT edge_NN in_IN identifying_VBG potential_JJ API_NNP candidates_NNS ,_, and_CC provides_VBZ insight_NN about_IN maintainability_NN and_CC complexity_NN ._.
As_IN a_DT result_NN ,_, the_DT candidate_NN API_NNP quality_NN rises_VBZ ,_, and_CC the_DT user_NN experience_NN improves_VBZ as_RB well_RB ._.
69_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: In_IN addition_NN ,_, the_DT z14_CD provides_VBZ the_DT infrastructure_NN to_TO support_VB the_DT mission-critical_JJ workloads_NNS of_IN cloud_NN services_NNS ._.
The_DT new_JJ high-performance_JJ processors_NNS ,_, large_JJ memory_NN ,_, and_CC enhanced_JJ access_NN to_TO data_NNS enable_VBP the_DT z14_CD to_TO integrate_VB business_NN transactions_NNS ,_, operational_JJ data_NNS ,_, and_CC analytics_NNS into_IN a_DT single_JJ workflow_NN ._.
70_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT IBM_NNP z14_CD is_VBZ designed_VBN as_IN a_DT strategic_JJ asset_NN to_TO power_NN the_DT API_NNP economy_NN ._.
71_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 4_LS 72_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Using_VBG the_DT API_NNP economy_NN demands_NNS fortified_VBD clouds_NNS ,_, which_WDT can_MD be_VB open_JJ ,_, private_JJ ,_, public_JJ ,_, and_CC hybrid_NN ._.
The_DT z14_CD gives_VBZ you_PRP the_DT hardware_NN platform_NN necessary_JJ to_TO support_VB those_DT clouds_NNS ._.
73_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN Linux_NN assets_NNS ,_, Z_NNP platforms_NNS are_VBP optimized_VBN for_IN open_JJ source_NN software_NN ,_, enhanced_JJ scalability_NN ,_, and_CC sharing_NN ,_, while_IN focusing_VBG on_IN business_NN continuity_NN to_TO support_VB cloud_NN ._.
For_IN traditional_JJ z/OS-based_JJ assets_NNS ,_, Z_NNP offerings_NNS provide_VBP intuitive_JJ tools_NNS to_TO help_VB developers_NNS speed_VB Representational_NNP State_NNP Transfer_NNP -LRB-_-LRB- RESTful_NNP -RRB-_-RRB- API_NNP development_NN ._.
74_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: No_DT matter_NN which_WDT asset_NN class_NN you_PRP choose_VBP ,_, the_DT z14_CD allows_VBZ mobile_JJ and_CC cloud_NN application_NN developers_NNS to_TO incorporate_VB z/OS_NNP business-critical_JJ data_NNS and_CC transactions_NNS into_IN their_PRP$ applications_NNS without_IN needing_VBG to_TO understand_VB z/OS_NNP subsystems_NNS ._.
75_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 4_LS 76_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: For_IN more_JJR information_NN about_IN the_DT API_NNP economy_NN ,_, see_VBP the_DT ``_`` fc1_JJ ``_`` Reach_VB new_JJ customers_NNS with_IN the_DT API_NNP economy_NN website_NN ._.
77_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 6_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 78_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.6_CD Revolutionizing_VBG business_NN processes_NNS 79_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Blockchain_NNP is_VBZ poised_VBN to_TO revolutionize_VB how_WRB industries_NNS do_VBP business_NN ._.
It_PRP is_VBZ a_DT technology_NN for_IN a_DT new_JJ generation_NN of_IN transactional_JJ applications_NNS that_WDT establishes_VBZ trust_NN ,_, accountability_NN ,_, and_CC transparency_NN while_IN streamlining_VBG business_NN processes_NNS ._.
80_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: In_IN a_DT blockchain_JJ network_NN ,_, members_NNS have_VBP access_NN to_TO a_DT distributed_VBN ,_, shared_VBN ledger_NN that_WDT is_VBZ 81_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: cryptographically_RB <ff2 fs0>_CD secure_JJ ,_, updated_VBN by_IN consensus_NN ,_, and_CC becomes_VBZ an_DT immutable_JJ ,_, indelible_JJ <_SYM /_SYM ff2_CD fs0_CD >_NN 82_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: record_NN of_IN all_DT 83_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: transactions_NNS <ff2 fs0>_JJ ._.
The_DT ledger_NN functions_NNS as_IN a_DT single_JJ source_NN of_IN ``_`` truth_NN ''_'' ._.
Considering_VBG that_DT <_CD /_NN ff2_CD fs0_CD >_NN 84_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: blockchain_NN is_VBZ all_DT about_IN increasing_VBG trust_NN in_IN 85_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: business_NN transactions_NNS <ff2 fs0>_CD ,_, it_PRP makes_VBZ perfect_JJ sense_NN to_TO run_VB <_FW /_FW ff2_FW fs0_FW >_FW 86_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: blockchain_VBG for_IN business_NN on_IN Z._NNP Depending_VBG on_IN your_PRP$ business_NN or_CC regulatory_JJ policies_NNS ,_, you_PRP can_MD choose_VB on-premises_JJ installation_NN supported_VBN by_IN IBM-certified_JJ Docker_NNP images_NNS running_VBG on_IN Linux_NN on_IN z_SYM Systems_NNPS ,_, or_CC the_DT IBM_NNP Blockchain_NNP on_IN Bluemix_NNP ®_NNP High_NNP Security_NNP Business_NNP Network_NNP -LRB-_-LRB- HSBN_NNP -RRB-_-RRB- service_NN plan_NN ._.
HSBN_NNP is_VBZ a_DT fully_RB managed_VBN blockchain_JJ service_NN running_VBG in_IN the_DT IBM_NNP cloud_NN ._.
It_PRP delivers_VBZ a_DT secure_JJ ,_, isolated_JJ compute_VBP environment_NN that_WDT is_VBZ ideally_RB suited_VBN for_IN workloads_NNS with_IN sensitive_JJ data_NNS ._.
87_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.1.7_CD Blending_NN open_JJ source_NN and_CC Z_NN technologies_NNS 88_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT right_JJ blend_VB and_CC balance_VB of_IN open_JJ source_NN technologies_NNS ,_, ISV_NNP tools_NNS ,_, and_CC IT_PRP platform_NN is_VBZ key_JJ to_TO enable_VB businesses_NNS and_CC organizations_NNS to_TO deliver_VB change_NN at_IN a_DT much_JJ quicker_JJR pace_NN ._.
To_TO this_DT end_NN ,_, IBM_NNP has_VBZ created_VBN an_DT ecosystem_NN of_IN clients_NNS ,_, business_NN partners_NNS ,_, and_CC ISVs_NNS who_WP are_VBP engaging_VBG in_IN an_DT open_JJ source_NN development_NN community_NN to_TO bring_VB the_DT most_RBS important_JJ and_CC most_RBS sought-after_JJ foundational_JJ open_JJ source_NN technologies_NNS to_TO its_PRP$ IT_PRP platforms_NNS ._.
In_IN addition_NN ,_, IBM_NNP is_VBZ a_DT member_NN of_IN many_JJ open-standard_JJ organizations_NNS and_CC software_NN governance_NN consortia_NN that_WDT help_VBP to_TO shape_VB the_DT future_NN of_IN open_JJ source_NN software_NN ._.
The_DT combination_NN of_IN a_DT robust_JJ and_CC securable_JJ hardware_NN platform_NN with_IN the_DT power_NN of_IN a_DT Linux_NNP distribution_NN can_MD optimize_VB the_DT building_NN ,_, testing_NN ,_, and_CC deploying_VBG of_IN modern_JJ applications_NNS ,_, and_CC can_MD accommodate_VB scale-out_JJ clusters_NNS and_CC scalable_JJ clouds_NNS ._.
89_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD provides_VBZ a_DT secure_JJ ,_, massive_JJ capacity_NN Linux_NNP platform_NN that_WDT can_MD be_VB deployed_VBN as_IN stand-alone_JJ ,_, or_CC side-by-side_RB with_IN z/OS_NNS or_CC IBM_NNP z/VSE_NNP ®_NN environments_NNS on_IN a_DT single_JJ physical_JJ platform_NN ._.
Therefore_RB ,_, you_PRP can_MD easily_RB integrate_VB Linux_NNP workloads_NNS on_IN the_DT z14_CD with_IN z/OS_NNP and_CC z/VSE_NNP solutions_NNS that_WDT will_MD benefit_VB from_IN data_NNS and_CC applications_NNS being_VBG tightly_RB collocated_VBN with_IN fast_JJ internal_JJ communication_NN and_CC improved_VBD availability_NN ._.
90_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Linux_NNP on_IN z_SYM Systems_NNPS on_IN the_DT z14_CD uses_NNS pervasive_JJ encryption_NN ,_, which_WDT is_VBZ a_DT transparent_JJ protection_NN envelope_NN that_WDT secures_VBZ data_NNS within_IN the_DT system_NN ._.
It_PRP gives_VBZ you_PRP the_DT performance_NN and_CC vertical_JJ scale_NN that_IN you_PRP need_VBP to_TO meet_VB the_DT demands_NNS of_IN your_PRP$ digital_JJ enterprise_NN while_IN controlling_VBG server_NN sprawl_NN costs_NNS ._.
Combined_VBN with_IN the_DT integration_NN benefits_NNS ,_, Linux_NNP on_IN z_SYM Systems_NNPS on_IN the_DT z14_CD allows_VBZ you_PRP to_TO deploy_VB innovative_JJ new_JJ services_NNS or_CC cognitive_JJ analytics_NNS and_CC consolidate_VB x86_CD workloads_NNS ._.
91_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: In_IN addition_NN ,_, deploying_VBG Linux_NNP on_IN the_DT z14_NN can_MD benefit_VB your_PRP$ bottom_JJ line_NN ._.
Compared_VBN to_TO virtualized_VBN x86_CD alternatives_NNS and_CC public_JJ cloud_NN solutions_NNS ,_, the_DT lower_JJR costs_NNS for_IN administration_NN and_CC management_NN ,_, software_NN licensing_NN ,_, business_NN continuity_NN ,_, and_CC floor_NN space_NN can_MD reduce_VB your_PRP$ total_JJ cost_NN of_IN ownership_NN ._.
92_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 7_CD <_SYM /_SYM ff1_CD fs0_CD >_NN 93_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 1.2_CD z14_CD technical_JJ description_NN 94_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT IBM_NNP z14_CD ,_, when_WRB compared_VBN to_TO its_PRP$ predecessor_NN -LRB-_-LRB- IBM_NNP z13_CD ®_NN -RRB-_-RRB- ,_, offers_VBZ several_JJ improvements_NNS ,_, such_JJ as_IN faster_JJR ,_, more_RBR efficient_JJ ,_, and_CC redesigned_VBD high-frequency_JJ chips_NNS ,_, additional_JJ granularity_NN options_NNS ,_, better_JJR availability_NN ,_, faster_JJR encryption_NN ,_, and_CC enhanced_JJ on-demand_JJ options_NNS ._.
95_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.1_CD Technical_NNP highlights_VBZ 96_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD is_VBZ a_DT highly_RB scalable_JJ symmetric_JJ multiprocessor_NNS -LRB-_-LRB- SMP_NNP -RRB-_-RRB- system_NN ,_, and_CC the_DT architecture_NN ensures_VBZ continuity_NN and_CC upgradeability_NN from_IN the_DT previous_JJ z13_CD and_CC zEC12_NNP ._.
Five_CD z14_CD models_NNS are_VBP offered_VBN :_: M01_NNP ,_, M02_NNP ,_, M03_NNP ,_, M04_NNP ,_, and_CC M05_NNP ._.
97_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Table_NNP 1-1_CD shows_VBZ the_DT main_JJ technical_JJ enhancements_NNS in_IN the_DT z14_CD over_IN its_PRP$ predecessor_NN platforms_NNS ._.
98_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Table_NNP 1-1_CD Technical_NNP highlights_VBZ in_IN the_DT z14_CD 99_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: You_PRP can_MD compare_VB the_DT z14_CD to_TO the_DT previous_JJ two_CD IBM_NNP Z_NNP generations_NNS using_VBG the_DT ``_`` fc1_JJ ``_`` Compare_VB IBM_NNP z_SYM Systems_NNPS ``_`` fc0_FW ''_'' tool_NN ._.
100_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Greater_NNP total_JJ system_NN capacity_NN and_CC more_JJR subcapacity_NN settings_NNS for_IN central_JJ processors_NNS -LRB-_-LRB- CP_NNP -RRB-_-RRB- ._.
The_DT IBM_NNP z/Architecture_NNP ®_NN ensures_VBZ continuity_NN and_CC upgradeability_NN from_IN previous_JJ models_NNS ._.
101_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Up_RP to_TO 170_CD characterizable_JJ processor_NN units_NNS ._.
Up_IN to_TO 33_CD CPs_NNS can_MD have_VB subcapacity_NN settings_NNS ._.
102_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Multi-core_NN ,_, single-chip_JJ modules_NNS running_VBG to_TO help_VB improve_VB the_DT execution_NN of_IN processor-intensive_JJ workloads_NNS ._.
103_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: 5.2_CD GHz_NNP -LRB-_-LRB- 14_CD nm_NN FINFET_NNP ``_`` fc2_FW ''_'' Silicon-On-Insulator_NNP -LRB-_-LRB- SOI_NNP -RRB-_-RRB- -RRB-_-RRB- More_RBR real_JJ memory_NN per_IN system_NN ,_, ensuring_VBG high_JJ availability_NN in_IN the_DT memory_NN subsystem_NN through_IN use_NN of_IN proven_JJ redundant_JJ array_NN of_IN independent_JJ memory_NN -LRB-_-LRB- RAIM_NNP -RRB-_-RRB- technology_NN ._.
104_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Up_RP to_TO 32_CD TB_NN of_IN addressable_JJ real_JJ memory_NN per_IN system_NN ._.
105_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: A_DT large_JJ fixed_VBN hardware_NN system_NN area_NN -LRB-_-LRB- HSA_NNP -RRB-_-RRB- that_WDT is_VBZ managed_VBN separately_RB from_IN client-purchased_JJ memory_NN ._.
106_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: 192_CD GB_NNP ._.
107_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Proven_NNP technology_NN -LRB-_-LRB- fifth-generation_JJ high_JJ frequency_NN and_CC third-generation_JJ out-of-order_JJ design_NN -RRB-_-RRB- with_IN a_DT single-instruction_NN ,_, multiple-data_JJ -LRB-_-LRB- SIMD_NNP -RRB-_-RRB- processor_NN that_WDT increases_VBZ parallelism_NN to_TO accelerate_VB analytics_NNS processing_VBG ._.
In_IN addition_NN ,_, simultaneous_JJ multithreading_NN -LRB-_-LRB- SMT_NNP -RRB-_-RRB- increases_VBZ processing_VBG efficiency_NN and_CC throughput_NN and_CC raises_VBZ the_DT number_NN of_IN instructions_NNS in_IN flight_NN ._.
108_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Processor_NNP cache_NN structure_NN improvements_NNS and_CC larger_JJR cache_NN sizes_NNS to_TO help_VB with_IN more_JJR of_IN today_NN 's_POS demanding_VBG production_NN workloads_NNS ._.
The_DT z14_CD offers_NNS these_DT levels_NNS of_IN cache_NN :_: 109_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD First-level_JJ cache_NN -LRB-_-LRB- L1_CD private_JJ -RRB-_-RRB- :_: 128_CD KB_NNP for_IN instructions_NNS ,_, 128_CD KB_NNP for_IN data_NNS </ff2>_NN 110_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD Second-level_JJ cache_NN -LRB-_-LRB- L2_CD -RRB-_-RRB- :_: 2_CD MB_NNP for_IN instructions_NNS and_CC 4_CD MB_NNP for_IN data_NNS </ff2>_NN 111_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD Third-level_JJ cache_NN -LRB-_-LRB- L3_CD -RRB-_-RRB- :_: 128_CD MB_NNP </ff2>_CD 112_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD Fourth-level_JJ cache_NN -LRB-_-LRB- L4_CD -RRB-_-RRB- :_: 672_CD MB_NNP </ff2>_CD 113_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Improved_VBN cryptographic_JJ functions_NNS and_CC performance_NN ,_, achieved_VBN by_IN having_VBG one_CD dedicated_JJ cryptographic_JJ co-processor_NN per_IN processor_NN unit_NN ._.
114_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: IBM_NNP zHyperLink_NNP Express_NNP is_VBZ a_DT new_JJ ,_, short_JJ distance_NN ,_, Z_NNP I/O_NNP adapter_NN designed_VBN for_IN up_RB to_TO 5x_VB lower_JJR latency_NN than_IN High_JJ Performance_NNP FICON_NNP for_IN read_NN requests_NNS ._.
115_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: The_DT channel_NN subsystem_NN is_VBZ built_VBN for_IN I/O_NNP resilience_NN ._.
The_DT number_NN of_IN logical_JJ channel_NN subsystems_NNS -LRB-_-LRB- LCSS_NNP -RRB-_-RRB- ,_, subchannel_NN sets_NNS ,_, and_CC I/O_NNP devices_NNS are_VBP consistent_JJ with_IN its_PRP$ predecessor_NN platform_NN ,_, as_IN is_VBZ the_DT number_NN of_IN logical_JJ partitions_NNS -LRB-_-LRB- LPARs_NNP -RRB-_-RRB- ._.
116_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD Six_CD LCSS_NNP </ff2>_CD 117_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD 85_CD LPARs_NNP </ff2>_CD 118_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD Four_CD subchannel_NN sets_VBZ </ff2>_CD 119_CD ;_: ;_: ff3_CD fs1_CD ;_: ;_: <ff2>_CD 32,000_CD I/O_NNP devices_NNS per_IN channel_NN </ff2>_CD 120_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 8_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 121_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: To_TO ensure_VB a_DT balanced_JJ and_CC highly_RB available_JJ system_NN ,_, the_DT z14_NN includes_VBZ these_DT additional_JJ features_NNS and_CC functions_NNS :_: 122_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Enhanced_NNP LPAR_NNP resource_NN allocation_NN algorithms_NNS for_IN processor_NN units_NNS and_CC memory_NN -LRB-_-LRB- 16_CD TB_NN </ff2>_CD 123_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: per_IN LPAR_NNP -RRB-_-RRB- 124_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD IBM_NNP Virtual_NNP Flash_NNP Memory_NN -LRB-_-LRB- VFM_NNP -RRB-_-RRB- can_MD be_VB used_VBN to_TO handle_VB paging_NN workload_NN spikes_NNS and_CC can_MD </ff2>_VB 125_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: improve_VB availability_NN ._.
VFM_NNP is_VBZ the_DT replacement_NN for_IN the_DT Flash_NNP Express_NNP features_NNS -LRB-_-LRB- 0402_CD and_CC 0403_CD -RRB-_-RRB- ,_, which_WDT were_VBD available_JJ on_IN the_DT zEC12_NNP and_CC z13_CD ._.
126_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Next_JJ generation_NN Crypto_NNP Express6S_NNP feature_NN supports_VBZ up_RP to_TO 85_CD domains_NNS </ff2>_JJ 127_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD New_NNP CMPSC_NNP with_IN Huffman_NNP Coding_NNP compression_NN for_IN faster_JJR expansion_NN algorithms_NNS and_CC </ff2>_CD 128_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: reduced_VBN overhead_JJ 129_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Guarded_NNP Storage_NNP Facility_NNP for_IN improved_VBN Java_NNP performance_NN by_IN reducing_VBG program_NN pauses_VBZ </ff2>_CD 130_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: during_IN Java_NNP Garbage_NNP Collection_NNP 131_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Functionality_NN in_IN 10_CD GbE_NNP RoCE_NNP Express2_NNP ,_, with_IN the_DT increased_VBN ability_NN to_TO share_VB adapters_NNS </ff2>_VB 132_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: between_IN LPARs_NNP 133_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Coupling_NNP Express_NNP Long_NNP Reach_NNP -LRB-_-LRB- LR_NNP -RRB-_-RRB- for_IN coupling_NN links_NNS that_WDT need_VBP to_TO extend_VB up_RP to_TO 10_CD km_NN </ff2>_CD 134_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Next_JJ generation_NN FICON_NNP Express16S_NNPS +_SYM </ff2>_CD 135_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD zHyperLink_NNP Express_NNP with_IN IBM_NNP DS8880_NNP for_IN extremely_RB low_JJ latency_NN </ff2>_CD 136_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: inbound_JJ IPSec_JJ packets_NNS 137_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Secure_NNP Service_NNP Container_NNP </ff2>_CD 138_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 5_CD 139_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: to_TO build_VB and_CC host_VB secure_JJ virtual_JJ appliances_NNS 140_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP Air_NNP cooled_VBD systems_NNS such_JJ as_IN cooling_VBG radiators_NNS with_IN N_NNP +1_CD redundant_JJ design_NN </ff2>_CD 141_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Support_NN for_IN ASHRAE_NNP Class_NNP A3_NNP data_NN centers_NNS </ff2>_VBP 142_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Figure_NN 1-2_CD on_IN page_NN 9_CD compares_VBZ the_DT z14_CD with_IN previous_JJ Z_NN platforms_NNS in_IN the_DT following_VBG key_JJ areas_NNS :_: 143_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Single-engine_NN -LRB-_-LRB- 1-Way_JJ -RRB-_-RRB- PCI_NNP </ff2>_CD 144_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 6_CD 145_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Number_NN of_IN processor_NN units_NNS </ff2>_VBP 146_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Memory_NN </ff2>_CD 147_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP System_NNP I/O_NNP bandwidth_NN </ff2>_CD 148_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 5_CD 149_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: See_VB ``_`` Secure_NNP Service_NNP Container_NNP ''_'' on_IN page_NN 71_CD for_IN more_JJR information_NN ._.
150_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 6_CD 151_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: Based_VBN on_IN the_DT processor_NN capacity_NN index_NN -LRB-_-LRB- PCI_NNP -RRB-_-RRB- ._.
PCI_NNP values_NNS can_MD be_VB obtained_VBN from_IN <ff4>_CD Large_JJ Systems_NNPS Performance_NNP </ff4>_CD 152_CD ;_: ;_: ff4_CD fs3_CD ;_: ;_: Reference_NNP <ff2>_CD ,_, SC28-1187_NNP ``_`` fc0_FW ''_'' ._.
</ff2>_CD 153_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 9_CD <_NN /_SYM ff1_FW fs0_FW >_FW 154_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 1-2_CD Balanced_JJ system_NN design_NN :_: z14_CD versus_CC its_PRP$ predecessors_NNS 155_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: You_PRP can_MD find_VB more_JJR details_NNS about_IN the_DT z14_CD in_IN Chapter_NN 2_CD ,_, ``_`` IBM_NNP z14_CD hardware_NN overview_NN ''_'' on_IN page_NN 17_CD ._.
For_IN an_DT in-depth_JJ description_NN of_IN IBM_NNP z14_CD functions_NNS and_CC features_NNS ,_, see_VB also_RB <ff4>_CD IBM_NNP z14_CD </ff4>_CD 156_CD ;_: ;_: ff4_CD fs0_CD ;_: ;_: Technical_NNP Guide_NNP ,_, <ff2>_CD SG24-8451_NN ``_`` fc0_FW ''_'' ._.
</ff2>_CD 157_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.2_CD Storage_NNP connectivity_NN 158_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Storage_NNP connectivity_NN is_VBZ provided_VBN on_IN the_DT z14_CD by_IN IBM_NNP Fibre_NNP Connection_NN -LRB-_-LRB- FICON_NNP -RRB-_-RRB- and_CC the_DT IBM_NNP zHyperLink_NNP Express_NNP feature_NN ._.
159_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: FICON_NNP 160_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: FICON_NNP features_VBZ follow_VB the_DT established_VBN Fibre_NNP Channel_NNP -LRB-_-LRB- FC_NNP -RRB-_-RRB- standards_NNS to_TO support_VB data_NNS storage_NN and_CC access_NN requirements_NNS ,_, along_IN with_IN the_DT latest_JJS FC_NN technology_NN in_IN storage_NN and_CC access_NN devices_NNS ._.
FICON_NNP Express_NNP features_VBZ support_NN these_DT protocols_NNS :_: 161_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Native_JJ FICON_NNP </ff2>_CD 162_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT enhanced_JJ protocol_NN -LRB-_-LRB- over_IN FC_NNP -RRB-_-RRB- provides_VBZ for_IN communication_NN across_IN channels_NNS ,_, channel-to-channel_NN -LRB-_-LRB- CTC_NNP -RRB-_-RRB- connectivity_NN ,_, and_CC with_IN FICON_NNP devices_NNS ,_, such_JJ as_IN disks_NNS ,_, tapes_NNS ,_, and_CC printers_NNS ._.
It_PRP is_VBZ used_VBN in_IN z/OS_NNP ,_, IBM_NNP z/VM_NNP ®_NN ,_, IBM_NNP z/VSE_NNP ,_, z/TPF_NNP ,_, and_CC Linux_NNP on_IN z_SYM Systems_NNPS environments_NNS ._.
163_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Fibre_NNP Channel_NNP Protocol_NNP -LRB-_-LRB- FCP_NNP -RRB-_-RRB- </ff2>_CD 164_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT is_VBZ a_DT standard_JJ protocol_NN for_IN communicating_VBG with_IN disk_NN and_CC tape_NN devices_NNS through_IN Fibre_NNP Channel_NNP switches_VBZ and_CC directors_NNS ._.
The_DT FCP_NNP channel_NN can_MD connect_VB to_TO FCP_NNP SAN_NNP fabrics_NNS and_CC access_NN FCP/SCSI_NNP devices_NNS ._.
FCP_NNP is_VBZ used_VBN by_IN z/VM_NNP ,_, KVM_NNP for_IN IBM_NNP Z_NNP ,_, z/VSE_NNP ,_, and_CC Linux_NNP on_IN z_SYM Systems_NNPS environments_NNS ._.
165_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: FICON_NNP Express16S_NNPS +_NN features_NNS provide_VBP significant_JJ improvements_NNS in_IN throughput_NN and_CC response_NN time_NN for_IN performance-critical_JJ middleware_NN ,_, and_CC to_TO shrink_VB the_DT batch_NN window_NN that_WDT is_VBZ required_VBN to_TO accommodate_VB I/O-bound_JJ batch_NN work_NN ._.
FICON_NNP Express16S_NNPS +_NN features_NNS are_VBP implemented_VBN using_VBG 166_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 10_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 167_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: PCIe_NNP cards_NNS ,_, and_CC offer_VB better_JJR port_JJ granularity_NN and_CC improved_VBD capabilities_NNS over_IN the_DT previous_JJ FICON_NNP Express_NNP features_NNS ._.
FICON_NNP Express16S_NNPS +_NN features_NNS support_VBP a_DT link_NN data_NN rate_NN of_IN 16_CD Gbps_NNS -LRB-_-LRB- 4_CD ,_, 8_CD ,_, or_CC 16_CD Gbps_NNP auto-negotiate_NN -RRB-_-RRB- ,_, and_CC is_VBZ the_DT preferred_JJ technology_NN for_IN new_JJ systems_NNS ._.
168_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN more_JJR information_NN about_IN the_DT available_JJ FICON_NNP Express_NNP features_NNS ,_, see_VBP 3.1_CD ,_, ``_`` I/O_FW features_NNS at_IN a_DT glance_NN ''_'' on_IN page_NN 34_CD ._.
169_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: zHyperLink_NNP Express_NNP 170_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: zHyperLink_NNP was_VBD created_VBN to_TO provide_VB fast_JJ access_NN to_TO data_NNS via_IN extremely_RB low_JJ latency_NN connections_NNS between_IN the_DT Z_NN platform_NN and_CC storage_NN ._.
171_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT zHyperLink_NNP Express_NNP feature_NN allows_VBZ you_PRP to_TO make_VB synchronous_JJ requests_NNS for_IN data_NNS that_WDT is_VBZ in_IN the_DT storage_NN cache_NN of_IN the_DT IBM_NNP DS8880_NNP ._.
This_DT process_NN is_VBZ done_VBN by_IN directly_RB connecting_VBG the_DT zHyperLink_NNP Express_NNP port_NN in_IN the_DT z14_CD to_TO an_DT I/O_NNP Bay_NNP port_NN of_IN the_DT DS8880_NNP ._.
This_DT short_JJ distance_NN -LRB-_-LRB- up_IN to_TO 150_CD m_NN -RRB-_-RRB- ,_, direct_JJ connection_NN is_VBZ currently_RB intended_VBN to_TO speed_VB up_RP DB2_NNP for_IN z/OS_NNP 172_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: blocking_VBG read_VBN <ff2 fs0>_CD <_CD /_NN ff2_CD fs0_CD >_NN 173_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: requests_NNS ._.
174_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Working_VBG in_IN conjunction_NN with_IN the_DT FICON_NNP SAN_NNP Infrastructure_NNP ,_, zHyperLink_NNP can_MD improve_VB application_NN response_NN time_NN ,_, cutting_VBG I/O-sensitive_JJ workload_NN response_NN time_NN by_IN up_RB to_TO 50_CD %_NN without_IN requiring_VBG application_NN changes_NNS ._.
Note_VB that_DT zHyperLink_NNP channels_NNS complement_VBP FICON_NNP channels_NNS ,_, but_CC they_PRP do_VBP 175_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: not_RB <ff2 fs0>_CD replace_VB them_PRP ._.
<_FW /_FW ff2_FW fs0_FW >_FW 176_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.3_CD Network_NNP connectivity_NN 177_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD is_VBZ a_DT fully_RB virtualized_VBN platform_NN that_WDT can_MD support_VB many_JJ system_NN images_NNS at_IN once_RB ._.
Therefore_RB ,_, network_NN connectivity_NN covers_VBZ not_RB only_RB the_DT connections_NNS between_IN the_DT platform_NN and_CC external_JJ networks_NNS with_IN Open_NNP Systems_NNPS Adapter-Express_NNP -LRB-_-LRB- OSA-Express_NNP -RRB-_-RRB- and_CC 10_CD GbE_NNP RoCE_NNP Express_NNP features_NNS ,_, but_CC also_RB supports_VBZ specialized_VBN internal_JJ connections_NNS for_IN intra-system_JJ communication_NN through_IN IBM_NNP HiperSockets_NNPS ™_NN and_CC Shared_VBN Memory_NN Communications_NNPS --_: Direct_JJ Memory_NN Access_NNP -LRB-_-LRB- SMC-D_NNP -RRB-_-RRB- ._.
178_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: OSA-Express_NNP 179_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT OSA-Express_JJ features_NNS provide_VBP local_JJ area_NN network_NN -LRB-_-LRB- LAN_NNP -RRB-_-RRB- connectivity_NN and_CC comply_VB with_IN IEEE_NNP standards_NNS ._.
In_IN addition_NN ,_, OSA-Express_JJ features_NNS assume_VBP several_JJ functions_NNS of_IN the_DT TCP/IP_NNP stack_VBP that_IN normally_RB are_VBP performed_VBN by_IN the_DT processor_NN unit_NN ,_, allowing_VBG significant_JJ performance_NN benefits_NNS by_IN offloading_VBG processing_NN from_IN the_DT operating_NN system_NN ._.
180_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: OSA-Express6S_NN features_NNS introduced_VBN with_IN the_DT z14_CD is_VBZ a_DT technology_NN refresh_NN ._.
They_PRP continue_VBP to_TO support_VB 1000BASE-T_NNP Ethernet_NNP for_IN copper_NN environments_NNS as_RB well_RB as_IN 10_CD Gigabit_NNP Ethernet_NNP and_CC Gigabit_NNP Ethernet_NNP fiber_NN optic_NN -LRB-_-LRB- single-mode_JJ and_CC multimode_JJ -RRB-_-RRB- environments_NNS ._.
181_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: HiperSockets_NNP 182_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: IBM_NNP HiperSockets_NNPS is_VBZ an_DT integrated_JJ function_NN of_IN the_DT Z_NN platforms_NNS that_WDT supplies_VBZ attachments_NNS to_TO up_RB to_TO 32_CD high-speed_JJ virtual_JJ local_JJ area_NN networks_NNS with_IN minimal_JJ system_NN and_CC network_NN overhead_NN ._.
183_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: HiperSockets_NNPS is_VBZ a_DT function_NN of_IN the_DT Licensed_VBN Internal_NNP Code_NNP -LRB-_-LRB- LIC_NNP -RRB-_-RRB- ._.
It_PRP provides_VBZ LAN_NNP connectivity_NN across_IN multiple_JJ system_NN images_NNS on_IN the_DT same_JJ Z_NN platform_NN by_IN performing_VBG memory-to-memory_JJ data_NNS transfers_NNS in_IN a_DT secure_JJ way_NN ._.
The_DT HiperSockets_NNPS function_NN eliminates_VBZ the_DT use_NN of_IN I/O_NNP subsystem_NN operations_NNS and_CC having_VBG to_TO traverse_VB an_DT external_JJ network_NN connection_NN to_TO communicate_VB between_IN logical_JJ partitions_NNS in_IN the_DT same_JJ Z_NN platform_NN ._.
In_IN this_DT way_NN ,_, HiperSockets_NNPS can_MD help_VB with_IN server_NN consolidation_NN by_IN connecting_VBG virtual_JJ servers_NNS and_CC simplifying_VBG the_DT enterprise_NN network_NN ._.
184_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 11_CD <_NN /_NN ff1_CD fs0_CD >_NN 185_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: 10GbE_NNP RoCE_NNP Express2_NNP 186_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT 10_CD Gigabit_NNP Ethernet_NNP -LRB-_-LRB- 10GbE_NNP -RRB-_-RRB- RoCE_NNP Express2_NNP features_VBZ uses_VBZ Remote_NNP Direct_NNP Memory_NN Access_NNP -LRB-_-LRB- RDMA_NNP -RRB-_-RRB- over_IN Converged_NNP Ethernet_NNP -LRB-_-LRB- RoCE_NNP -RRB-_-RRB- to_TO provide_VB fast_JJ memory-to-memory_JJ communications_NNS between_IN two_CD Z_NN platforms_NNS or_CC within_IN a_DT Z_NN platform_NN ._.
187_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT feature_NN is_VBZ designed_VBN to_TO help_VB reduce_VB consumption_NN of_IN CPU_NNP resources_NNS for_IN applications_NNS that_WDT use_VBP the_DT TCP/IP_NNP stack_VB -LRB-_-LRB- such_JJ as_IN IBM_NNP WebSphere_NNP ®_NNP accessing_VBG an_DT IBM_NNP DB2_NNP database_NN -RRB-_-RRB- ._.
It_PRP can_MD also_RB help_VB reduce_VB network_NN latency_NN with_IN memory-to-memory_JJ transfers_NNS by_IN using_VBG Shared_NNP Memory_NN Communications_NNPS over_IN RDMA_NNP -LRB-_-LRB- SMC-R_NNP -RRB-_-RRB- in_IN z/OS_NNP V2R1_NNP or_CC later_RB ._.
188_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: With_IN SMC-R_NNP ,_, you_PRP can_MD transfer_VB huge_JJ amounts_NNS of_IN data_NNS quickly_RB ,_, at_IN low_JJ latency_NN ._.
SMC-R_NN is_VBZ completely_RB transparent_JJ to_TO the_DT application_NN ,_, requiring_VBG no_DT code_NN changes_NNS and_CC thus_RB enabling_VBG rapid_JJ time_NN to_TO value_NN ._.
189_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: SMC-D_NNP 190_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD also_RB uses_VBZ a_DT recently_RB introduced_VBN communications_NNS protocol_NN called_VBN Shared_NNP Memory_NN Communications_NNP 191_CD ;_: ;_: ff2_CD fs7_CD ;_: ;_: -_: <fs0>_CD Direct_NNP Memory_NN Access_NNP -LRB-_-LRB- SMC-D_NNP -RRB-_-RRB- ._.
SMC-D_NNP is_VBZ similar_JJ to_TO SMC-R_NNP ,_, but_CC is_VBZ </fs0>_CD 192_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: intended_VBN for_IN communications_NNS <ff4>_VBP </ff4>_CD 193_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: within_IN <ff4 fs0>_CD <ff2>_CD the_DT same_JJ Z_NN platform_NN ,_, optimizing_VBG operating_VBG systems_NNS </ff2>_VB <_FW /_FW ff4_FW fs0_FW >_FW 194_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: communications_NNS in_IN a_DT way_NN that_WDT is_VBZ transparent_JJ to_TO socket_NN applications_NNS ._.
It_PRP reduces_VBZ the_DT CPU_NNP cost_NN of_IN TCP/IP_NNP processing_NN in_IN the_DT data_NNS path_NN ,_, enabling_VBG highly_RB efficient_JJ and_CC application-transparent_JJ communications_NNS ._.
Notably_RB ,_, SMC-D_NNP requires_VBZ no_DT additional_JJ physical_JJ resources_NNS -LRB-_-LRB- such_JJ as_IN RoCE_NNP adapters_NNS ,_, PCI_NNP bandwidth_NN ,_, ports_NNS ,_, I/O_NNP slots_NNS ,_, network_NN resources_NNS ,_, or_CC 10GbE_JJ switches_NNS -RRB-_-RRB- ._.
Instead_RB ,_, SMC-D_NNP uses_VBZ either_CC HiperSockets_VBZ or_CC an_DT OSA-Express_JJ feature_NN for_IN establishing_VBG the_DT initial_JJ connection_NN ._.
195_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN more_JJR information_NN about_IN the_DT available_JJ network_NN connectivity_NN features_NNS ,_, see_VBP 3.1_CD ,_, ``_`` I/O_FW features_NNS at_IN a_DT glance_NN ''_'' on_IN page_NN 34_CD ._.
196_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.4_CD Cryptography_NNP 197_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: z14_CD provides_VBZ two_CD major_JJ groups_NNS of_IN cryptographic_JJ functions_NNS :_: CPACF_NNP and_CC Crypto_NNP Express6S_NNP ._.
198_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: CPACF_NNP is_VBZ a_DT high_JJ performance_NN ,_, low_JJ latency_NN co-processor_NN that_WDT performs_VBZ symmetric_JJ key_JJ encryption_NN and_CC calculates_VBZ message_NN digests_NNS -LRB-_-LRB- hashes_NNS -RRB-_-RRB- in_IN hardware_NN ._.
Supported_VBN algorithms_NNS are_VBP AES_NNP ,_, DES/TDES_NNP ,_, SHA-1_NNP ,_, SHA-2_NNP ,_, and_CC SHA-3_NNP ._.
Latency_NN in_IN the_DT CPACF_NNP in_IN the_DT z14_CD is_VBZ significantly_RB less_JJR compared_VBN to_TO the_DT CPACF_NNP in_IN the_DT z13_NN ._.
The_DT tamper-sensing_JJ and_CC tamper-responding_JJ Crypto_NNP Express6S_NNS features_NNS provide_VBP acceleration_NN for_IN high-performance_JJ cryptographic_JJ operations_NNS and_CC support_VB up_RP to_TO 85_CD domains_NNS ._.
This_DT specialized_VBN hardware_NN performs_VBZ AES_NNP ,_, DES/TDES_NNP ,_, RSA_NNP ,_, Elliptic_NNP Curve_NNP -LRB-_-LRB- ECC_NNP -RRB-_-RRB- ,_, SHA-1_NN ,_, and_CC SHA-2_NNP ,_, and_CC other_JJ cryptographic_JJ operations_NNS ._.
It_PRP supports_VBZ specialized_VBN high-level_JJ cryptographic_JJ APIs_NNS and_CC functions_NNS ,_, including_VBG those_DT required_VBN in_IN the_DT banking_NN industry_NN ._.
Crypto_NNP Express6S_NNP features_NNS are_VBP designed_VBN to_TO meet_VB the_DT FIPS_NNP 140-2_CD Level_NNP 4_CD and_CC PCI_NNP HSM_NNP security_NN requirements_NNS for_IN hardware_NN security_NN modules_NNS ._.
The_DT z14_CD offers_NNS twice_RB the_DT AES_NNP performance_NN as_IN the_DT z13_CD ,_, a_DT True_JJ Random_NNP Number_NNP Generator_NNP ,_, SHA3_NNP support_NN ,_, and_CC RSA/ECC_NNP acceleration_NN ._.
199_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.5_CD Clustering_VBG connectivity_NN 200_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: A_DT Parallel_JJ Sysplex_NNP is_VBZ an_DT IBM_NNP Z_NNP clustering_VBG technology_NN used_VBN to_TO make_VB applications_NNS running_VBG on_IN logical_JJ and_CC physical_JJ servers_NNS highly_RB reliable_JJ and_CC always_RB available_JJ ._.
The_DT servers_NNS in_IN a_DT Parallel_JJ Sysplex_NN are_VBP interconnected_VBN via_IN coupling_NN links_NNS ._.
201_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 12_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 202_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Coupling_VBG connectivity_NN for_IN Parallel_JJ Sysplex_NNP on_IN z14_CD use_NN Coupling_NNP Express_NNP Long_NNP Reach_NNP -LRB-_-LRB- CE_NNP LR_NNP -RRB-_-RRB- Integrated_NNP Coupling_NNP Adapter_NNP Short_NNP Reach_NNP -LRB-_-LRB- ICA_NNP SR_NNP -RRB-_-RRB- and_CC InfiniBand_NNP -LRB-_-LRB- IFB_NNP -RRB-_-RRB- technology_NN ._.
The_DT ICA_NNP SR_NNP and_CC HCA3-O_NNP SR_NNP are_VBP designed_VBN to_TO support_VB distances_NNS up_IN to_TO 150_CD m_NN ._.
The_DT CE_NNP LR_NNP and_CC HCA3-O_NNP LR_NNP fanouts_VBZ supports_VBZ longer_RBR unrepeated_JJ distances_NNS of_IN up_RB to_TO 10_CD km_NN between_IN systems_NNS ._.
203_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.6_CD Special-purpose_NN features_NNS and_CC functions_NNS 204_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: When_WRB it_PRP comes_VBZ to_TO Z_NNP development_NN ,_, IBM_NNP takes_VBZ a_DT <ff5 fs6>_JJ total_NN systems_NNS <_FW /_FW ff5_FW fs6_FW >_FW view_NN ._.
The_DT Z_NN stack_VB is_VBZ built_VBN around_IN digital_JJ services_NNS ,_, agile_JJ application_NN development_NN ,_, connectivity_NN ,_, and_CC systems_NNS management_NN ._.
This_DT configuration_NN creates_VBZ an_DT integrated_VBN ,_, platform_NN with_IN specialized_VBN hardware_NN and_CC dedicated_JJ computing_NN capabilities_NNS ._.
205_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD delivers_VBZ a_DT range_NN of_IN features_NNS and_CC functions_NNS ,_, allowing_VBG processor_NN units_NNS to_TO concentrate_VB on_IN computational_JJ tasks_NNS ,_, while_IN distinct_JJ ,_, specialized_JJ features_NNS take_VBP care_NN of_IN the_DT rest_NN ._.
The_DT following_VBG are_VBP some_DT of_IN the_DT special-purpose_JJ features_NNS and_CC functions_NNS that_WDT are_VBP offered_VBN with_IN the_DT z14_CD :_: 206_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP Data_NNP compression_NN </ff2>_CD 207_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: The_DT Compression_NNP Coprocessor_NNP -LRB-_-LRB- CMPSC_NNP -RRB-_-RRB- is_VBZ a_DT high-performance_JJ coprocessor_NN that_WDT uses_VBZ compression_NN algorithms_NNS -LRB-_-LRB- such_JJ as_IN new_JJ Huffman_NNP encoding_NN -RRB-_-RRB- to_TO help_VB reduce_VB disk_NN space_NN and_CC memory_NN usage_NN ._.
208_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: The_DT IBM_NNP zEnterprise_NNP ®_NNP Data_NNP Compression_NNP -LRB-_-LRB- zEDC_NNP -RRB-_-RRB- Express_NNP feature_NN delivers_VBZ an_DT integrated_JJ solution_NN to_TO help_VB reduce_VB CPU_NNP consumption_NN ,_, optimize_VB performance_NN of_IN compression-related_JJ tasks_NNS ,_, and_CC enable_VB more_RBR efficient_JJ use_NN of_IN storage_NN resources_NNS ._.
209_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Secure_NNP Services_NNPS Container_NNP </ff2>_CD 210_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT is_VBZ a_DT special-purpose_JJ firmware_NN partition_NN that_WDT is_VBZ isolated_VBN from_IN production_NN and_CC enables_VBZ the_DT secure_JJ deployment_NN of_IN software_NN appliances_NNS ._.
211_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD GDPS_NNP Virtual_NNP Appliance_NNP </ff2>_CD 212_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT GDPS_NNP Virtual_NNP Appliance_NNP is_VBZ a_DT fully_RB integrated_VBN ,_, continuous_JJ availability_NN ,_, and_CC disaster_NN recovery_NN solution_NN for_IN Linux_NNP on_IN z_SYM Systems_NNPS that_WDT can_MD help_VB improve_VB availability_NN and_CC time-to-value_NN ._.
213_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Dynamic_NNP Partition_NNP Manager_NNP -LRB-_-LRB- DPM_NNP -RRB-_-RRB- </ff2>_CD 214_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: DPM_NNP is_VBZ a_DT guided_VBN management_NN interface_NN that_WDT is_VBZ used_VBN to_TO define_VB the_DT Z_NNP hardware_NN and_CC virtual_JJ infrastructure_NN ,_, including_VBG integrated_VBN dynamic_JJ I/O_NNP management_NN that_WDT runs_VBZ Linux_NNP on_IN z_SYM Systems_NNPS environments_NNS ._.
215_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Guarded_NNP Storage_NNP Facility_NNP -LRB-_-LRB- GSF_NNP -RRB-_-RRB- </ff2>_CD 216_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Also_RB known_VBN as_IN pause-less_JJ garbage_NN collection_NN ,_, Guarded_NNP Storage_NNP Facility_NNP is_VBZ a_DT new_JJ architecture_NN introduced_VBN with_IN z14_CD to_TO enable_VB enterprise_NN scale_NN Java_NNP applications_NNS to_TO run_VB without_IN periodic_JJ pause_NN for_IN garbage_NN collection_NN on_IN larger_JJR heaps_NNS ._.
217_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Instruction_NNP Execution_NNP Protection_NNP Facility_NNP -LRB-_-LRB- IEPF_NNP -RRB-_-RRB- </ff2>_CD 218_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Instruction_NNP Execution_NNP Protection_NNP is_VBZ a_DT new_JJ hardware_NN function_NN introduced_VBN with_IN z14_NNS that_WDT enables_VBZ software_NN like_IN IBM_NNP Language_NNP Environment_NNP ®_NN to_TO mark_VB certain_JJ memory_NN regions_NNS -LRB-_-LRB- for_IN example_NN ,_, a_DT heap_NN or_CC stack_VB -RRB-_-RRB- as_IN non-executable_JJ to_TO improve_VB the_DT security_NN of_IN programs_NNS running_VBG on_IN Z_NN against_IN stack-overflow_JJ or_CC similar_JJ attacks_NNS ._.
219_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Simultaneous_JJ multithreading_NN -LRB-_-LRB- SMT_NNP -RRB-_-RRB- </ff2>_CD 220_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: With_IN SMT_NNP ,_, you_PRP can_MD process_VB up_RP to_TO two_CD simultaneous_JJ threads_NNS in_IN a_DT single_JJ core_NN to_TO optimize_VB throughput_NN ._.
An_DT operating_NN system_NN with_IN SMT_NNP support_NN can_MD be_VB configured_VBN to_TO dispatch_VB work_NN to_TO a_DT thread_NN on_IN a_DT zIIP_NNP 221_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 7_CD 222_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: or_CC an_DT IFL_NNP 223_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 8_CD 224_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: ._.
New_NNP with_IN z14_CD ,_, SAP_NNP engines_NNS also_RB support_VBP SMT_NNP ._.
225_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 7_CD 226_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: IBM_NNP z_SYM Integrated_NNP Information_NNP Processor_NNP -LRB-_-LRB- zIIP_NNP -RRB-_-RRB- is_VBZ used_VBN under_IN z/OS_NNP for_IN designated_VBN workloads_NNS ,_, which_WDT include_VBP IBM_NNP Java_NNP virtual_JJ machine_NN -LRB-_-LRB- JVM_NNP -RRB-_-RRB- ,_, various_JJ XML_NNP System_NNP Services_NNPS ,_, and_CC others_NNS ._.
227_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 13_CD <_FW /_FW ff1_FW fs0_FW >_FW 228_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Single-instruction_NN ,_, multiple-data_JJ -LRB-_-LRB- SIMD_NNP -RRB-_-RRB- </ff2>_CD 229_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: SIMD_NNP is_VBZ set_VBN of_IN instructions_NNS that_WDT allows_VBZ optimization_NN of_IN code_NN to_TO complex_JJ mathematical_JJ models_NNS and_CC business_NN analytics_NNS vector_NN processing_NN ._.
The_DT set_NN of_IN SIMD_NNP instructions_NNS are_VBP a_DT type_NN of_IN data-parallel_JJ computing_NN and_CC vector_NN processing_NN that_WDT can_MD decrease_VB the_DT amount_NN of_IN code_NN and_CC accelerate_VB mathematical_JJ computations_NNS with_IN integer_NN ,_, string_NN ,_, character_NN ,_, and_CC floating_VBG point_NN data_NNS types_NNS ._.
230_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Dynamic_NNP memory_NN relocation_NN </ff2>_CD 231_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT is_VBZ in_IN support_NN of_IN Enhanced_NNP Drawer_NNP Availability_NNP -LRB-_-LRB- EDA_NNP -RRB-_-RRB- and_CC Concurrent_JJ Drawer_NNP Replacement_NNP -LRB-_-LRB- CDR_NNP -RRB-_-RRB- ._.
With_IN this_DT technology_NN ,_, an_DT algorithm_NN is_VBZ used_VBN to_TO dynamically_RB move_VB memory_NN between_IN CPC_NNP drawers_NNS to_TO improve_VB performance_NN without_IN impacting_VBG the_DT operating_NN system_NN ._.
232_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Coupling_NN and_CC parallel_JJ sysplex_NN </ff2>_CD 233_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Data_NNP sharing_NN and_CC serialization_NN functions_NNS are_VBP offloaded_VBN to_TO the_DT coupling_NN facility_NN via_IN a_DT special_JJ coupling_NN link_NN network_NN ,_, providing_VBG the_DT infrastructure_NN to_TO run_VB a_DT single_JJ production_NN workload_NN accessing_VBG a_DT common_JJ set_NN of_IN data_NNS across_IN many_JJ z/OS_NNP system_NN images_NNS ._.
234_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: You_PRP can_MD read_VB more_RBR about_IN these_DT and_CC other_JJ z14_NN features_NNS in_IN Chapter_NN 3_CD ,_, ``_`` Supported_VBN features_NNS and_CC functions_NNS ''_'' on_IN page_NN 33_CD and_CC Chapter_NNP 4_CD ,_, ``_`` Strengths_NNS of_IN the_DT z14_CD platform_NN ''_'' on_IN page_NN 59_CD ._.
235_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.7_CD Capacity_NN on_IN demand_NN and_CC performance_NN 236_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD enables_VBZ just-in-time_JJ deployment_NN of_IN processor_NN resources_NNS ._.
The_DT capacity_NN on_IN demand_NN -LRB-_-LRB- CoD_VBN -RRB-_-RRB- function_NN allows_VBZ users_NNS to_TO dynamically_RB change_VB available_JJ system_NN capacity_NN ._.
This_DT function_NN helps_VBZ companies_NNS respond_VB to_TO new_JJ business_NN requirements_NNS with_IN flexibility_NN and_CC precise_JJ granularity_NN ._.
Also_RB contributing_VBG to_TO the_DT additional_JJ capacity_NN on_IN the_DT z14_CD are_VBP numerous_JJ improvements_NNS in_IN processor_NN chip_NN design_NN ,_, including_VBG new_JJ instructions_NNS ,_, multithreading_VBG ,_, and_CC redesigned_VBD and_CC larger_JJR caches_NNS ._.
237_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: In_IN the_DT same_JJ footprint_NN ,_, the_DT z14_NN can_MD deliver_VB up_RP to_TO 25_CD %_NN 238_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 9_CD 239_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: ``_`` fc0_FW ``_`` more_RBR capacity_NN than_IN the_DT largest_JJS 141-way_JJ z13_NN ._.
The_DT z14_CD 1-way_JJ system_NN has_VBZ approximately_RB 10_CD %_NN more_JJR capacity_NN than_IN the_DT z13_CD 1-way_JJ system_NN ._.
240_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN more_JJR details_NNS see_VBP 4.3.2_CD ,_, ``_`` Capacity_NN on_IN demand_NN ''_'' on_IN page_NN 73_CD and_CC 4.3.3_CD ,_, ``_`` z14_FW performance_NN ''_'' on_IN page_NN 75_CD ._.
241_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.2.8_CD Reliability_NN ,_, availability_NN ,_, and_CC serviceability_NN 242_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD offers_VBZ the_DT same_JJ high_JJ quality_NN of_IN service_NN and_CC <ff5 fs6>_CD reliability_NN <ff2 fs0>_CD ,_, <ff5 fs6>_CD availability_NN <ff2 fs0>_CD ,_, and_CC <ff5 fs6>_CD serviceability_NN <_SYM /_FW ff5_FW fs6_FW >_FW <_FW /_FW ff2_FW fs0_FW >_FW <_FW /_FW ff5_FW fs6_FW >_FW <_FW /_FW ff2_FW fs0_FW >_FW <_FW /_FW ff5_FW fs6_FW >_FW 243_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: -LRB-_-LRB- RAS_NNP -RRB-_-RRB- that_WDT is_VBZ traditional_JJ in_IN Z_NNP platforms_NNS ._.
The_DT RAS_NNP strategy_NN employs_VBZ a_DT building-block_NN approach_NN that_WDT is_VBZ designed_VBN to_TO meet_VB stringent_JJ client_NN requirements_NNS for_IN achieving_VBG continuous_JJ ,_, reliable_JJ operation_NN ._.
These_DT are_VBP the_DT RAS_NNP building_NN blocks_NNS :_: 244_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Error_NN prevention_NN </ff2>_CD 245_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Error_NN detection_NN </ff2>_CD 246_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Recovery_NNP </ff2>_CD 247_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Problem_NNP determination_NN </ff2>_CD 248_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP Service_NNP structure_NN </ff2>_CD 249_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Change_NNP management_NN </ff2>_CD 250_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 8_CD 251_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: An_DT Integrated_NNP Facility_NNP for_IN Linux_NNP -LRB-_-LRB- IFL_NNP -RRB-_-RRB- is_VBZ exclusively_RB used_VBN with_IN Linux_NNP on_IN z_SYM Systems_NNPS and_CC for_IN running_VBG the_DT z/VM_NNP or_CC KVM_NNP hypervisor_NN in_IN support_NN of_IN Linux_NNP ._.
252_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 9_CD 253_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: Variations_NNS on_IN all_PDT the_DT observed_JJ increased_VBN performance_NN depend_VBP on_IN the_DT workload_NN type_NN ._.
254_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 14_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 255_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Measurement_NNP </ff2>_CD 256_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Analysis_NNP </ff2>_CD 257_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT RAS_NNP design_NN objective_NN is_VBZ to_TO manage_VB change_NN by_IN learning_VBG from_IN previous_JJ product_NN releases_NNS and_CC investing_VBG in_IN new_JJ RAS_NNP functionality_NN to_TO eliminate_VB or_CC minimize_VB all_DT sources_NNS of_IN outages_NNS ._.
258_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN more_JJR information_NN on_IN RAS_NNP ,_, see_VBP 4.4_CD ,_, ``_`` Reliability_NN ,_, availability_NN ,_, and_CC serviceability_NN ''_'' on_IN page_NN 77_CD ._.
259_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 1.3_CD Software_NNP support_NN 260_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD supports_VBZ a_DT wide_JJ range_NN of_IN IBM_NNP and_CC independent_JJ software_NN vendor_NN -LRB-_-LRB- ISV_NNP -RRB-_-RRB- software_NN solutions_NNS ._.
This_DT range_NN includes_VBZ traditional_JJ batch_NN and_CC online_JJ transaction_NN processing_NN -LRB-_-LRB- OLTP_NNP -RRB-_-RRB- environments_NNS ,_, such_JJ as_IN IBM_NNP Customer_NN Information_NNP Control_NNP System_NNP -LRB-_-LRB- IBM_NNP CICS_NNP ®_NN -RRB-_-RRB- ,_, IBM_NNP Information_NNP Management_NNP System_NNP -LRB-_-LRB- IBM_NNP IMS_NNP ™_CD -RRB-_-RRB- ,_, and_CC IBM_NNP DB2_NNP ._.
It_PRP also_RB includes_VBZ these_DT web_NN services_NNS -LRB-_-LRB- in_IN addition_NN to_TO others_NNS that_WDT are_VBP not_RB listed_VBN -RRB-_-RRB- :_: 261_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Java_NNP platform_NN </ff2>_CD 262_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Linux_NNP and_CC open_JJ standards_NNS applications_NNS </ff2>_JJ 263_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD WebSphere_NNP </ff2>_CD 264_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD IBM_NNP MobileFirst_NNP ™_NNP Platform_NNP Foundation_NNP for_IN mobile_JJ application_NN development_NN </ff2>_CD 265_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD IBM_NNP z/OS_NNPS Connect_NNP Enterprise_NNP Edition_NNP </ff2>_CD 266_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT following_VBG operating_NN systems_NNS are_VBP supported_VBN on_IN the_DT z14_CD :_: 267_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/OS_NNP Version_NNP 2_CD Release_NNP 3_CD </ff2>_CD 268_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/OS_NNP Version_NNP 2_CD Release_NNP 2_CD with_IN PTFs_NNS -LRB-_-LRB- exploitation_NN -RRB-_-RRB- </ff2>_CD 269_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/OS_NNP Version_NNP 2_CD Release_NNP 1_CD with_IN PTFs_NNS -LRB-_-LRB- exploitation_NN -RRB-_-RRB- </ff2>_CD 270_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/OS_NNP Version_NNP 1_CD Release_NNP 13_CD with_IN PTFs_NNS -LRB-_-LRB- limited_JJ exploitation_NN ,_, requires_VBZ extended_JJ support_NN -RRB-_-RRB- </ff2>_CD 271_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/VM_NNP Version_NNP 6_CD Release_NNP 4_CD with_IN PTFs_NNS -LRB-_-LRB- compatibility_NN and_CC exploitation_NN support_NN -RRB-_-RRB- </ff2>_CD 272_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/VM_NNP Version_NNP 6_CD Release_NNP 3_CD with_IN PTFs_NNS -LRB-_-LRB- compatibility_NN and_CC exploitation_NN support_NN -RRB-_-RRB- </ff2>_CD 273_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/VSE_NNP Version_NNP 6_CD Release_NNP 2_CD with_IN PTFs_NNPS </ff2>_CD 274_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/VSE_NNP Version_NNP 6_CD Release_NNP 1_CD with_IN PTFs_NNPS </ff2>_CD 275_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/VSE_NNP Version_NNP 5_CD Release_NNP 2_CD with_IN PTFs_NNPS </ff2>_CD 276_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z/TPF_NNP Version_NNP 1_CD Release_NNP 1_CD -LRB-_-LRB- compatibility_NN support_NN -RRB-_-RRB- </ff2>_CD 277_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Linux_NN on_IN z_SYM Systems_NNPS :_: </ff2>_CD 278_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: SUSE_NNP :_: SUSE_NNP Linux_NNP Enterprise_NNP Server_NNP 11_CD and_CC 12_CD --_: Red_NNP Hat_NNP :_: Red_NNP Hat_NNP Enterprise_NNP Linux_NNP -LRB-_-LRB- RHEL_NNP -RRB-_-RRB- 6_CD ,_, and_CC RHEL7_NNP --_: Ubuntu_NNP :_: 16.04_CD LTS_NNP 279_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD KVM_NNP for_IN IBM_NNP z_SYM 1.1.2_CD with_IN FixPack_NNP -LRB-_-LRB- toleration_NN mode_NN -RRB-_-RRB- </ff2>_CD 280_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD KVM_NNP hypervisor_NN ,_, which_WDT is_VBZ offered_VBN with_IN the_DT following_VBG Linux_NNP distributions_NNS :_: </ff2>_CD 281_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: SLES-12_NN SP2_CD or_CC higher_JJR 282_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: Ubuntu_NNP 16.04_CD LTS_NNP or_CC higher_JJR ._.
Detailed_JJ service_NN levels_NNS will_MD be_VB identified_VBN during_IN toleration_NN tests_NNS ._.
For_IN recommended_VBN distribution_NN levels_NNS ,_, see_VBP IBM_NNP tested_VBD and_CC supported_VBD Linux_NNP environments_NNS ``_`` fc0_FW ''_'' ._.
283_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN more_JJR information_NN about_IN the_DT z14_CD software_NN support_NN ,_, see_VBP Chapter_NN 5_CD ,_, ``_`` Operating_VBG system_NN support_NN ''_'' on_IN page_NN 85_CD ._.
284_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 1_CD ._.
The_DT base_NN of_IN a_DT trust_NN economy_NN <ff1 fs0>_CD 15_CD <_NN /_SYM ff1_FW fs0_FW >_FW 285_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 1.3.1_CD IBM_NNP compilers_NNS 286_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Compilers_NNS are_VBP built_VBN with_IN specific_JJ knowledge_NN of_IN the_DT system_NN architecture_NN ,_, which_WDT is_VBZ used_VBN during_IN code_NN generation_NN ._.
Therefore_RB ,_, using_VBG the_DT latest_JJS compilers_NNS is_VBZ essential_JJ to_TO extract_VB the_DT maximum_NN benefit_NN of_IN a_DT platform_NN 's_POS capabilities_NNS ._.
IBM_NNP compilers_NNS use_VBP the_DT latest_JJS architecture_NN enhancements_NNS and_CC new_JJ instruction_NN sets_VBZ to_TO deliver_VB additional_JJ value_NN ._.
287_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: With_IN IBM_NNP Enterprise_NNP COBOL_NNP for_IN z/OS_NNP and_CC IBM_NNP Enterprise_NNP PL/I_NNP for_IN z/OS_NNP ,_, decades_NNS of_IN IBM_NNP experience_NN in_IN application_NN development_NN can_MD be_VB used_VBN to_TO integrate_VB COBOL_NNP and_CC PL/I_NNP with_IN web_NN services_NNS ,_, XML_NNP ,_, and_CC Java_NNP ._.
Such_JJ interoperability_NN makes_VBZ it_PRP possible_JJ to_TO capitalize_VB on_IN existing_VBG IT_PRP investments_NNS ,_, while_IN smoothly_RB incorporating_VBG new_JJ ,_, web-based_JJ applications_NNS into_IN the_DT infrastructure_NN ._.
288_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: z/OS_NNP ,_, XL_NNP C/C_NNP +_VBD +_CD ,_, and_CC XL_NNP C/C_NNP +_NNP +_NNP for_IN Linux_NNP on_IN z_SYM Systems_NNPS help_VBP with_IN creating_VBG and_CC maintaining_VBG critical_JJ business_NN applications_NNS that_WDT are_VBP written_VBN in_IN C_NNP or_CC C++_NNP to_TO maximize_VB application_NN performance_NN and_CC improve_VB developer_NN productivity_NN ._.
These_DT compilers_NNS transform_VBP C_$ or_CC C++_NNP source_NN code_NN into_IN executable_JJ code_NN that_WDT fully_RB leverages_VBZ the_DT Z_NN architecture_NN ._.
This_DT transformation_NN is_VBZ possible_JJ thanks_NNS to_TO hardware-tailored_JJ optimizations_NNS ,_, built-in_JJ functions_NNS ,_, performance-tuned_JJ libraries_NNS ,_, and_CC language_NN constructs_NNS that_WDT simplify_VBP system_NN programming_NN and_CC boost_NN application_NN runtime_NN performance_NN ._.
289_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Compilers_NNS such_JJ as_IN COBOL_NNP ,_, PL/I_NNP ,_, and_CC z/OS_NNP v2_CD .3_CD XL_NNP C/C_NNP +_NNP +_NN are_VBP inherently_RB optimized_VBN on_IN the_DT IBM_NNP z14_FW because_IN they_PRP use_VBP floating_VBG point_NN registers_NNS rather_RB than_IN memory_NN or_CC fast_JJ mathematical_JJ computations_NNS ._.
Using_VBG compilers_NNS that_WDT take_VBP advantage_NN of_IN hardware_NN enhancements_NNS is_VBZ key_JJ to_TO improving_VBG application_NN performance_NN ,_, reducing_VBG CPU_NNP usage_NN ,_, and_CC lowering_VBG operating_NN costs_NNS ._.
290_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT IBM_NNP z14_CD also_RB offers_VBZ release-to-release_NN improvements_NNS for_IN Java_NNP ._.
Combined_VBN with_IN cryptography_NN acceleration_NN ,_, the_DT z14_NN can_MD deliver_VB improvements_NNS in_IN throughput_NN per_IN core_NN ._.
The_DT new_JJ z14_CD pause-less_JJ garbage_NN collection_NN capability_NN provides_VBZ improvements_NNS in_IN throughput_NN per_IN core_NN as_RB well_RB ._.
Because_IN of_IN shorter_JJR ,_, more_RBR consistent_JJ Java_NN response_NN times_NNS ,_, the_DT z14_CD achieves_VBZ both_DT improvements_NNS without_IN significantly_RB affecting_VBG overall_JJ throughput_NN ._.
So_RB for_IN Java_NNP applications_NNS that_WDT must_MD remain_VB highly_RB responsive_JJ ,_, enabling_VBG the_DT new_JJ garbage_NN collection_NN mode_NN is_VBZ a_DT good_JJ option_NN ._.
291_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 16_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 292_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: ©_CD Copyright_NNP IBM_NNP Corp._NNP 2017_CD ._.
All_DT rights_NNS reserved_VBN ._.
<ff1 fs0>_CD 17_CD <_FW /_FW ff1_FW fs0_FW >_FW 293_CD ;_: ;_: ff1_CD fs8_CD ;_: ;_: Chapter_NN 2_CD ._.
<fs9>_CD IBM_NNP z14_CD hardware_NN overview_NN </fs9>_CD 294_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT chapter_NN expands_VBZ on_IN the_DT description_NN of_IN the_DT key_JJ hardware_NN elements_NNS of_IN the_DT z14_NN that_WDT was_VBD topics_NNS :_: 295_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Models_NNS and_CC upgrade_JJ paths_NNS </ff2>_VBP 296_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Frames_NNS and_CC cabling_VBG </ff2>_CD 297_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD CPC_NNP drawers_NNS </ff2>_VBP 298_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD I/O_NNP system_NN structure_NN </ff2>_CD 299_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP Power_NNP and_CC cooling_VBG </ff2>_CD 300_CD ;_: ;_: ff1_CD fsa_NN ;_: ;_: 2_CD 301_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 18_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 302_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 2.1_CD Models_NNS and_CC upgrade_JJ paths_NNS 303_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_NN has_VBZ an_DT assigned_VBN machine_NN type_NN -LRB-_-LRB- MT_NNP -RRB-_-RRB- of_IN 3906_CD ,_, which_WDT uniquely_RB identifies_VBZ the_DT central_JJ processor_NN complex_NN -LRB-_-LRB- CPC_NNP -RRB-_-RRB- ._.
The_DT z14_CD is_VBZ offered_VBN in_IN five_CD models_NNS -LRB-_-LRB- M01_CD ,_, M02_NNP ,_, M03_NNP ,_, M04_NNP ,_, and_CC M05_NNP 304_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: 1_CD 305_CD ;_: ;_: ff2_CD fs0_CD ;_: ;-RRB-_NNP ._.
All_DT z14_CD models_NNS use_VBP seven_CD ,_, eight_CD ,_, nine_CD ,_, or_CC ten_CD processor_NN unit_NN cores_NNS in_IN five_CD or_CC six_CD processor_NN unit_NN single_JJ chip_NN modules_NNS in_IN one_CD CPC_NNP drawer_NN ._.
Spare_JJ processor_NN units_NNS ,_, system_NN assist_VB processors_NNS -LRB-_-LRB- SAPs_NNS -RRB-_-RRB- ,_, and_CC one_CD integrated_VBN firmware_NN processor_NN -LRB-_-LRB- IFP_NNP -RRB-_-RRB- are_VBP integral_JJ to_TO the_DT system_NN and_CC are_VBP present_JJ in_IN all_DT models_NNS of_IN the_DT z14_CD ._.
306_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Table_NNP 2-1_CD provides_VBZ a_DT summary_NN that_WDT includes_VBZ the_DT number_NN of_IN characterizable_JJ processor_NN units_NNS ,_, SAPs_NNS ,_, and_CC spare_JJ processor_NN units_NNS for_IN the_DT various_JJ models_NNS ._.
For_IN an_DT explanation_NN of_IN processor_NN unit_NN characterization_NN ,_, see_VBP ``_`` PU_NNP characterization_NN ''_'' on_IN page_NN 24_CD ._.
307_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Table_NNP 2-1_CD z14_CD model_NN summary_NN -LRB-_-LRB- machine_NN type_NN 3906_CD -RRB-_-RRB- 308_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD offers_NNS 269_CD capacity_NN levels_NNS ._.
There_EX are_VBP 170_CD capacity_NN levels_NNS based_VBN on_IN the_DT number_NN of_IN physically_RB used_VBN central_JJ processors_NNS -LRB-_-LRB- CPs_NNS -RRB-_-RRB- ,_, plus_CC up_RB to_TO 99_CD additional_JJ subcapacity_NN models_NNS for_IN the_DT first_JJ 33_CD CPs_NNS ._.
There_EX is_VBZ also_RB one_CD model_NN for_IN all_DT Integrated_NNP Facility_NNP for_IN Linux_NNP -LRB-_-LRB- IFL_NNP -RRB-_-RRB- or_CC all_DT Internal_NNP Coupling_NNP Facility_NNP -LRB-_-LRB- ICF_NNP -RRB-_-RRB- configurations_NNS ._.
309_CD ;_: ;_: ff2_CD fs4_CD ;_: ;_: 1_CD 310_CD ;_: ;_: ff2_CD fs3_CD ;_: ;_: The_DT M05_NNP is_VBZ a_DT new_JJ build_VBP order_NN only_RB model_NN ._.
You_PRP can_MD not_RB upgrade_VB from_IN an_DT M01_NNP ,_, M02_NNP ,_, M03_NNP ,_, or_CC M04_CD to_TO an_DT M05_NN ._.
311_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Model_NNP CPC_NNP drawers_NNS 312_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Characterizable_JJ processor_NN units_NNS 313_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Standard_NNP SAPs_NNPS 314_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Spares_VBZ 315_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Integrated_NNP firmware_NN processor_NN 316_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: M01_NNP <ff2>_CD 1_CD 1_LS -_: 33_CD 5_CD 2_CD 1_CD </ff2>_CD 317_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: M02_NNP <ff2>_CD 2_CD 1_LS -_: 69_CD 10_CD 2_CD 1_CD </ff2>_CD 318_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: M03_NNP <ff2>_CD 3_CD 1_LS -_: 105_CD 15_CD 2_CD 1_CD </ff2>_CD 319_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: M04_NNP <ff2>_CD 4_CD 1_LS -_: 141_CD 20_CD 2_CD 1_CD </ff2>_CD 320_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: M05_NNP <ff2>_CD 4_CD 1_LS -_: 170_CD 23_CD 2_CD 1_CD </ff2>_CD 321_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 19_CD <_NN /_NN ff1_CD fs0_CD >_NN 322_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Figure_NN 2-1_CD depicts_VBZ the_DT upgrade_NN paths_NNS to_TO the_DT z14_NN ._.
323_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-1_CD z14_CD upgrade_NN paths_NNS 324_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: On_IN the_DT z14_CD ,_, concurrent_JJ upgrades_NNS -LRB-_-LRB- explained_VBN in_IN Chapter_NN 4_CD ,_, ``_`` Strengths_NNS of_IN the_DT z14_CD platform_NN ''_'' on_IN page_NN 59_CD -RRB-_-RRB- are_VBP available_JJ for_IN CPs_NNS ,_, IFLs_NNS ,_, ICFs_NNS ,_, z_SYM Systems_NNPS Integrated_NNP Information_NNP Processors_NNP -LRB-_-LRB- zIIPs_NNP -RRB-_-RRB- ,_, and_CC SAPs_NNS ._.
However_RB ,_, concurrent_JJ processor_NN unit_NN upgrades_NNS require_VBP that_IN additional_JJ processor_NN units_NNS are_VBP physically_RB installed_VBN ,_, but_CC not_RB activated_VBN at_IN a_DT previous_JJ time_NN ._.
325_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: If_IN an_DT upgrade_JJ request_NN can_MD not_RB be_VB accomplished_VBN in_IN the_DT existing_VBG configuration_NN ,_, a_DT hardware_NN upgrade_NN is_VBZ required_VBN in_IN which_WDT one_CD or_CC more_JJR CPC_NNP drawers_NNS are_VBP added_VBN to_TO accommodate_VB the_DT wanted_JJ capacity_NN ._.
On_IN the_DT z14_CD ,_, additional_JJ CPC_NNP drawers_NNS can_MD be_VB installed_VBN concurrently_RB ._.
However_RB ,_, upgrading_VBG from_IN any_DT z14_CD model_NN to_TO model_NN M05_CD is_VBZ disruptive_JJ because_IN this_DT upgrade_NN is_VBZ only_RB supplied_VBN as_IN a_DT new_JJ system_NN ._.
326_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Spare_NNP processor_NN units_NNS are_VBP used_VBN to_TO replace_VB defective_JJ processor_NN units_NNS and_CC there_EX are_VBP always_RB two_CD spare_JJ processor_NN units_NNS on_IN a_DT z14_NN ._.
In_IN the_DT rare_JJ event_NN of_IN a_DT processor_NN unit_NN failure_NN ,_, one_CD of_IN the_DT spare_JJ processor_NN units_NNS is_VBZ immediately_RB and_CC transparently_RB activated_VBN and_CC assigned_VBN the_DT characteristics_NNS of_IN the_DT failing_VBG processor_NN unit_NN ._.
327_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 2.2_CD Frames_NNS and_CC cabling_VBG 328_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD is_VBZ always_RB a_DT two-frame_JJ system_NN :_: The_DT <ff5 fs6>_CD A_DT Frame_NN <ff2 fs0>_CD and_CC the_DT <ff5 fs6>_CD Z_NN Frame_NN <ff2 fs0>_CD ._.
It_PRP can_MD be_VB delivered_VBN as_IN <_FW /_FW ff2_FW fs0_FW >_FW <_FW /_FW ff5_FW fs6_FW >_FW <_FW /_FW ff2_FW fs0_FW >_FW <_FW /_FW ff5_FW fs6_FW >_FW 329_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: an_DT air-cooled_JJ system_NN or_CC as_IN a_DT water-cooled_JJ one_CD ._.
The_DT two_CD frames_NNS form_VBP the_DT z14_NN ._.
The_DT number_NN of_IN PCIe_NNP drawers_NNS can_MD vary_VB based_VBN on_IN the_DT number_NN of_IN I/O_NNP features_NNS ._.
For_IN a_DT new_JJ build_VBP system_NN ,_, a_DT combination_NN of_IN up_RB to_TO five_CD PCIe_NNP I/O_NNP drawers_NNS can_MD be_VB installed_VBN ._.
PCIe_NNP I/O_NNP drawers_NNS can_MD be_VB added_VBN concurrently_RB ._.
330_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: In_IN addition_NN ,_, the_DT z14_CD -LRB-_-LRB- both_DT new_JJ builds_VBZ and_CC MES_NNP orders_NNS -RRB-_-RRB- offers_VBZ top-exit_JJ options_NNS for_IN the_DT fiber_NN optic_NN and_CC copper_NN cables_NNS used_VBN for_IN I/O_NNP and_CC power_NN ._.
These_DT options_NNS -LRB-_-LRB- 331_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: Top_NNP Exit_NN Power_NN <ff2 fs0>_CD and_CC <_CD /_CD ff2_NN fs0_CD >_CD Top_NNP Exit_NN I/O_NNP 332_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 20_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 333_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: Cabling_VBG <ff2 fs0>_CD -RRB-_-RRB- give_VBP you_PRP more_RBR flexibility_NN in_IN planning_VBG where_WRB the_DT system_NN resides_VBZ ,_, potentially_RB freeing_VBG you_PRP <_FW /_FW ff2_FW fs0_FW >_FW 334_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: from_IN running_VBG cables_NNS under_IN a_DT raised_VBN floor_NN and_CC increasing_VBG air_NN flow_NN over_IN the_DT system_NN ._.
335_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT radiator-cooled_JJ z14_NN models_NNS support_VBP installation_NN on_IN raised_VBN floor_NN and_CC non-raised_JJ floor_NN environments_NNS ._.
For_IN water-cooled_JJ models_NNS ,_, only_RB the_DT raised_VBN floor_NN option_NN is_VBZ available_JJ ._.
336_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Figure_NN 2-2_CD shows_VBZ an_DT internal_JJ ,_, front_JJ view_NN of_IN the_DT two_CD frames_NNS of_IN an_DT air-cooled_JJ z14_NN system_NN with_IN the_DT maximum_NN five_CD PCIe_NNP I/O_NNP drawers_NNS ,_, including_VBG the_DT top-exit_JJ I/O_NNP and_CC power_NN cable_NN options_NNS ._.
337_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-2_CD <fs0>_CD z14_CD </fs0>_CD internal_JJ ,_, front_JJ view_NN :_: Air-cooled_JJ platform_NN with_IN five_CD PCIe_NNP I/O_NNP drawers_VBZ 338_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Figure_NN 2-3_CD shows_VBZ an_DT internal_JJ ,_, front_JJ view_NN of_IN the_DT two_CD frames_NNS of_IN a_DT water-cooled_JJ platform_NN without_IN the_DT top_JJ exit_NN I/O_NNP and_CC power_NN cable_NN options_NNS ._.
339_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-3_CD <fs0>_CD z14_CD </fs0>_CD internal_JJ ,_, front_JJ view_NN :_: Water-cooled_JJ platform_NN with_IN five_CD PCIe_NNP I/O_NNP drawers_VBZ 340_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 21_CD <_NN /_NN ff1_CD fs0_CD >_NN 341_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 2.3_CD CPC_NNP drawers_NNS 342_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD is_VBZ a_DT multiple_JJ CPC_NNP drawer_NN system_NN that_WDT can_MD hold_VB up_RP to_TO four_CD drawers_NNS in_IN the_DT A_DT Frame_NN ._.
343_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Each_DT CPC_NNP drawer_NN contains_VBZ the_DT following_VBG elements_NNS :_: 344_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Single_NNP chip_NN modules_NNS :_: </ff2>_CD 345_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: Five_CD or_CC six_CD PU_NNP single_JJ chip_NN modules_NNS ,_, each_DT containing_VBG seven_CD ,_, eight_CD ,_, nine_CD ,_, or_CC ten_CD processor_NN unit_NN cores_NNS -LRB-_-LRB- water-cooled_JJ -RRB-_-RRB- ._.
346_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: One_CD storage_NN controller_NN single_JJ chip_NN module_NN ,_, with_IN a_DT total_NN of_IN 672_CD MB_NNP L4_NNP cache_NN ._.
347_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Single_NNP chip_NN modules_NNS are_VBP described_VBN in_IN 2.3.1_CD ,_, ``_`` Single_JJ chip_NN modules_NNS ''_'' on_IN page_NN 22_CD ._.
Also_RB ,_, see_VBP Table_NNP 2-1_CD on_IN page_NN 18_CD for_IN the_DT model_NN summary_NN and_CC the_DT relation_NN between_IN the_DT number_NN of_IN CPC_NNP drawers_NNS and_CC number_NN of_IN available_JJ processor_NN units_NNS ._.
348_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Memory_NN :_: </ff2>_CD 349_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: A_DT minimum_NN of_IN 320_CD GB_NNP and_CC a_DT maximum_NN of_IN 32_CD TB_NN of_IN memory_NN -LRB-_-LRB- excluding_VBG 192_CD GB_NNP HSA_NNP -RRB-_-RRB- is_VBZ available_JJ for_IN client_NN use_NN ._.
See_VB Table_NNP 2-2_CD on_IN page_NN 25_CD for_IN details_NNS ._.
350_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: Either_NNP 15_CD ,_, 20_CD ,_, or_CC 25_CD memory_NN DIMMs_NNS are_VBP plugged_VBN in_IN a_DT CPC_NNP drawer_NN ._.
351_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Fanouts_NNP :_: </ff2>_CD 352_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT CPC_NNP drawer_NN provides_VBZ up_RP to_TO 10_CD PCIe_NNP Gen3_NNP fanout_NN adapters_NNS to_TO connect_VB to_TO the_DT PCIe_NNP I/O_NNP drawers_NNS and_CC ICA_NNP SR_NNP coupling_NN links_NNS ,_, and_CC up_RB to_TO four_CD InfiniBand_NNP fanout_NN adapters_NNS for_IN 12x_CD InfiniBand_NNP and_CC 1x_CD InfiniBand_NNP coupling_NN links_NNS ._.
353_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Each_DT fanout_NN has_VBZ one_CD ,_, two_CD ,_, or_CC four_CD ports_NNS :_: --_: One-port_JJ PCIe_NNP 16_CD GBps_NNP I/O_NNP fanout_NN ,_, each_DT supporting_VBG one_CD domain_NN in_IN 32-slot_JJ PCIe_NNP I/O_NNP drawers_NNS ._.
354_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: ICA_NNP SR_NNP two-port_JJ PCIe_NNP fanout_NN for_IN coupling_NN links_NNS -LRB-_-LRB- two_CD links_NNS ,_, 8_CD GBps_NNS each_DT -RRB-_-RRB- ._.
355_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: --_: HCA3-O_JJ 12x_JJ InfiniBand_NNP fanout_NN for_IN coupling_NN links_NNS -LRB-_-LRB- two_CD ports_NNS at_IN 6_CD GBps_NNS each_DT -RRB-_-RRB- ._.
--_: HCA3-O_CD LR_NNP 1x_CD InfiniBand_NNP fanout_NN for_IN coupling_NN links_NNS -LRB-_-LRB- four_CD ports_NNS ,_, 5_CD Gbps_NNS each_DT -RRB-_-RRB- ._.
356_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Two_CD Distributed_VBN Converter_NNP Assemblies_NNPS -LRB-_-LRB- DCAs_NNS -RRB-_-RRB- that_WDT provide_VBP power_NN to_TO the_DT CPC_NNP drawer_NN ._.
</ff2>_CD 357_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Loss_NN of_IN one_CD DCA_NNP leaves_VBZ enough_JJ power_NN to_TO satisfy_VB the_DT power_NN requirements_NNS of_IN the_DT entire_JJ drawer_NN ._.
The_DT DCAs_NNS can_MD be_VB concurrently_RB maintained_VBN ._.
358_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Two_CD Flexible_NNP Support_NN Processors_NNP -LRB-_-LRB- FSPs_NNS -RRB-_-RRB- that_WDT provide_VBP redundant_JJ interfaces_NNS to_TO the_DT internal_JJ </ff2>_CD 359_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: management_NN network_NN ._.
360_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 22_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 361_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: As_IN shown_VBN in_IN Figure_NN 2-4_CD ,_, all_DT CPC_NNP drawers_NNS are_VBP interconnected_VBN with_IN high-speed_JJ communications_NNS links_NNS through_IN the_DT L4_NNP shared_VBD caches_NNS ._.
The_DT z14_NN has_VBZ 672_CD MB_NNP of_IN L4_NNP cache_NN per_IN CPC_NNP drawer_NN ._.
362_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-4_CD <fs0>_CD z14_CD </fs0>_CD CPC_NNP drawer_NN communication_NN topology_NN 363_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT design_NN used_VBN to_TO connect_VB the_DT processor_NN unit_NN and_CC storage_NN control_NN allows_VBZ the_DT system_NN to_TO be_VB operated_VBN and_CC controlled_VBN by_IN the_DT IBM_NNP Processor_NNP Resource/Systems_NNP Manager_NNP ™_NNP -LRB-_-LRB- PR/SM_NNP ™_CD -RRB-_-RRB- facility_NN as_IN a_DT memory-coherent_JJ symmetrical_JJ multiprocessor_NNS -LRB-_-LRB- SMP_NNP -RRB-_-RRB- system_NN ._.
364_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.3.1_CD Single_NNP chip_NN modules_NNS 365_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: A_DT CPC_NNP drawer_NN has_VBZ five_CD PU_NNP single_JJ chip_NN modules_NNS -LRB-_-LRB- SCMs_NNS -RRB-_-RRB- for_IN models_NNS M01_VBP through_IN M04_CD or_CC six_CD PU_NNP SCMs_NNP for_IN model_NN M05_CD ,_, and_CC one_CD storage_NN control_NN -LRB-_-LRB- SC_NNP -RRB-_-RRB- SCM_NNP ._.
Each_DT PU_NNP SCM_NNP has_VBZ seven_CD ,_, eight_CD ,_, nine_CD ,_, or_CC ten_CD active_JJ PU_NNP cores_NNS ,_, and_CC L1_NNP ,_, L2_NNP ,_, and_CC L3_CD caches_NNS ._.
The_DT SC_NNP SCM_NNP holds_VBZ the_DT L4_NNP cache_NN ._.
366_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Figure_NN 2-5_CD on_IN page_NN 23_CD depicts_VBZ the_DT logical_JJ cluster_NN structure_NN for_IN a_DT model_NN M05_CD ,_, showing_VBG the_DT 6_CD PU_NNP SCMs_NNP ,_, the_DT SC_NNP SCM_NNP ,_, and_CC their_PRP$ connections_NNS ._.
For_IN models_NNS M01_VBP through_IN M04_NNP ,_, the_DT PU_NNP SCM_NNP to_TO the_DT far_RB left_VBN in_IN Logical_JJ Cluster_NN 1_CD is_VBZ not_RB present_JJ ._.
The_DT number_NN of_IN PU_NNP cores_NNS on_IN each_DT of_IN the_DT PU_NNP SCMs_NNP can_MD range_VB from_IN 7_CD to_TO 10_CD for_IN all_DT models_NNS ._.
367_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 23_CD <_FW /_FW ff1_FW fs0_FW >_FW 368_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-5_CD <fs0>_CD z14_CD </fs0>_CD M05_NNP CPC_NNP drawer_NN structure_NN 369_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN z14_CD ,_, two_CD CPC_NNP drawer_NN configurations_NNS are_VBP offered_VBN with_IN 41_CD or_CC 49_CD processor_NN units_NNS ._.
All_PDT the_DT models_NNS employ_VBP CPC_NNP drawers_NNS with_IN 41_CD processor_NN units_NNS except_IN for_IN the_DT model_NN M05_CD ,_, which_WDT has_VBZ four_CD CPC_NNP drawers_NNS with_IN 49_CD active_JJ processor_NN units_NNS ,_, for_IN a_DT total_NN of_IN 196_CD processor_NN units_NNS -LRB-_-LRB- 170_CD can_MD be_VB configured_VBN for_IN use_NN -RRB-_-RRB- ._.
Each_DT storage_NN control_NN SCM_NNP includes_VBZ 672_CD MB_NNP shared_VBD eDRAM_NNP cache_NN ,_, interface_NN logic_NN for_IN up_RB to_TO six_CD PU_NNP SCM_NNP each_DT ,_, and_CC SMP_NNP fabric_NN logic_NN ._.
The_DT SC_NNP SMC_NNP is_VBZ configured_VBN to_TO provide_VB a_DT single_JJ 672_CD MB_NNP L4_NNP cache_NN that_WDT is_VBZ shared_VBN by_IN all_DT PU_NNP cores_NNS in_IN the_DT CPC_NNP drawer_NN ._.
This_DT amount_NN of_IN cache_NN provides_VBZ a_DT total_NN of_IN 2.68_CD GB_NNP of_IN cache_NN if_IN all_DT four_CD CPC_NNP drawers_NNS are_VBP implemented_VBN ,_, yielding_VBG outstanding_JJ SMP_NNP scalability_NN for_IN real-world_JJ workloads_NNS ._.
370_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.3.2_CD Processor_NNP unit_NN 371_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Processor_NNP unit_NN -LRB-_-LRB- PU_NNP -RRB-_-RRB- is_VBZ the_DT generic_JJ term_NN for_IN a_DT IBM_NNP z/Architecture_NNP processor_NN ._.
Each_DT PU_NNP is_VBZ a_DT superscalar_JJ processor_NN with_IN the_DT following_VBG attributes_NNS :_: 372_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Up_IN to_TO six_CD instructions_NNS can_MD be_VB decoded_VBN per_IN clock_NN cycle_NN ._.
</ff2>_CD 373_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Up_IN to_TO ten_CD instructions_NNS can_MD be_VB in_IN execution_NN per_IN clock_NN cycle_NN ._.
</ff2>_CD 374_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Instructions_NNS can_MD be_VB issued_VBN out-of-order_JJ ._.
The_DT PU_NNP uses_VBZ a_DT high-frequency_NN ,_, low-latency_NN </ff2>_CD 375_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: pipeline_NN ,_, providing_VBG robust_JJ performance_NN across_IN a_DT wide_JJ range_NN of_IN workloads_NNS ._.
376_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Memory_NN accesses_NNS might_MD not_RB be_VB in_IN the_DT same_JJ instruction_NN order_NN -LRB-_-LRB- out-of-order_JJ operand_NN </ff2>_CD 377_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: fetching_VBG -RRB-_-RRB- ._.
378_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Most_JJS instructions_NNS flow_VBP through_IN a_DT pipeline_NN with_IN varying_VBG numbers_NNS of_IN steps_NNS for_IN different_JJ types_NNS </ff2>_VBP 379_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: of_IN instructions_NNS ._.
Several_JJ instructions_NNS can_MD be_VB in_IN execution_NN at_IN any_DT moment_NN ,_, subject_JJ to_TO the_DT maximum_JJ number_NN of_IN decodes_NNS and_CC completions_NNS per_IN cycle_NN ._.
380_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 24_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 381_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: PU_NNP cache_NN 382_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT on-chip_JJ cache_NN for_IN the_DT PU_NNP -LRB-_-LRB- core_NN -RRB-_-RRB- works_VBZ in_IN this_DT way_NN :_: 383_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Each_DT PU_NNP core_NN has_VBZ an_DT L1_NN cache_NN -LRB-_-LRB- pr8_CD KB_NNP cache_NN for_IN </ff2>_CD 384_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: instructions_NNS and_CC a_DT 128_CD KB_NNP cache_NN for_IN data_NNS ._.
385_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Each_DT PU_NNP core_NN has_VBZ a_DT private_JJ L2_NN cache_NN ,_, with_IN 4_CD MB_NNP D-cache_NNP -LRB-_-LRB- ``_`` D_NNP ''_'' stands_VBZ for_IN data_NNS -RRB-_-RRB- and_CC 2_CD MB_NNP </ff2>_CD 386_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: I-cache_NNP -LRB-_-LRB- ``_`` I_PRP ''_'' stands_VBZ for_IN instruction_NN -RRB-_-RRB- ._.
387_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Each_DT PU_NNP SCM_NNP contains_VBZ a_DT 128_CD MB_NNP L3_NNP cache_NN that_WDT is_VBZ shared_VBN by_IN all_DT PU_NNP cores_NNS in_IN the_DT SCM_NNP ._.
The_DT </ff2>_CD 388_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: shared_VBN L3_NNP cache_NN uses_VBZ eDRAM_NNP ._.
This_DT on-chip_JJ cache_NN implementation_NN optimizes_VBZ system_NN performance_NN for_IN high-frequency_NN processors_NNS ,_, with_IN cache_NN improvements_NNS ,_, new_JJ Translation/TLB2_NNP design_NN ,_, pipeline_NN optimizations_NNS ,_, and_CC better_JJR branch_NN prediction_NN ._.
389_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: PU_NNP sparing_VBG 390_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Hardware_NNP fault_NN detection_NN is_VBZ embedded_VBN throughout_IN the_DT design_NN ,_, and_CC is_VBZ combined_VBN with_IN comprehensive_JJ instruction-level_JJ retry_VB and_CC dynamic_JJ PU_NNP sparing_VBG ._.
This_DT function_NN provides_VBZ the_DT reliability_NN and_CC availability_NN that_WDT is_VBZ required_VBN for_IN true_JJ mainframe_NN integrity_NN ._.
391_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: On-chip_JJ cryptographic_JJ hardware_NN 392_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Dedicated_VBN on-chip_JJ cryptographic_JJ hardware_NN for_IN each_DT PU_NNP core_NN includes_VBZ extended_JJ key_NN and_CC hash_NN sizes_NNS for_IN the_DT Advanced_NNP Encryption_NNP Standard_NNP -LRB-_-LRB- AES_NNP -RRB-_-RRB- and_CC Secure_NNP Hash_NNP Algorithm_NNP -LRB-_-LRB- SHA_NNP -RRB-_-RRB- ,_, and_CC support_NN for_IN UTF8_CD to_TO UTF16_CD conversion_NN ._.
This_DT cryptographic_JJ hardware_NN is_VBZ available_JJ with_IN any_DT processor_NN type_NN ,_, for_IN example_NN CP_NNP ,_, IBM_NNP zIIP_NNP ,_, and_CC IFL_NNP ._.
393_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: Software_NNP support_NN 394_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD PUs_NNS provide_VBP full_JJ compatibility_NN with_IN existing_VBG software_NN for_IN z/Architecture_NNP ,_, and_CC extend_VB the_DT Instruction_NNP Set_NNP Architecture_NNP -LRB-_-LRB- ISA_NNP -RRB-_-RRB- to_TO enable_VB enhanced_JJ functionality_NN and_CC performance_NN ._.
Several_JJ hardware_NN instructions_NNS that_WDT support_VBP more_RBR efficient_JJ code_NN generation_NN and_CC execution_NN are_VBP introduced_VBN in_IN the_DT z14_CD :_: 395_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD CP_NNP Assist_NNP for_IN Cryptographic_NNP Functions_NNS -LRB-_-LRB- CPACF_NNP -RRB-_-RRB- </ff2>_CD 396_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Compression_NNP call_NN -LRB-_-LRB- CMPSC_NNP -RRB-_-RRB- </ff2>_CD 397_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Hardware_NN decimal_JJ floating_VBG point_NN -LRB-_-LRB- HDFP_NNP -RRB-_-RRB- </ff2>_CD 398_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Transactional_NNP Execution_NNP Facility_NNP </ff2>_CD 399_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Runtime_NNP Instrumentation_NNP Facility_NNP </ff2>_CD 400_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Single-instruction_NN ,_, multiple-data_JJ -LRB-_-LRB- SIMD_NNP -RRB-_-RRB- </ff2>_CD 401_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: These_DT features_NNS are_VBP further_JJ described_VBN in_IN Chapter_NN 4_CD ,_, ``_`` Strengths_NNS of_IN the_DT z14_CD platform_NN ''_'' on_IN page_NN 59_CD ._.
402_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: PU_NNP characterization_NN 403_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: PUs_NNS are_VBP ordered_VBN in_IN single_JJ increments_NNS ._.
The_DT internal_JJ system_NN functions_NNS ,_, which_WDT are_VBP based_VBN on_IN the_DT configuration_NN that_WDT is_VBZ ordered_VBN ,_, characterize_VB each_DT PU_NNP into_IN one_CD of_IN various_JJ types_NNS during_IN system_NN initialization_NN ,_, which_WDT is_VBZ often_RB called_VBN a_DT power-on_JJ reset_NN -LRB-_-LRB- POR_NNP -RRB-_-RRB- operation_NN ._.
Characterizing_VBG PUs_NNS dynamically_RB without_IN a_DT POR_NNP is_VBZ possible_JJ by_IN using_VBG a_DT process_NN called_VBN 404_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: Dynamic_NNP Processor_NNP Unit_NNP Reassignment_NNP 405_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: ._.
A_DT PU_NNP that_WDT is_VBZ not_RB characterized_VBN can_MD not_RB be_VB used_VBN ._.
Each_DT PU_NNP can_MD be_VB characterized_VBN as_IN follows_VBZ :_: 406_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Central_NNP processor_NN -LRB-_-LRB- CP_NNP -RRB-_-RRB- </ff2>_CD 407_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Integrated_NNP Facility_NNP for_IN Linux_NNP -LRB-_-LRB- IFL_NNP -RRB-_-RRB- processor_NN </ff2>_CD 408_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD z_SYM Systems_NNPS Integrated_NNP Information_NNP Processor_NNP -LRB-_-LRB- zIIP_NNP -RRB-_-RRB- </ff2>_CD 409_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Internal_NNP Coupling_NNP Facility_NNP -LRB-_-LRB- ICF_NNP -RRB-_-RRB- </ff2>_CD 410_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_NNP System_NNP assist_VB processor_NN -LRB-_-LRB- SAP_NNP -RRB-_-RRB- </ff2>_CD 411_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Integrated_NNP firmware_NN processor_NN -LRB-_-LRB- IFP_NNP -RRB-_-RRB- </ff2>_CD 412_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 25_CD <_FW /_FW ff1_FW fs0_FW >_FW 413_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: At_IN least_JJS one_CD CP_NNP must_MD be_VB purchased_VBN with_IN a_DT zIIP_NNP or_CC before_IN a_DT zIIP_NNP can_MD be_VB purchased_VBN ._.
You_PRP can_MD purchase_VB up_RP to_TO two_CD zIIPs_NNS for_IN each_DT purchased_VBN CP_NNP -LRB-_-LRB- assigned_VBN or_CC unassigned_VBN -RRB-_-RRB- on_IN the_DT system_NN ._.
However_RB ,_, an_DT LPAR_NNP definition_NN can_MD go_VB beyond_IN the_DT 1:2_CD ratio_NN ._.
For_IN example_NN ,_, on_IN a_DT system_NN with_IN two_CD CPs_NNS ,_, a_DT maximum_NN of_IN four_CD zIIPs_NNS can_MD be_VB installed_VBN ._.
An_DT LPAR_NNP definition_NN for_IN that_DT system_NN can_MD contain_VB up_RP to_TO two_CD logical_JJ CPs_NNS and_CC four_CD logical_JJ zIIPs_NNS ._.
Another_DT possible_JJ configuration_NN is_VBZ one_CD logical_JJ CP_NNP and_CC three_CD logical_JJ zIIPs_NNS ._.
414_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Converting_VBG a_DT PU_NNP from_IN one_CD type_NN to_TO any_DT other_JJ type_NN is_VBZ possible_JJ by_IN using_VBG the_DT 415_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: Dynamic_NNP Processor_NNP Unit_NNP Reassignment_NNP 416_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: process_NN ._.
These_DT conversions_NNS happen_VB concurrently_RB with_IN the_DT operation_NN of_IN the_DT system_NN ._.
417_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.3.3_CD Memory_NN 418_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Maximum_NNP physical_JJ memory_NN size_NN is_VBZ directly_RB related_VBN to_TO the_DT number_NN of_IN CPC_NNP drawers_NNS in_IN the_DT system_NN ._.
Typically_RB ,_, a_DT system_NN has_VBZ more_JJR memory_NN installed_VBN than_IN was_VBD ordered_VBN because_IN part_NN of_IN the_DT installed_VBN memory_NN is_VBZ used_VBN to_TO implement_VB the_DT redundant_JJ array_NN of_IN independent_JJ memory_NN -LRB-_-LRB- RAIM_NNP -RRB-_-RRB- design_NN ._.
On_IN the_DT z14_CD ,_, this_DT configuration_NN results_NNS in_IN up_RB to_TO 8_CD TB_NN of_IN available_JJ memory_NN per_IN CPC_NNP drawer_NN and_CC up_RB to_TO 32_CD TB_NN for_IN a_DT four-drawer_JJ system_NN ._.
The_DT hardware_NN system_NN area_NN -LRB-_-LRB- HSA_NNP -RRB-_-RRB- on_IN the_DT z14_NN has_VBZ a_DT fixed_VBN amount_NN of_IN memory_NN -LRB-_-LRB- 192_CD GB_NNP -RRB-_-RRB- that_WDT is_VBZ managed_VBN separately_RB from_IN client_NN memory_NN ._.
However_RB ,_, the_DT maximum_NN amount_NN of_IN orderable_JJ memory_NN can_MD vary_VB from_IN the_DT theoretical_JJ number_NN due_JJ to_TO dependencies_NNS on_IN the_DT memory_NN granularity_NN ._.
419_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Table_NNP 2-2_CD lists_NNS the_DT maximum_NN memory_NN sizes_NNS for_IN each_DT z14_CD model_NN ._.
420_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Table_NNP 2-2_CD <fs0>_CD z14_CD </fs0>_JJ memory_NN per_IN model_NN 421_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: On_IN z14_CD systems_NNS ,_, the_DT granularity_NN for_IN memory_NN orders_NNS is_VBZ 64_CD -_: 512_CD GB_NNP ._.
Table_NNP 2-3_CD shows_VBZ the_DT memory_NN increments_NNS ,_, depending_VBG on_IN installed_VBN memory_NN ._.
422_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Table_NNP 2-3_CD <fs0>_CD z14_CD </fs0>_JJ memory_NN increments_NNS and_CC ranges_VBZ 423_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: zIIPs_NNS :_: <ff2>_NNS The_DT addition_NN of_IN ICFs_NNS ,_, IFLs_NNS ,_, zIIPs_NNS ,_, and_CC SAP_NNP to_TO the_DT z14_NN does_VBZ not_RB change_VB the_DT system_NN </ff2>_CD 424_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: capacity_NN setting_VBG or_CC its_PRP$ MSU_NNP rating_NN ._.
425_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Model_NNP CPC_NNP drawers_NNS Maximum_NNP memory_NN 426_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: M01_CD 1_CD ``_`` fc4_FW ``_`` 08_CD TB_NN 427_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: M02_CD 2_CD 16_CD TB_NN 428_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: M03_CD 3_CD 24_CD TB_NN 429_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: M04_CD 4_CD 32_CD TB_NN 430_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: M05_CD 4_CD 32_CD TB_NN 431_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: Important_NNP :_: <ff2>_CD z/OS_NNP V2R3_NNP requires_VBZ a_DT minimum_NN of_IN 8_CD GB_NN of_IN memory_NN -LRB-_-LRB- 2_CD GB_NNP of_IN memory_NN when_WRB </ff2>_CD 432_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: running_VBG under_IN z/VM_NNP -RRB-_-RRB- ._.
z/OS_NNS can_MD support_VB up_RP to_TO 4_CD TB_NN of_IN memory_NN in_IN an_DT LPAR_NNP ._.
433_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Memory_NN increment_NN Memory_NN range_NN -LRB-_-LRB- GB_NNP -RRB-_-RRB- 434_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: 0_CD ``_`` fc0_FW ``_`` 64_CD 256_CD -_: 384_CD 435_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: 128_CD 384_CD -_: 896_CD 436_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 26_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 437_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Physically_RB ,_, memory_NN is_VBZ organized_VBN in_IN these_DT ways_NNS :_: 438_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD A_DT CPC_NNP drawer_NN always_RB contains_VBZ a_DT minimum_NN of_IN 320_CD GB_NNP of_IN installed_VBN memory_NN ,_, of_IN which_WDT </ff2>_JJ 439_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: 256_CD GB_NNP is_VBZ usable_JJ by_IN the_DT operating_NN system_NN ._.
440_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD A_DT CPC_NNP drawer_NN can_MD have_VB more_RBR installed_JJ memory_NN than_IN is_VBZ enabled_VBN ._.
The_DT excess_JJ memory_NN can_MD </ff2>_VB 441_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: be_VB enabled_VBN by_IN a_DT Licensed_VBN Internal_NNP Code_NNP load_NN ._.
442_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Memory_NN upgrades_NNS are_VBP first_JJ satisfied_JJ using_VBG already_RB installed_VBN but_CC unused_JJ memory_NN capacity_NN </ff2>_CD 443_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: until_IN it_PRP is_VBZ exhausted_VBN ._.
When_WRB no_DT more_JJR unused_JJ memory_NN is_VBZ available_JJ from_IN the_DT installed_VBN cards_NNS ,_, either_CC the_DT cards_NNS must_MD be_VB upgraded_VBN to_TO a_DT higher_JJR capacity_NN ,_, or_CC a_DT CPC_NNP drawer_NN with_IN more_JJR memory_NN must_MD be_VB installed_VBN ._.
444_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: When_WRB an_DT LPAR_NNP is_VBZ activated_VBN ,_, PR/SM_NNP tries_VBZ to_TO allocate_VB processor_NN units_NNS -LRB-_-LRB- PUs_NNS -RRB-_-RRB- and_CC the_DT memory_NN of_IN an_DT LPAR_NNP in_IN a_DT single_JJ CPC_NNP drawer_NN ._.
However_RB ,_, if_IN that_DT is_VBZ not_RB possible_JJ ,_, PR/SM_NNP will_MD use_VB memory_NN resources_NNS located_VBN in_IN any_DT CPC_NNP drawer_NN ._.
For_IN example_NN ,_, if_IN the_DT allocated_VBN PUs_NNP span_NN more_JJR than_IN one_CD CPC_NNP drawer_NN ,_, PR/SM_NNP attempts_VBZ to_TO allocate_VB memory_NN across_IN that_DT same_JJ set_NN of_IN CPC_NNP drawers_NNS -LRB-_-LRB- even_RB if_IN all_DT required_JJ memory_NN is_VBZ available_JJ in_IN just_RB one_CD of_IN those_DT CPC_NNP drawers_NNS -RRB-_-RRB- ._.
445_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: No_DT matter_NN which_WDT CPC_NNP drawer_NN the_DT memory_NN is_VBZ in_IN ,_, an_DT LPAR_NNP has_VBZ access_NN to_TO that_DT memory_NN after_IN it_PRP is_VBZ allocated_VBN ._.
Despite_IN the_DT CPC_NNP drawer_NN structure_NN ,_, the_DT z14_CD is_VBZ still_RB an_DT SMP_NNP system_NN because_IN the_DT PUs_NNS have_VBP access_NN to_TO all_PDT the_DT available_JJ memory_NN ._.
446_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: A_DT memory_NN upgrade_NN is_VBZ considered_VBN to_TO be_VB concurrent_JJ when_WRB it_PRP requires_VBZ no_DT change_NN of_IN the_DT physical_JJ memory_NN cards_NNS ._.
A_DT memory_NN card_NN change_NN is_VBZ disruptive_JJ when_WRB no_DT use_NN is_VBZ made_VBN of_IN Enhanced_NNP Drawer_NNP Availability_NNP -LRB-_-LRB- EDA_NNP -RRB-_-RRB- ._.
In_IN a_DT multiple_JJ CPC_NNP drawer_NN system_NN ,_, a_DT single_JJ CPC_NNP drawer_NN can_MD be_VB concurrently_RB removed_VBN and_CC reinstalled_VBN for_IN a_DT repair_NN with_IN EDA_NNP ._.
For_IN a_DT description_NN of_IN EDA_NNP ,_, see_VBP 447_CD ;_: ;_: ff4_CD fs0_CD ;_: ;_: IBM_NNP z14_CD Technical_NNP Guide_NNP <ff2>_CD ,_, SG24-8451_CD ``_`` fc0_FW ''_'' ._.
</ff2>_CD 448_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN model_NN upgrades_NNS involving_VBG the_DT addition_NN of_IN a_DT CPC_NNP drawer_NN ,_, the_DT minimum_NN usable_JJ memory_NN increment_NN -LRB-_-LRB- 256_CD GB_NNP -RRB-_-RRB- is_VBZ added_VBN to_TO the_DT system_NN ._.
During_IN an_DT upgrade_NN ,_, adding_VBG a_DT CPC_NNP drawer_NN is_VBZ a_DT concurrent_JJ operation_NN ,_, as_IN is_VBZ adding_VBG physical_JJ memory_NN in_IN the_DT new_JJ drawer_NN ._.
449_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: Concurrent_JJ memory_NN upgrade_NN 450_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: If_IN physical_JJ memory_NN is_VBZ available_JJ ,_, memory_NN can_MD be_VB upgraded_VBN concurrently_RB by_IN using_VBG Licensed_VBN Internal_NNP Code_NNP Configuration_NNP Control_NNP -LRB-_-LRB- LICCC_NNP -RRB-_-RRB- ,_, as_IN described_VBN ._.
The_DT 451_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: plan_NN ahead_RB memory_NN function_NN <ff2 fs0>_CD <_FW /_FW ff2_FW fs0_FW >_FW 452_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: that_DT is_VBZ available_JJ with_IN the_DT z14_CD enables_VBZ nondisruptive_JJ memory_NN upgrades_NNS by_IN having_VBG in_IN the_DT system_NN pre-plugged_JJ memory_NN -LRB-_-LRB- based_VBN on_IN a_DT target_NN configuration_NN -RRB-_-RRB- ._.
Pre-plugged_JJ memory_NN is_VBZ enabled_VBN through_IN an_DT LICCC_NNP order_NN that_WDT is_VBZ placed_VBN by_IN the_DT client_NN ._.
453_CD ;_: ;_: ff1_CD fs7_CD ;_: ;_: Redundant_JJ array_NN of_IN independent_JJ memory_NN 454_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: RAIM_NNP technology_NN makes_VBZ the_DT memory_NN subsystem_NN ,_, in_IN essence_NN ,_, a_DT fully_RB fault-tolerant_JJ N_NNP +1_CD design_NN ._.
The_DT RAIM_NNP design_NN automatically_RB detects_VBZ and_CC recovers_VBZ from_IN failures_NNS of_IN dynamic_JJ random_JJ access_NN memory_NN -LRB-_-LRB- DRAM_NNP -RRB-_-RRB- ,_, sockets_NNS ,_, memory_NN channels_NNS ,_, or_CC dual_JJ inline_JJ memory_NN modules_NNS -LRB-_-LRB- DIMMs_NNS -RRB-_-RRB- ._.
The_DT RAIM_NNP design_NN is_VBZ fully_RB integrated_VBN in_IN the_DT z14_CD ,_, and_CC has_VBZ been_VBN enhanced_VBN to_TO include_VB one_CD Memory_NN Controller_NNP Unit_NNP -LRB-_-LRB- MCU_NNP -RRB-_-RRB- per_IN processor_NN chip_NN ,_, with_IN five_CD memory_NN channels_NNS and_CC one_CD DIMM_NNP per_IN channel_NN ._.
A_DT fifth_JJ channel_NN in_IN each_DT MCU_NNP enables_VBZ memory_NN to_TO be_VB implemented_VBN as_IN RAIM_NNP ._.
This_DT technology_NN has_VBZ significant_JJ reliability_NN ,_, availability_NN ,_, and_CC serviceability_NN -LRB-_-LRB- RAS_NNP -RRB-_-RRB- capabilities_NNS in_IN the_DT area_NN of_IN error_NN correction_NN ._.
Bit_NN ,_, lane_NN ,_, DRAM_NNP ,_, DIMM_NNP ,_, socket_NN ,_, and_CC complete_JJ memory_NN channel_NN failures_NNS ,_, including_VBG many_JJ types_NNS of_IN multiple_JJ failures_NNS ,_, can_MD be_VB detected_VBN and_CC corrected_VBN ._.
455_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: 256_CD 896_CD -_: 2944_CD 456_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: 512_CD 2944_CD -_: 32576_CD 457_CD ;_: ;_: ff1_CD fs1_CD ;_: ;_: Memory_NN increment_NN Memory_NN range_NN -LRB-_-LRB- GB_NNP -RRB-_-RRB- 458_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 27_CD <_NN /_NN ff1_CD fs0_CD >_NN 459_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.3.4_CD Hardware_NN system_NN area_NN 460_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT HSA_NNP is_VBZ a_DT fixed-size_JJ ,_, reserved_JJ area_NN of_IN memory_NN that_WDT is_VBZ separate_JJ from_IN the_DT client-purchased_JJ memory_NN ._.
The_DT HSA_NNP is_VBZ used_VBN for_IN several_JJ internal_JJ functions_NNS ,_, but_CC the_DT bulk_NN of_IN it_PRP is_VBZ used_VBN by_IN channel_NN subsystem_NN functions_NNS ._.
The_DT fixed-size_JJ 192_CD GB_NNP HSA_NNP for_IN z14_CD is_VBZ large_JJ enough_RB to_TO accommodate_VB any_DT LPAR_JJ definitions_NNS or_CC changes_NNS ,_, thus_RB eliminating_VBG most_RBS outage_NN situations_NNS and_CC the_DT need_NN for_IN extensive_JJ preplanning_NN ._.
461_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: A_DT fixed_VBN ,_, large_JJ HSA_NNP allows_VBZ the_DT dynamic_JJ I/O_NNP capability_NN of_IN the_DT z14_CD to_TO be_VB enabled_VBN by_IN default_NN ._.
It_PRP also_RB enables_VBZ the_DT dynamic_JJ addition_NN and_CC removal_NN of_IN the_DT following_VBG features_NNS :_: 462_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD LPAR_NNP to_TO new_JJ or_CC existing_VBG channel_NN subsystem_NN -LRB-_-LRB- CSS_NNP -RRB-_-RRB- </ff2>_CD 463_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD CSS_NNP -LRB-_-LRB- up_IN to_TO six_CD can_MD be_VB defined_VBN in_IN z14_CD -RRB-_-RRB- </ff2>_CD 464_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Subchannel_NNP set_NN -LRB-_-LRB- up_IN to_TO four_CD can_MD be_VB defined_VBN in_IN z14_CD -RRB-_-RRB- </ff2>_CD 465_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Devices_NNPS ,_, up_RB to_TO the_DT maximum_JJ number_NN permitted_VBN ,_, in_IN each_DT subchannel_NN set_VBN </ff2>_CD 466_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Cryptographic_JJ adapters_NNS </ff2>_VBP 467_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 2.4_CD I/O_NNP system_NN structure_NN 468_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD supports_VBZ the_DT following_VBG type_NN of_IN internal_JJ I/O_NNP infrastructure_NN :_: 469_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Generation_NNP 3_CD PCIe-based_JJ infrastructure_NN for_IN PCIe_NNP I/O_NNP drawers_NNS -LRB-_-LRB- PCIe_NNP Gen3_NNP -RRB-_-RRB- </ff2>_CD 470_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT PCIe_NNP I/O_NNP infrastructure_NN consists_VBZ of_IN the_DT following_VBG features_NNS :_: 471_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD PCIe_NNP Gen3_NNP fanouts_VBZ in_IN the_DT CPC_NNP drawers_NNS that_WDT support_VBP 16_CD GBps_NNS connectivity_NN to_TO the_DT PCIe_NNP I/O_NNP </ff2>_CD 472_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: drawer_NN 473_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT InfiniBand_NNP I/O_NNP infrastructure_NN -LRB-_-LRB- carry_VB forward_RB only_RB -RRB-_-RRB- consists_VBZ of_IN the_DT following_VBG features_NNS :_: 474_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD InfiniBand_NNP fanouts_NNS in_IN the_DT z14_CD CPC_NNP drawer_NN support_NN for_IN 12x_CD InfiniBand_NNP and_CC 1x_CD InfiniBand_NNP </ff2>_CD 475_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: coupling_NN links_NNS ._.
476_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: Ordering_VBG of_IN I/O_NNP features_NNS :_: <ff2>_NNS Ordering_VBG of_IN I/O_NNP feature_NN types_NNS determines_VBZ the_DT appropriate_JJ </ff2>_CD 477_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: number_NN of_IN PCIe_NNP I/O_NNP drawers_NNS ._.
478_CD ;_: ;_: ff5_CD fs6_CD ;_: ;_: InfiniBand_NNP I/O_NNP drawers_NNS are_VBP not_RB supported_VBN on_IN z14_CD <ff2 fs0>_CD ._.
<_FW /_FW ff2_FW fs0_FW >_FW 479_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 28_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 480_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Figure_NN 2-6_CD shows_VBZ a_DT high-level_JJ view_NN of_IN the_DT I/O_NNP system_NN structure_NN for_IN the_DT z14_CD ._.
481_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-6_CD <fs0>_CD z14_CD </fs0>_CD I/O_NNP system_NN structure_NN 482_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_NN supports_VBZ four_CD fanout_JJ types_NNS -LRB-_-LRB- for_IN fanout_NN location_NN ,_, see_VBP Figure_NN 2-7_CD on_IN page_NN 29_CD -RRB-_-RRB- ,_, which_WDT are_VBP at_IN the_DT front_NN of_IN the_DT CPC_NNP drawer_NN :_: 483_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD ICA_NNP SR_NNP </ff2>_CD 484_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD HCA3-O_NNP -LRB-_-LRB- z14_CD is_VBZ the_DT last_JJ Z_NN platform_NN to_TO support_VB this_DT feature_NN -RRB-_-RRB- </ff2>_CD 485_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD HCA3-O_NNP LR_NNP -LRB-_-LRB- z14_CD is_VBZ the_DT last_JJ Z_NN platform_NN to_TO support_VB this_DT feature_NN -RRB-_-RRB- </ff2>_CD 486_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD PCIe_NNP Gen3_NNP </ff2>_CD 487_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT HCA3-O_NNP LR_NNP fanout_NN includes_VBZ four_CD ports_NNS ._.
The_DT PCIe_NNP Gen3_NNP fanout_NN has_VBZ one_CD port_NN ,_, and_CC the_DT other_JJ fanouts_NNS have_VBP two_CD ports_NNS ._.
488_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT following_JJ types_NNS of_IN internal_JJ I/O_NNP connectivity_NN support_NN the_DT PCIe_NNP I/O_NNP drawer_NN :_: 489_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD PCIe_NNP connections_NNS to_TO the_DT PCIe_NNP I/O_NNP drawers_NNS ._.
</ff2>_CD 490_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN coupling_NN link_NN connectivity_NN -LRB-_-LRB- Parallel_JJ Sysplex_NNP and_CC STP_NNP configuration_NN -RRB-_-RRB- ,_, the_DT z14_NN supports_VBZ the_DT following_VBG link_NN types_NNS :_: 491_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD ICA_NNP SR_NNP </ff2>_CD 492_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD 12x_CD InfiniBand_NNP coupling_NN link_NN </ff2>_CD 493_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD 1x_CD InfiniBand_NNP coupling_NN link_NN </ff2>_CD 494_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Coupling_NNP Express_NNP LR_NNP </ff2>_CD 495_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD CPC_NNP drawer_NN -LRB-_-LRB- Figure_NN 2-7_CD on_IN page_NN 29_CD -RRB-_-RRB- can_MD have_VB up_RP to_TO 10_CD 1-port_JJ PCIe_NNP Gen3_NNP or_CC 2-port_JJ ICA_NNP PCIe_NNP coupling_NN fanouts_NNS -LRB-_-LRB- numbered_VBD LG03_CD to_TO LG12_CD -RRB-_-RRB- and_CC up_RB to_TO four_CD 2-port_JJ or_CC 4-port_JJ InfiniBand_NNP coupling_NN fanouts_NNS for_IN each_DT CPC_NNP drawer_NN -LRB-_-LRB- numbered_VBD LG13_CD to_TO LG16_CD -RRB-_-RRB- ._.
All_DT coupling_NN fanouts_VBZ support_NN Parallel_JJ Sysplex_NNP connectivity_NN ._.
496_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: For_IN systems_NNS with_IN multiple_JJ CPC_NNP drawers_NNS ,_, the_DT locations_NNS of_IN the_DT PCIe_NNP Gen3_NNP fanouts_NNS are_VBP configured_VBN and_CC plugged_VBN across_IN all_DT drawers_NNS installed_VBN for_IN maximum_JJ availability_NN ._.
This_DT configuration_NN helps_VBZ ensure_VB that_IN alternate_JJ paths_NNS maintain_VBP access_NN to_TO critical_JJ I/O_NNP devices_NNS ,_, such_JJ as_IN disks_NNS and_CC networks_NNS ._.
497_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 29_CD <_NN /_SYM ff1_FW fs0_FW >_FW 498_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-7_CD z14_CD CPC_NNP drawer_NN ,_, front_JJ view_NN 499_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT PCIe_NNP I/O_NNP drawer_NN -LRB-_-LRB- see_VB Figure_NN 2-8_CD -RRB-_-RRB- is_VBZ a_DT two-sided_JJ drawer_NN that_WDT is_VBZ 7U_CD high_JJ ._.
I/O_NN features_NNS can_MD be_VB installed_VBN in_IN both_DT sides_NNS ._.
The_DT drawer_NN contains_VBZ 32_CD slots_NNS ,_, four_CD switch_NN cards_NNS -LRB-_-LRB- two_CD in_IN the_DT front_NN and_CC two_CD in_IN the_DT rear_NN -RRB-_-RRB- ._.
These_DT features_NNS support_VBP four_CD I/O_NNP domains_NNS that_WDT each_DT contain_VBP eight_CD features_NNS of_IN any_DT type_NN -LRB-_-LRB- FICON_NNP Express16S_NNPS +_NN ,_, FICON_NNP Express16S_NNS ,_, FICON_NNP Express8S_NNS ,_, OSA-Express6S_NN ,_, OSA-Express5S_NN ,_, OSA-Express4S_NN ,_, Crypto_NNP Express6S_NNP ,_, Crypto_NNP Express5S_NNP ,_, zEDC_NNP Express_NNP ,_, 10GbE_NNP RoCE_NNP Express_NNP ,_, 10GbE_NNP RoCE_NNP Express2_NNP ,_, zHyperLink_NNP Express_NNP ,_, and_CC Coupling_NNP Express_NNP LR_NNP -RRB-_-RRB- ._.
Two_CD DCAs_NNPS provide_VBP redundant_JJ power_NN ,_, and_CC two_CD air_NN moving_VBG devices_NNS -LRB-_-LRB- AMDs_NNS -RRB-_-RRB- provide_VBP redundant_JJ cooling_VBG to_TO the_DT PCIe_NNP I/O_NNP Drawer_NNP ._.
500_CD ;_: ;_: ff4_CD fs1_CD ;_: ;_: Figure_NN 2-8_CD PCIe_NNP I/O_NNP drawer_NN -_: front_NN and_CC rear_JJ views_NNS 501_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: More_JJR details_NNS about_IN the_DT supported_VBN I/O_NNP features_NNS of_IN the_DT z14_CD are_VBP available_JJ in_IN Chapter_NN 3_CD ,_, ``_`` Supported_VBN features_NNS and_CC functions_NNS ''_'' on_IN page_NN 33_CD ._.
502_CD ;_: ;_: ff1_CD fs2_CD ;_: ;_: 2.5_CD Power_NN and_CC cooling_VBG 503_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD meets_VBZ the_DT American_NNP Society_NNP of_IN Heating_NN ,_, Refrigerating_NNP ,_, and_CC Air-Conditioning_NNP Engineers_NNP -LRB-_-LRB- ASHRAE_NNP -RRB-_-RRB- Class_NNP A3_NNP specifications_NNS ._.
``_`` fc1_FW ``_`` ASHRAE_NNP is_VBZ an_DT organization_NN that_WDT is_VBZ devoted_VBN to_TO the_DT advancement_NN of_IN indoor-environment-control_JJ technology_NN in_IN the_DT heating_NN ,_, ventilation_NN ,_, and_CC air_NN conditioning_NN industry_NN ._.
504_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 30_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 505_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT power_NN and_CC cooling_VBG system_NN of_IN the_DT z14_CD builds_VBZ on_IN that_DT of_IN its_PRP$ predecessor_NN ,_, the_DT IBM_NNP z13_CD ,_, with_IN several_JJ newly_RB developed_VBN technologies_NNS ._.
However_RB ,_, the_DT underlying_JJ power_NN service_NN specifications_NNS of_IN the_DT z14_CD are_VBP almost_RB identical_JJ to_TO its_PRP$ predecessors_NNS ._.
Total_JJ power_NN consumption_NN with_IN the_DT maximum_NN system_NN configuration_NN has_VBZ increased_VBN only_RB by_IN about_IN 5_CD %_NN compared_VBN to_TO those_DT previous_JJ models_NNS ._.
506_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: A_DT closed_VBN ,_, internal_JJ water_NN cooling_VBG loop_NN is_VBZ used_VBN to_TO cool_VB single_JJ chip_NN modules_NNS in_IN the_DT CPC_NNP drawers_NNS of_IN the_DT z14_CD ._.
Extracting_VBG the_DT heat_NN from_IN the_DT internal_JJ water_NN loop_NN can_MD be_VB done_VBN either_RB with_IN a_DT radiator_NN -LRB-_-LRB- air-cooled_JJ system_NN -RRB-_-RRB- or_CC a_DT water_NN cooling_VBG unit_NN -LRB-_-LRB- water-cooled_JJ system_NN -RRB-_-RRB- ._.
Conversion_NNP from_IN air_NN to_TO water_NN cooled_VBN systems_NNS ,_, and_CC vice_NN versa_RB ,_, is_VBZ not_RB available_JJ ._.
507_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.5.1_CD Radiator_NNP -LRB-_-LRB- air_NN -RRB-_-RRB- cooling_NN option_NN 508_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT cooling_VBG system_NN in_IN the_DT z14_CD is_VBZ redesigned_VBN for_IN better_JJR availability_NN and_CC lower_JJR cooling_NN power_NN consumption_NN ._.
The_DT radiator_NN design_NN is_VBZ a_DT closed-loop_JJ water_NN cooling_VBG pump_NN system_NN for_IN the_DT single_JJ chip_NN modules_NNS in_IN the_DT CPC_NNP drawers_NNS ._.
It_PRP is_VBZ designed_VBN with_IN N_NNP +1_CD pumps_NNS ,_, blowers_NNS ,_, controls_NNS ,_, and_CC sensors_NNS ._.
The_DT radiator_NN unit_NN is_VBZ cooled_VBN by_IN air_NN ._.
509_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.5.2_CD Water_NNP cooling_NN option_NN 510_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD continues_VBZ to_TO offer_VB the_DT choice_NN of_IN using_VBG a_DT building_NN 's_POS chilled_VBN water_NN to_TO cool_VB the_DT system_NN by_IN employing_VBG water_NN cooling_VBG unit_NN -LRB-_-LRB- WCU_NNP -RRB-_-RRB- technology_NN ._.
The_DT single_JJ chip_NN modules_NNS in_IN the_DT CPC_NNP drawer_NN are_VBP cooled_VBN by_IN an_DT internal_JJ ,_, closed_VBD ,_, water_NN cooling_NN loop_NN ._.
In_IN the_DT internal_JJ closed_JJ loop_NN ,_, water_NN exchanges_NNS heat_NN with_IN building-chilled_JJ water_NN -LRB-_-LRB- provided_VBN by_IN the_DT client_NN -RRB-_-RRB- through_IN a_DT cold_JJ plate_NN ._.
511_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: In_IN addition_NN to_TO the_DT single_JJ chip_NN modules_NNS ,_, the_DT internal_JJ water_NN loop_NN also_RB circulates_VBZ through_IN two_CD heat_NN exchangers_NNS that_WDT are_VBP in_IN the_DT path_NN of_IN the_DT exhaust_NN air_NN in_IN the_DT rear_NN of_IN the_DT frames_NNS ._.
These_DT heat_NN exchangers_NNS remove_VB approximately_RB 60-65_CD %_NN of_IN the_DT residual_JJ heat_NN from_IN the_DT I/O_NNP drawers_NNS ._.
512_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD operates_VBZ with_IN two_CD fully_RB redundant_JJ WCUs_NNS ._.
One_CD WCU_NNP can_MD support_VB the_DT entire_JJ load_NN ,_, and_CC replacement_NN of_IN a_DT WCU_NNP is_VBZ fully_RB concurrent_JJ ._.
During_IN a_DT total_JJ loss_NN of_IN building-chilled_JJ water_NN or_CC if_IN both_DT water_NN cooling_VBG units_NNS fail_VBP ,_, the_DT rear_JJ door_NN heat_NN exchangers_NNS cool_VBP the_DT internal_JJ water_NN cooling_VBG loop_NN ._.
513_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.5.3_CD High_NNP Voltage_NNP Direct_NNP Current_JJ power_NN feature_NN 514_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: With_IN the_DT optional_JJ High_NNP Voltage_NNP Direct_NNP Current_NNP -LRB-_-LRB- HV_NNP DC_NNP -RRB-_-RRB- power_NN feature_NN ,_, the_DT z14_NN can_MD directly_RB connect_VB to_TO DC_NNP power_NN input_NN and_CC improve_VB data_NNS center_NN energy_NN efficiency_NN by_IN removing_VBG the_DT need_NN for_IN an_DT extra_JJ DC-to-AC_JJ inversion_NN step_NN ._.
This_DT feature_NN can_MD help_VB achieve_VB both_DT data_NNS center_NN UPS_NNP and_CC power_NN distribution_NN energy_NN savings_NNS ._.
515_CD ;_: ;_: ff1_CD fs5_CD ;_: ;_: 2.5.4_CD Power_NN considerations_NNS 516_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT z14_CD operates_VBZ with_IN two_CD sets_NNS of_IN redundant_JJ power_NN supplies_NNS ._.
Each_DT set_NN has_VBZ i_FW 517_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: power_NN cords_NNS or_CC pair_NN of_IN power_NN cords_NNS ,_, depending_VBG on_IN the_DT number_NN of_IN Bulk_NNP Power_NNP Regulator_NNP -LRB-_-LRB- BPR_NNP -RRB-_-RRB- pairs_NNS installed_VBN ._.
Power_NNP cords_NNS attach_VBP a_DT 3-phase_JJ ,_, 50/60_CD Hz_NNP ,_, 200_CD -_: 480_CD V_NNP AC_NNP power_NN source_NN or_CC 380_CD -_: 520_CD V_NNP DC_NNP power_NN source_NN ._.
The_DT loss_NN of_IN just_RB one_CD power_NN supply_NN has_VBZ no_DT effect_NN on_IN system_NN operation_NN ._.
518_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: Chapter_NN 2_CD ._.
IBM_NNP z14_CD hardware_NN overview_NN <ff1 fs0>_CD 31_CD <_FW /_FW ff1_FW fs0_FW >_FW 519_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: The_DT optional_JJ Balanced_NNP Power_NNP Plan_NNP Ahead_NNP feature_NN is_VBZ available_JJ for_IN future_JJ growth_NN ,_, also_RB assuring_VBG adequate_JJ and_CC balanced_JJ power_NN for_IN all_DT possible_JJ configurations_NNS ._.
With_IN this_DT feature_NN ,_, downtime_NN for_IN upgrading_VBG a_DT system_NN is_VBZ eliminated_VBN because_IN the_DT initial_JJ installation_NN includes_VBZ the_DT maximum_JJ power_NN requirements_NNS in_IN terms_NNS of_IN BPRs_NNS and_CC power_NN cords_NNS ._.
The_DT Balance_NNP Power_NNP Plan_NNP Ahead_NNP feature_NN is_VBZ not_RB available_JJ with_IN DC_NNP and_CC 1-phase_JJ power_NN cords_NNS ._.
520_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Additional_JJ single-phase_JJ outlets_NNS -LRB-_-LRB- customer_NN provided_VBN -RRB-_-RRB- are_VBP required_VBN for_IN ancillary_JJ equipment_NN such_JJ as_IN the_DT Hardware_NNP Management_NNP Console_NNP and_CC its_PRP$ display_NN ._.
521_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Specific_JJ power_NN requirements_NNS depend_VBP on_IN the_DT cooling_VBG facility_NN that_WDT is_VBZ installed_VBN ,_, the_DT number_NN of_IN CPC_NNP drawers_NNS ,_, and_CC the_DT number_NN and_CC type_NN of_IN I/O_NNP units_NNS that_WDT are_VBP installed_VBN ._.
You_PRP can_MD find_VB maximum_JJ power_NN consumption_NN tables_NNS for_IN the_DT various_JJ configurations_NNS and_CC environments_NNS in_IN 522_CD ;_: ;_: ff4_CD fs0_CD ;_: ;_: IBM_NNP 3906_CD Installation_NN Manual_NNP for_IN Physical_NNP Planning_NNP <ff2>_CD ,_, GC28-6965_CD ``_`` fc0_FW ''_'' ._.
</ff2>_CD 523_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: You_PRP can_MD also_RB refer_VB to_TO the_DT power_NN and_CC weight_NN estimation_NN tool_NN that_WDT is_VBZ available_JJ at_IN ``_`` fc1_JJ ``_`` IBM_NNP Resource_NNP Link_NNP ®_VBD ``_`` fc0_FW ''_'' ._.
524_CD ;_: ;_: ff1_CD fs0_CD ;_: ;_: 32_CD <fs1>_CD <ff2>_CD IBM_NNP z14_CD Technical_NNP Introduction_NNP </ff2>_CD </fs1>_CD 525_CD ;_: ;_: ff2_CD fs1_CD ;_: ;_: ©_CD Copyright_NNP IBM_NNP Corp._NNP 2017_CD ._.
All_DT rights_NNS reserved_VBN ._.
<ff1 fs0>_CD 33_CD <_FW /_FW ff1_FW fs0_FW >_FW 526_CD ;_: ;_: ff1_CD fs8_CD ;_: ;_: Chapter_NN 3_CD ._.
<fs9>_CD Supported_VBN features_NNS and_CC </fs9>_CD 527_CD ;_: ;_: ff1_CD fs9_CD ;_: ;_: functions_NNS 528_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT chapter_NN describes_VBZ the_DT I/O_NNP and_CC other_JJ miscellaneous_JJ features_NNS and_CC functions_NNS of_IN the_DT z14_CD ._.
The_DT information_NN in_IN this_DT chapter_NN expands_VBZ upon_IN the_DT overview_NN of_IN the_DT key_JJ hardware_NN elements_NNS provided_VBN in_IN Chapter_NN 2_CD ,_, ``_`` IBM_NNP z14_CD hardware_NN overview_NN ''_'' on_IN page_NN 17_CD ._.
Only_RB the_DT enhanced_JJ features_NNS and_CC functions_NNS introduced_VBN with_IN the_DT z14_CD are_VBP discussed_VBN more_RBR in_IN detail_NN ._.
The_DT remaining_VBG supported_VBN features_NNS from_IN earlier_JJR generations_NNS of_IN Z_NNP platforms_NNS are_VBP listed_VBN for_IN convenience_NN ._.
529_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: Throughout_IN the_DT chapter_NN ,_, reference_NN is_VBZ made_VBN to_TO the_DT <ff4>_CD IBM_NNP z14_CD Technical_NNP Guide_NNP ,_, <ff2>_CD SG24-8451_NN ._.
</ff2>_CD </ff4>_CD 530_CD ;_: ;_: ff2_CD fs0_CD ;_: ;_: This_DT chapter_NN covers_VBZ these_DT topics_NNS :_: 531_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD I/O_NNP features_NNS at_IN a_DT glance_NN </ff2>_CD 532_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Native_JJ PCIe_NN features_NNS and_CC integrated_VBN firmware_NN processor_NN </ff2>_CD 533_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Storage_NNP connectivity_NN </ff2>_CD 534_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Network_NNP connectivity_NN </ff2>_CD 535_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Compression_NNP options_NNS </ff2>_VBP 536_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Cryptographic_JJ features_NNS </ff2>_VBP 537_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Coupling_NN and_CC clustering_VBG </ff2>_CD 538_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Server_NNP Time_NNP Protocol_NNP </ff2>_CD 539_CD ;_: ;_: ff3_CD fs0_CD ;_: ;_: <ff2>_CD Hardware_NNP Management_NNP Console_NNP functions_NNS </ff2>_IN
