Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 22:35:46 2022
| Host         : DESKTOP-JJ7FVM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file placa_timing_summary_routed.rpt -pb placa_timing_summary_routed.pb -rpx placa_timing_summary_routed.rpx -warn_on_violation
| Design       : placa
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    7           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  16          
TIMING-20  Warning           Non-clocked latch              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: generator_random/semnal_divizat_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: leduri/FSM_sequential_stare_curenta_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: leduri/FSM_sequential_stare_curenta_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.364        0.000                      0                  850        0.056        0.000                      0                  850        4.500        0.000                       0                   407  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.364        0.000                      0                  780        0.056        0.000                      0                  780        4.500        0.000                       0                   407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.658        0.000                      0                   70        0.604        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 leduri/sansa_4biti_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/date_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.603ns  (logic 2.643ns (27.521%)  route 6.960ns (72.479%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  leduri/sansa_4biti_reg[0]/Q
                         net (fo=17, routed)          0.690     6.293    leduri/sansa_4biti_reg[3]_0[0]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.417 r  leduri/date[27]_i_35/O
                         net (fo=1, routed)           0.000     6.417    leduri/date[27]_i_35_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  leduri/date_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.967    leduri/date_reg[27]_i_27_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.189 r  leduri/date_reg[20]_i_26/O[0]
                         net (fo=5, routed)           1.094     8.283    leduri/SSD03/inr0[9]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.582 r  leduri/date[20]_i_27/O
                         net (fo=1, routed)           0.633     9.216    leduri/date[20]_i_27_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.340 r  leduri/date[20]_i_18/O
                         net (fo=11, routed)          0.894    10.234    leduri/date[20]_i_18_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  leduri/date[27]_i_28/O
                         net (fo=1, routed)           0.303    10.661    leduri/date[27]_i_28_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  leduri/date[27]_i_17/O
                         net (fo=11, routed)          0.502    11.287    leduri/date[27]_i_17_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  leduri/date[27]_i_19/O
                         net (fo=2, routed)           0.884    12.295    leduri/date[27]_i_19_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.419 r  leduri/date[27]_i_12/O
                         net (fo=7, routed)           0.860    13.279    leduri/date[27]_i_12_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.403 f  leduri/date[27]_i_4/O
                         net (fo=7, routed)           0.938    14.341    leduri/SSD03/icifrau[1]
    SLICE_X58Y53         LUT6 (Prop_lut6_I2_O)        0.124    14.465 r  leduri/date[21]_i_4/O
                         net (fo=1, routed)           0.162    14.626    leduri/date[21]_i_4_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.750 r  leduri/date[21]_i_1/O
                         net (fo=1, routed)           0.000    14.750    SSD03/D[7]
    SLICE_X58Y53         FDRE                                         r  SSD03/date_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.508    14.849    SSD03/clk_IBUF_BUFG
    SLICE_X58Y53         FDRE                                         r  SSD03/date_reg[21]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y53         FDRE (Setup_fdre_C_D)        0.029    15.115    SSD03/date_reg[21]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 leduri/sansa_4biti_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/date_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 2.643ns (27.653%)  route 6.915ns (72.347%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  leduri/sansa_4biti_reg[0]/Q
                         net (fo=17, routed)          0.690     6.293    leduri/sansa_4biti_reg[3]_0[0]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.417 r  leduri/date[27]_i_35/O
                         net (fo=1, routed)           0.000     6.417    leduri/date[27]_i_35_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  leduri/date_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.967    leduri/date_reg[27]_i_27_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.189 r  leduri/date_reg[20]_i_26/O[0]
                         net (fo=5, routed)           1.094     8.283    leduri/SSD03/inr0[9]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.582 r  leduri/date[20]_i_27/O
                         net (fo=1, routed)           0.633     9.216    leduri/date[20]_i_27_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.340 r  leduri/date[20]_i_18/O
                         net (fo=11, routed)          0.894    10.234    leduri/date[20]_i_18_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  leduri/date[27]_i_28/O
                         net (fo=1, routed)           0.303    10.661    leduri/date[27]_i_28_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  leduri/date[27]_i_17/O
                         net (fo=11, routed)          0.502    11.287    leduri/date[27]_i_17_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  leduri/date[27]_i_19/O
                         net (fo=2, routed)           0.884    12.295    leduri/date[27]_i_19_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.419 r  leduri/date[27]_i_12/O
                         net (fo=7, routed)           0.860    13.279    leduri/date[27]_i_12_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.403 r  leduri/date[27]_i_4/O
                         net (fo=7, routed)           0.791    14.194    leduri/SSD03/icifrau[1]
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.318 r  leduri/date[22]_i_3/O
                         net (fo=1, routed)           0.263    14.581    leduri/date[22]_i_3_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.705 r  leduri/date[22]_i_1/O
                         net (fo=1, routed)           0.000    14.705    SSD03/D[8]
    SLICE_X59Y52         FDRE                                         r  SSD03/date_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.509    14.850    SSD03/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  SSD03/date_reg[22]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y52         FDRE (Setup_fdre_C_D)        0.031    15.118    SSD03/date_reg[22]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 leduri/sansa_4biti_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/date_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 2.643ns (27.959%)  route 6.810ns (72.041%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  leduri/sansa_4biti_reg[0]/Q
                         net (fo=17, routed)          0.690     6.293    leduri/sansa_4biti_reg[3]_0[0]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.417 r  leduri/date[27]_i_35/O
                         net (fo=1, routed)           0.000     6.417    leduri/date[27]_i_35_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  leduri/date_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.967    leduri/date_reg[27]_i_27_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.189 r  leduri/date_reg[20]_i_26/O[0]
                         net (fo=5, routed)           1.094     8.283    leduri/SSD03/inr0[9]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.582 r  leduri/date[20]_i_27/O
                         net (fo=1, routed)           0.633     9.216    leduri/date[20]_i_27_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.340 r  leduri/date[20]_i_18/O
                         net (fo=11, routed)          0.894    10.234    leduri/date[20]_i_18_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  leduri/date[27]_i_28/O
                         net (fo=1, routed)           0.303    10.661    leduri/date[27]_i_28_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  leduri/date[27]_i_17/O
                         net (fo=11, routed)          0.502    11.287    leduri/date[27]_i_17_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  leduri/date[27]_i_19/O
                         net (fo=2, routed)           0.884    12.295    leduri/date[27]_i_19_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.419 r  leduri/date[27]_i_12/O
                         net (fo=7, routed)           0.860    13.279    leduri/date[27]_i_12_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.403 f  leduri/date[27]_i_4/O
                         net (fo=7, routed)           0.453    13.855    leduri/SSD03/icifrau[1]
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.979 r  leduri/date[25]_i_6/O
                         net (fo=1, routed)           0.497    14.476    SSD03/date_reg[25]_1
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.600 r  SSD03/date[25]_i_1/O
                         net (fo=1, routed)           0.000    14.600    SSD03/p_0_out[25]
    SLICE_X56Y53         FDRE                                         r  SSD03/date_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.443    14.784    SSD03/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  SSD03/date_reg[25]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y53         FDRE (Setup_fdre_C_D)        0.077    15.084    SSD03/date_reg[25]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 leduri/sansa_4biti_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/date_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 2.879ns (30.235%)  route 6.643ns (69.765%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  leduri/sansa_4biti_reg[0]/Q
                         net (fo=17, routed)          0.690     6.293    leduri/sansa_4biti_reg[3]_0[0]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.417 r  leduri/date[27]_i_35/O
                         net (fo=1, routed)           0.000     6.417    leduri/date[27]_i_35_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  leduri/date_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.967    leduri/date_reg[27]_i_27_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.189 r  leduri/date_reg[20]_i_26/O[0]
                         net (fo=5, routed)           1.094     8.283    leduri/SSD03/inr0[9]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.582 r  leduri/date[20]_i_27/O
                         net (fo=1, routed)           0.633     9.216    leduri/date[20]_i_27_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.340 r  leduri/date[20]_i_18/O
                         net (fo=11, routed)          0.894    10.234    leduri/date[20]_i_18_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.358 f  leduri/date[27]_i_28/O
                         net (fo=1, routed)           0.303    10.661    leduri/date[27]_i_28_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.785 f  leduri/date[27]_i_17/O
                         net (fo=11, routed)          0.641    11.426    leduri/date[27]_i_17_n_0
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.124    11.550 f  leduri/date[20]_i_10/O
                         net (fo=9, routed)           0.673    12.223    leduri/sansa_4biti_reg[2]_2
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.124    12.347 f  leduri/date[19]_i_6/O
                         net (fo=15, routed)          1.097    13.444    leduri/sansa_4biti_reg[2]_0
    SLICE_X61Y53         LUT4 (Prop_lut4_I3_O)        0.152    13.596 r  leduri/date[20]_i_8/O
                         net (fo=1, routed)           0.266    13.862    SSD03/date_reg[20]_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.332    14.194 r  SSD03/date[20]_i_2/O
                         net (fo=1, routed)           0.351    14.545    leduri/date_reg[20]_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.124    14.669 r  leduri/date[20]_i_1/O
                         net (fo=1, routed)           0.000    14.669    SSD03/D[6]
    SLICE_X60Y53         FDRE                                         r  SSD03/date_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.508    14.849    SSD03/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  SSD03/date_reg[20]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.081    15.167    SSD03/date_reg[20]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 leduri/sansa_4biti_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/date_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.439ns  (logic 2.643ns (28.002%)  route 6.796ns (71.998%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  leduri/sansa_4biti_reg[0]/Q
                         net (fo=17, routed)          0.690     6.293    leduri/sansa_4biti_reg[3]_0[0]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.417 r  leduri/date[27]_i_35/O
                         net (fo=1, routed)           0.000     6.417    leduri/date[27]_i_35_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  leduri/date_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.967    leduri/date_reg[27]_i_27_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.189 r  leduri/date_reg[20]_i_26/O[0]
                         net (fo=5, routed)           1.094     8.283    leduri/SSD03/inr0[9]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.582 r  leduri/date[20]_i_27/O
                         net (fo=1, routed)           0.633     9.216    leduri/date[20]_i_27_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.340 r  leduri/date[20]_i_18/O
                         net (fo=11, routed)          0.894    10.234    leduri/date[20]_i_18_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  leduri/date[27]_i_28/O
                         net (fo=1, routed)           0.303    10.661    leduri/date[27]_i_28_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  leduri/date[27]_i_17/O
                         net (fo=11, routed)          0.502    11.287    leduri/date[27]_i_17_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  leduri/date[27]_i_19/O
                         net (fo=2, routed)           0.884    12.295    leduri/date[27]_i_19_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.419 r  leduri/date[27]_i_12/O
                         net (fo=7, routed)           0.860    13.279    leduri/date[27]_i_12_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.403 r  leduri/date[27]_i_4/O
                         net (fo=7, routed)           0.637    14.039    leduri/SSD03/icifrau[1]
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.124    14.163 r  leduri/date[23]_i_4/O
                         net (fo=1, routed)           0.298    14.461    SSD03/date_reg[23]_1
    SLICE_X63Y52         LUT6 (Prop_lut6_I2_O)        0.124    14.585 r  SSD03/date[23]_i_1/O
                         net (fo=1, routed)           0.000    14.585    SSD03/p_0_out[23]
    SLICE_X63Y52         FDRE                                         r  SSD03/date_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.510    14.851    SSD03/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  SSD03/date_reg[23]/C
                         clock pessimism              0.258    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)        0.031    15.105    SSD03/date_reg[23]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.585    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 leduri/ultima_poz_reg[3][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/m_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 3.760ns (39.942%)  route 5.654ns (60.058%))
  Logic Levels:           16  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.567     5.088    leduri/clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  leduri/ultima_poz_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDSE (Prop_fdse_C_Q)         0.419     5.507 r  leduri/ultima_poz_reg[3][5]/Q
                         net (fo=1, routed)           1.089     6.596    leduri/ultima_poz_reg_n_0_[3][5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299     6.895 f  leduri/ultima_poz[0][8]_i_10/O
                         net (fo=1, routed)           0.548     7.443    leduri/ultima_poz[0][8]_i_10_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.567 r  leduri/ultima_poz[0][8]_i_9/O
                         net (fo=3, routed)           0.000     7.567    leduri/ultima_poz[0][8]_i_5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.080 r  leduri/ultima_poz_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    leduri/ultima_poz_reg[0][8]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  leduri/ultima_poz_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    leduri/ultima_poz_reg[0][12]_i_1_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  leduri/ultima_poz_reg[0][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    leduri/ultima_poz_reg[0][16]_i_1_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.431 r  leduri/ultima_poz_reg[0][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    leduri/ultima_poz_reg[0][20]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  leduri/ultima_poz_reg[0][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.548    leduri/ultima_poz_reg[0][24]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  leduri/ultima_poz_reg[0][28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.666    leduri/ultima_poz_reg[0][28]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.003 f  leduri/ultima_poz_reg[0][31]_i_3/O[1]
                         net (fo=6, routed)           0.590     9.593    leduri/ultima_poz_reg[0][31]_i_3_n_6
    SLICE_X44Y49         LUT4 (Prop_lut4_I2_O)        0.306     9.899 f  leduri/m[4][15]_i_20/O
                         net (fo=1, routed)           0.299    10.199    leduri/m[4][15]_i_20_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    10.323 f  leduri/m[4][15]_i_13/O
                         net (fo=1, routed)           0.912    11.234    leduri/m[4][15]_i_13_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.358 f  leduri/m[4][15]_i_5/O
                         net (fo=10, routed)          0.223    11.581    leduri/m[4][15]_i_5_n_0
    SLICE_X48Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.705 f  leduri/m[4][2]_i_4/O
                         net (fo=9, routed)           0.478    12.183    leduri/m[4][2]_i_4_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.119    12.302 r  leduri/m[3][6]_i_2/O
                         net (fo=3, routed)           0.864    13.166    leduri/m[3][6]_i_2_n_0
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.358    13.524 r  leduri/m[4][6]_i_2/O
                         net (fo=4, routed)           0.650    14.174    leduri/m[4][6]_i_2_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I0_O)        0.328    14.502 r  leduri/m[4][6]_i_1/O
                         net (fo=1, routed)           0.000    14.502    leduri/m[4][6]_i_1_n_0
    SLICE_X49Y48         FDRE                                         r  leduri/m_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.452    14.793    leduri/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  leduri/m_reg[4][6]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y48         FDRE (Setup_fdre_C_D)        0.032    15.050    leduri/m_reg[4][6]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 leduri/ultima_poz_reg[3][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/m_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 3.760ns (40.006%)  route 5.639ns (59.994%))
  Logic Levels:           16  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.567     5.088    leduri/clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  leduri/ultima_poz_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDSE (Prop_fdse_C_Q)         0.419     5.507 r  leduri/ultima_poz_reg[3][5]/Q
                         net (fo=1, routed)           1.089     6.596    leduri/ultima_poz_reg_n_0_[3][5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299     6.895 f  leduri/ultima_poz[0][8]_i_10/O
                         net (fo=1, routed)           0.548     7.443    leduri/ultima_poz[0][8]_i_10_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.567 r  leduri/ultima_poz[0][8]_i_9/O
                         net (fo=3, routed)           0.000     7.567    leduri/ultima_poz[0][8]_i_5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.080 r  leduri/ultima_poz_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    leduri/ultima_poz_reg[0][8]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  leduri/ultima_poz_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    leduri/ultima_poz_reg[0][12]_i_1_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  leduri/ultima_poz_reg[0][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    leduri/ultima_poz_reg[0][16]_i_1_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.431 r  leduri/ultima_poz_reg[0][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    leduri/ultima_poz_reg[0][20]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  leduri/ultima_poz_reg[0][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.548    leduri/ultima_poz_reg[0][24]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  leduri/ultima_poz_reg[0][28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.666    leduri/ultima_poz_reg[0][28]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.003 f  leduri/ultima_poz_reg[0][31]_i_3/O[1]
                         net (fo=6, routed)           0.590     9.593    leduri/ultima_poz_reg[0][31]_i_3_n_6
    SLICE_X44Y49         LUT4 (Prop_lut4_I2_O)        0.306     9.899 f  leduri/m[4][15]_i_20/O
                         net (fo=1, routed)           0.299    10.199    leduri/m[4][15]_i_20_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    10.323 f  leduri/m[4][15]_i_13/O
                         net (fo=1, routed)           0.912    11.234    leduri/m[4][15]_i_13_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.358 f  leduri/m[4][15]_i_5/O
                         net (fo=10, routed)          0.223    11.581    leduri/m[4][15]_i_5_n_0
    SLICE_X48Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.705 f  leduri/m[4][2]_i_4/O
                         net (fo=9, routed)           0.478    12.183    leduri/m[4][2]_i_4_n_0
    SLICE_X49Y48         LUT4 (Prop_lut4_I3_O)        0.119    12.302 r  leduri/m[3][6]_i_2/O
                         net (fo=3, routed)           0.864    13.166    leduri/m[3][6]_i_2_n_0
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.358    13.524 r  leduri/m[4][6]_i_2/O
                         net (fo=4, routed)           0.635    14.159    leduri/m[4][6]_i_2_n_0
    SLICE_X49Y46         LUT5 (Prop_lut5_I0_O)        0.328    14.487 r  leduri/m[1][6]_i_1/O
                         net (fo=1, routed)           0.000    14.487    leduri/m[1][6]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  leduri/m_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.451    14.792    leduri/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  leduri/m_reg[1][6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029    15.046    leduri/m_reg[1][6]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -14.487    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 leduri/sansa_4biti_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/date_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 2.519ns (26.940%)  route 6.831ns (73.060%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  leduri/sansa_4biti_reg[0]/Q
                         net (fo=17, routed)          0.690     6.293    leduri/sansa_4biti_reg[3]_0[0]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.124     6.417 r  leduri/date[27]_i_35/O
                         net (fo=1, routed)           0.000     6.417    leduri/date[27]_i_35_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  leduri/date_reg[27]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.967    leduri/date_reg[27]_i_27_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.189 r  leduri/date_reg[20]_i_26/O[0]
                         net (fo=5, routed)           1.094     8.283    leduri/SSD03/inr0[9]
    SLICE_X57Y51         LUT6 (Prop_lut6_I1_O)        0.299     8.582 r  leduri/date[20]_i_27/O
                         net (fo=1, routed)           0.633     9.216    leduri/date[20]_i_27_n_0
    SLICE_X57Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.340 r  leduri/date[20]_i_18/O
                         net (fo=11, routed)          0.894    10.234    leduri/date[20]_i_18_n_0
    SLICE_X56Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.358 r  leduri/date[27]_i_28/O
                         net (fo=1, routed)           0.303    10.661    leduri/date[27]_i_28_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  leduri/date[27]_i_17/O
                         net (fo=11, routed)          0.502    11.287    leduri/date[27]_i_17_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.124    11.411 r  leduri/date[27]_i_19/O
                         net (fo=2, routed)           0.884    12.295    leduri/date[27]_i_19_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.124    12.419 r  leduri/date[27]_i_12/O
                         net (fo=7, routed)           0.860    13.279    leduri/date[27]_i_12_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.403 r  leduri/date[27]_i_4/O
                         net (fo=7, routed)           0.971    14.373    leduri/SSD03/icifrau[1]
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.124    14.497 r  leduri/date[26]_i_1/O
                         net (fo=1, routed)           0.000    14.497    SSD03/D[10]
    SLICE_X59Y53         FDRE                                         r  SSD03/date_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.508    14.849    SSD03/clk_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  SSD03/date_reg[26]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.029    15.115    SSD03/date_reg[26]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 leduri/ultima_poz_reg[3][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/m_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.207ns  (logic 3.555ns (38.610%)  route 5.652ns (61.390%))
  Logic Levels:           16  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.567     5.088    leduri/clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  leduri/ultima_poz_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDSE (Prop_fdse_C_Q)         0.419     5.507 r  leduri/ultima_poz_reg[3][5]/Q
                         net (fo=1, routed)           1.089     6.596    leduri/ultima_poz_reg_n_0_[3][5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299     6.895 f  leduri/ultima_poz[0][8]_i_10/O
                         net (fo=1, routed)           0.548     7.443    leduri/ultima_poz[0][8]_i_10_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.567 r  leduri/ultima_poz[0][8]_i_9/O
                         net (fo=3, routed)           0.000     7.567    leduri/ultima_poz[0][8]_i_5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.080 r  leduri/ultima_poz_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    leduri/ultima_poz_reg[0][8]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  leduri/ultima_poz_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    leduri/ultima_poz_reg[0][12]_i_1_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  leduri/ultima_poz_reg[0][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    leduri/ultima_poz_reg[0][16]_i_1_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.431 r  leduri/ultima_poz_reg[0][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    leduri/ultima_poz_reg[0][20]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  leduri/ultima_poz_reg[0][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.548    leduri/ultima_poz_reg[0][24]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  leduri/ultima_poz_reg[0][28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.666    leduri/ultima_poz_reg[0][28]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.003 f  leduri/ultima_poz_reg[0][31]_i_3/O[1]
                         net (fo=6, routed)           0.590     9.593    leduri/ultima_poz_reg[0][31]_i_3_n_6
    SLICE_X44Y49         LUT4 (Prop_lut4_I2_O)        0.306     9.899 f  leduri/m[4][15]_i_20/O
                         net (fo=1, routed)           0.299    10.199    leduri/m[4][15]_i_20_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    10.323 f  leduri/m[4][15]_i_13/O
                         net (fo=1, routed)           0.912    11.234    leduri/m[4][15]_i_13_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.358 f  leduri/m[4][15]_i_5/O
                         net (fo=10, routed)          0.223    11.581    leduri/m[4][15]_i_5_n_0
    SLICE_X48Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.705 f  leduri/m[4][2]_i_4/O
                         net (fo=9, routed)           0.663    12.368    leduri/m[4][2]_i_4_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    12.492 r  leduri/m[3][4]_i_2/O
                         net (fo=3, routed)           0.683    13.174    leduri/m[3][4]_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.148    13.322 r  leduri/m[4][4]_i_2/O
                         net (fo=4, routed)           0.645    13.968    leduri/m[4][4]_i_2_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.328    14.296 r  leduri/m[2][4]_i_1/O
                         net (fo=1, routed)           0.000    14.296    leduri/m[2][4]_i_1_n_0
    SLICE_X51Y50         FDRE                                         r  leduri/m_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.443    14.784    leduri/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  leduri/m_reg[2][4]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)        0.031    14.959    leduri/m_reg[2][4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 leduri/ultima_poz_reg[3][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/m_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 3.555ns (38.627%)  route 5.648ns (61.373%))
  Logic Levels:           16  (CARRY4=7 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.567     5.088    leduri/clk_IBUF_BUFG
    SLICE_X45Y44         FDSE                                         r  leduri/ultima_poz_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDSE (Prop_fdse_C_Q)         0.419     5.507 r  leduri/ultima_poz_reg[3][5]/Q
                         net (fo=1, routed)           1.089     6.596    leduri/ultima_poz_reg_n_0_[3][5]
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.299     6.895 f  leduri/ultima_poz[0][8]_i_10/O
                         net (fo=1, routed)           0.548     7.443    leduri/ultima_poz[0][8]_i_10_n_0
    SLICE_X46Y44         LUT3 (Prop_lut3_I0_O)        0.124     7.567 r  leduri/ultima_poz[0][8]_i_9/O
                         net (fo=3, routed)           0.000     7.567    leduri/ultima_poz[0][8]_i_5_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.080 r  leduri/ultima_poz_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.080    leduri/ultima_poz_reg[0][8]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.197 r  leduri/ultima_poz_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.197    leduri/ultima_poz_reg[0][12]_i_1_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.314 r  leduri/ultima_poz_reg[0][16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.314    leduri/ultima_poz_reg[0][16]_i_1_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.431 r  leduri/ultima_poz_reg[0][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.431    leduri/ultima_poz_reg[0][20]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.548 r  leduri/ultima_poz_reg[0][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.548    leduri/ultima_poz_reg[0][24]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.665 r  leduri/ultima_poz_reg[0][28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.666    leduri/ultima_poz_reg[0][28]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.003 f  leduri/ultima_poz_reg[0][31]_i_3/O[1]
                         net (fo=6, routed)           0.590     9.593    leduri/ultima_poz_reg[0][31]_i_3_n_6
    SLICE_X44Y49         LUT4 (Prop_lut4_I2_O)        0.306     9.899 f  leduri/m[4][15]_i_20/O
                         net (fo=1, routed)           0.299    10.199    leduri/m[4][15]_i_20_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    10.323 f  leduri/m[4][15]_i_13/O
                         net (fo=1, routed)           0.912    11.234    leduri/m[4][15]_i_13_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I5_O)        0.124    11.358 f  leduri/m[4][15]_i_5/O
                         net (fo=10, routed)          0.223    11.581    leduri/m[4][15]_i_5_n_0
    SLICE_X48Y48         LUT3 (Prop_lut3_I1_O)        0.124    11.705 f  leduri/m[4][2]_i_4/O
                         net (fo=9, routed)           0.663    12.368    leduri/m[4][2]_i_4_n_0
    SLICE_X51Y49         LUT4 (Prop_lut4_I3_O)        0.124    12.492 r  leduri/m[3][4]_i_2/O
                         net (fo=3, routed)           0.683    13.174    leduri/m[3][4]_i_2_n_0
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.148    13.322 r  leduri/m[4][4]_i_2/O
                         net (fo=4, routed)           0.641    13.964    leduri/m[4][4]_i_2_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.328    14.292 r  leduri/m[1][4]_i_1/O
                         net (fo=1, routed)           0.000    14.292    leduri/m[1][4]_i_1_n_0
    SLICE_X51Y50         FDRE                                         r  leduri/m_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.443    14.784    leduri/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  leduri/m_reg[1][4]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDRE (Setup_fdre_C_D)        0.029    14.957    leduri/m_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.292    
  -------------------------------------------------------------------
                         slack                                  0.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 leduri/ultima_poz_reg[4][28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/ultima_poz_reg[0][28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.250ns (54.576%)  route 0.208ns (45.424%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.563     1.446    leduri/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  leduri/ultima_poz_reg[4][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  leduri/ultima_poz_reg[4][28]/Q
                         net (fo=2, routed)           0.208     1.795    leduri/ultima_poz_reg_n_0_[4][28]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.840 r  leduri/ultima_poz[0][28]_i_2/O
                         net (fo=1, routed)           0.000     1.840    leduri/ultima_poz[0][28]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.904 r  leduri/ultima_poz_reg[0][28]_i_1/O[3]
                         net (fo=6, routed)           0.000     1.904    leduri/ultima_poz_reg[0][28]_i_1_n_4
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.962    leduri/clk_IBUF_BUFG
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.130     1.848    leduri/ultima_poz_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 leduri/ultima_poz_reg[4][27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/ultima_poz_reg[0][27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.251ns (51.980%)  route 0.232ns (48.020%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.563     1.446    leduri/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  leduri/ultima_poz_reg[4][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  leduri/ultima_poz_reg[4][27]/Q
                         net (fo=2, routed)           0.232     1.819    leduri/ultima_poz_reg_n_0_[4][27]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  leduri/ultima_poz[0][28]_i_3/O
                         net (fo=1, routed)           0.000     1.864    leduri/ultima_poz[0][28]_i_3_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.929 r  leduri/ultima_poz_reg[0][28]_i_1/O[2]
                         net (fo=6, routed)           0.000     1.929    leduri/ultima_poz_reg[0][28]_i_1_n_5
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.962    leduri/clk_IBUF_BUFG
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][27]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.130     1.848    leduri/ultima_poz_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 leduri/ultima_poz_reg[4][25]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/ultima_poz_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.256ns (49.335%)  route 0.263ns (50.665%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.563     1.446    leduri/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  leduri/ultima_poz_reg[4][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  leduri/ultima_poz_reg[4][25]/Q
                         net (fo=2, routed)           0.263     1.850    leduri/ultima_poz_reg_n_0_[4][25]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  leduri/ultima_poz[0][28]_i_5/O
                         net (fo=1, routed)           0.000     1.895    leduri/ultima_poz[0][28]_i_5_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  leduri/ultima_poz_reg[0][28]_i_1/O[0]
                         net (fo=6, routed)           0.000     1.965    leduri/ultima_poz_reg[0][28]_i_1_n_7
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.962    leduri/clk_IBUF_BUFG
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][25]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.130     1.848    leduri/ultima_poz_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 filtru_down/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/FSM_sequential_stare_curenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.448    filtru_down/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  filtru_down/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  filtru_down/Q3_reg/Q
                         net (fo=2, routed)           0.098     1.687    leduri/Q3
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.732 r  leduri/FSM_sequential_stare_curenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.732    leduri/stare_urmatoare[0]
    SLICE_X54Y50         FDCE                                         r  leduri/FSM_sequential_stare_curenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    leduri/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  leduri/FSM_sequential_stare_curenta_reg[0]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.120     1.581    leduri/FSM_sequential_stare_curenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 leduri/ultima_poz_reg[4][25]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/ultima_poz_reg[0][26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.291ns (52.537%)  route 0.263ns (47.463%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.563     1.446    leduri/clk_IBUF_BUFG
    SLICE_X47Y51         FDSE                                         r  leduri/ultima_poz_reg[4][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  leduri/ultima_poz_reg[4][25]/Q
                         net (fo=2, routed)           0.263     1.850    leduri/ultima_poz_reg_n_0_[4][25]
    SLICE_X46Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  leduri/ultima_poz[0][28]_i_5/O
                         net (fo=1, routed)           0.000     1.895    leduri/ultima_poz[0][28]_i_5_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.000 r  leduri/ultima_poz_reg[0][28]_i_1/O[1]
                         net (fo=6, routed)           0.000     2.000    leduri/ultima_poz_reg[0][28]_i_1_n_6
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.962    leduri/clk_IBUF_BUFG
    SLICE_X46Y49         FDSE                                         r  leduri/ultima_poz_reg[0][26]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X46Y49         FDSE (Hold_fdse_C_D)         0.130     1.848    leduri/ultima_poz_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SSD03/stare_curenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/stare_curenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.448    SSD03/clk_IBUF_BUFG
    SLICE_X55Y52         FDCE                                         r  SSD03/stare_curenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  SSD03/stare_curenta_reg[1]/Q
                         net (fo=44, routed)          0.099     1.689    SSD03/Q[1]
    SLICE_X54Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  SSD03/stare_curenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    SSD03/stare_urmatoare[0]
    SLICE_X54Y52         FDCE                                         r  SSD03/stare_curenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    SSD03/clk_IBUF_BUFG
    SLICE_X54Y52         FDCE                                         r  SSD03/stare_curenta_reg[0]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y52         FDCE (Hold_fdce_C_D)         0.120     1.581    SSD03/stare_curenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 filtru_left/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtru_left/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.564%)  route 0.353ns (71.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.566     1.449    filtru_left/clk_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  filtru_left/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  filtru_left/Q1_reg/Q
                         net (fo=1, routed)           0.353     1.943    filtru_left/Q1
    SLICE_X55Y51         FDRE                                         r  filtru_left/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    filtru_left/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  filtru_left/Q2_reg/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.070     1.789    filtru_left/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 leduri/full_all_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/stare_curenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.949%)  route 0.314ns (60.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  leduri/full_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  leduri/full_all_reg/Q
                         net (fo=4, routed)           0.314     1.928    SSD03/full_all
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  SSD03/stare_curenta[2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    SSD03/stare_urmatoare[2]
    SLICE_X55Y52         FDCE                                         r  SSD03/stare_curenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    SSD03/clk_IBUF_BUFG
    SLICE_X55Y52         FDCE                                         r  SSD03/stare_curenta_reg[2]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y52         FDCE (Hold_fdce_C_D)         0.092     1.811    SSD03/stare_curenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 filtru_move/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/FSM_sequential_stare_curenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.246ns (44.498%)  route 0.307ns (55.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    filtru_move/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  filtru_move/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  filtru_move/Q3_reg/Q
                         net (fo=3, routed)           0.307     1.905    leduri/Q3_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.098     2.003 r  leduri/FSM_sequential_stare_curenta[2]_i_1/O
                         net (fo=1, routed)           0.000     2.003    leduri/stare_urmatoare[2]
    SLICE_X54Y50         FDCE                                         r  leduri/FSM_sequential_stare_curenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    leduri/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  leduri/FSM_sequential_stare_curenta_reg[2]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.121     1.840    leduri/FSM_sequential_stare_curenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 leduri/full_all_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD03/stare_curenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.949%)  route 0.314ns (60.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  leduri/full_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  leduri/full_all_reg/Q
                         net (fo=4, routed)           0.314     1.928    SSD03/full_all
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.973 r  SSD03/stare_curenta[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    SSD03/stare_urmatoare[1]
    SLICE_X55Y52         FDCE                                         r  SSD03/stare_curenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    SSD03/clk_IBUF_BUFG
    SLICE_X55Y52         FDCE                                         r  SSD03/stare_curenta_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y52         FDCE (Hold_fdce_C_D)         0.091     1.810    SSD03/stare_curenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y53   SSD/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y55   SSD/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y55   SSD/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   SSD/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   SSD/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   SSD/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   SSD/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   SSD/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y53   SSD/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   SSD/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   SSD/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   SSD/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   SSD/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   SSD/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   SSD/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.718ns (18.120%)  route 3.245ns (81.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.790     9.121    generator_random/AR[0]
    SLICE_X60Y43         FDCE                                         f  generator_random/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.518    14.859    generator_random/clk_IBUF_BUFG
    SLICE_X60Y43         FDCE                                         r  generator_random/counter_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.779    generator_random/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.718ns (18.120%)  route 3.245ns (81.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.790     9.121    generator_random/AR[0]
    SLICE_X60Y43         FDCE                                         f  generator_random/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.518    14.859    generator_random/clk_IBUF_BUFG
    SLICE_X60Y43         FDCE                                         r  generator_random/counter_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.779    generator_random/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.718ns (18.120%)  route 3.245ns (81.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.790     9.121    generator_random/AR[0]
    SLICE_X60Y43         FDCE                                         f  generator_random/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.518    14.859    generator_random/clk_IBUF_BUFG
    SLICE_X60Y43         FDCE                                         r  generator_random/counter_reg[14]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.779    generator_random/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.718ns (18.120%)  route 3.245ns (81.880%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.790     9.121    generator_random/AR[0]
    SLICE_X60Y43         FDCE                                         f  generator_random/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.518    14.859    generator_random/clk_IBUF_BUFG
    SLICE_X60Y43         FDCE                                         r  generator_random/counter_reg[15]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X60Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.779    generator_random/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.718ns (18.776%)  route 3.106ns (81.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.651     8.982    generator_random/AR[0]
    SLICE_X60Y42         FDCE                                         f  generator_random/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.517    14.858    generator_random/clk_IBUF_BUFG
    SLICE_X60Y42         FDCE                                         r  generator_random/counter_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.778    generator_random/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.718ns (18.776%)  route 3.106ns (81.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.651     8.982    generator_random/AR[0]
    SLICE_X60Y42         FDCE                                         f  generator_random/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.517    14.858    generator_random/clk_IBUF_BUFG
    SLICE_X60Y42         FDCE                                         r  generator_random/counter_reg[11]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.778    generator_random/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.718ns (18.776%)  route 3.106ns (81.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.651     8.982    generator_random/AR[0]
    SLICE_X60Y42         FDCE                                         f  generator_random/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.517    14.858    generator_random/clk_IBUF_BUFG
    SLICE_X60Y42         FDCE                                         r  generator_random/counter_reg[8]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.778    generator_random/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 0.718ns (18.776%)  route 3.106ns (81.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.651     8.982    generator_random/AR[0]
    SLICE_X60Y42         FDCE                                         f  generator_random/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.517    14.858    generator_random/clk_IBUF_BUFG
    SLICE_X60Y42         FDCE                                         r  generator_random/counter_reg[9]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.778    generator_random/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.718ns (19.533%)  route 2.958ns (80.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.503     8.834    generator_random/AR[0]
    SLICE_X60Y41         FDCE                                         f  generator_random/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.517    14.858    generator_random/clk_IBUF_BUFG
    SLICE_X60Y41         FDCE                                         r  generator_random/counter_reg[4]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y41         FDCE (Recov_fdce_C_CLR)     -0.319    14.778    generator_random/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 filtru_rst/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.718ns (19.533%)  route 2.958ns (80.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.637     5.158    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.419     5.577 f  filtru_rst/Q2_reg/Q
                         net (fo=4, routed)           0.455     6.032    filtru_rst/Q2
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.299     6.331 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          2.503     8.834    generator_random/AR[0]
    SLICE_X60Y41         FDCE                                         f  generator_random/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.517    14.858    generator_random/clk_IBUF_BUFG
    SLICE_X60Y41         FDCE                                         r  generator_random/counter_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X60Y41         FDCE (Recov_fdce_C_CLR)     -0.319    14.778    generator_random/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  5.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.226ns (40.839%)  route 0.327ns (59.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.192     2.031    generator_random/AR[0]
    SLICE_X60Y44         FDCE                                         f  generator_random/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  generator_random/counter_reg[16]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.226ns (40.839%)  route 0.327ns (59.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.192     2.031    generator_random/AR[0]
    SLICE_X60Y44         FDCE                                         f  generator_random/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  generator_random/counter_reg[17]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.226ns (40.839%)  route 0.327ns (59.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.192     2.031    generator_random/AR[0]
    SLICE_X60Y44         FDCE                                         f  generator_random/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  generator_random/counter_reg[18]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.226ns (40.839%)  route 0.327ns (59.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.192     2.031    generator_random/AR[0]
    SLICE_X60Y44         FDCE                                         f  generator_random/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y44         FDCE                                         r  generator_random/counter_reg[19]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.226ns (36.648%)  route 0.391ns (63.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.255     2.094    generator_random/AR[0]
    SLICE_X60Y45         FDCE                                         f  generator_random/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y45         FDCE                                         r  generator_random/counter_reg[20]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.226ns (36.648%)  route 0.391ns (63.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.255     2.094    generator_random/AR[0]
    SLICE_X60Y45         FDCE                                         f  generator_random/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y45         FDCE                                         r  generator_random/counter_reg[21]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.226ns (36.648%)  route 0.391ns (63.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.255     2.094    generator_random/AR[0]
    SLICE_X60Y45         FDCE                                         f  generator_random/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y45         FDCE                                         r  generator_random/counter_reg[22]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            generator_random/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.226ns (36.648%)  route 0.391ns (63.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.255     2.094    generator_random/AR[0]
    SLICE_X60Y45         FDCE                                         f  generator_random/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.864     1.991    generator_random/clk_IBUF_BUFG
    SLICE_X60Y45         FDCE                                         r  generator_random/counter_reg[23]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X60Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.426    generator_random/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/FSM_sequential_stare_curenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.226ns (25.358%)  route 0.665ns (74.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.529     2.368    leduri/AR[0]
    SLICE_X54Y50         FDCE                                         f  leduri/FSM_sequential_stare_curenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    leduri/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  leduri/FSM_sequential_stare_curenta_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    leduri/FSM_sequential_stare_curenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 filtru_rst/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/FSM_sequential_stare_curenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.226ns (25.358%)  route 0.665ns (74.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.594     1.477    filtru_rst/clk_IBUF_BUFG
    SLICE_X58Y44         FDRE                                         r  filtru_rst/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  filtru_rst/Q3_reg/Q
                         net (fo=3, routed)           0.136     1.741    filtru_rst/Q3
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.098     1.839 f  filtru_rst/FSM_sequential_stare_curenta[2]_i_2/O
                         net (fo=77, routed)          0.529     2.368    leduri/AR[0]
    SLICE_X54Y50         FDCE                                         f  leduri/FSM_sequential_stare_curenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.835     1.963    leduri/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  leduri/FSM_sequential_stare_curenta_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X54Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    leduri/FSM_sequential_stare_curenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.716    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leduri/led_curent_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.334ns (49.743%)  route 4.379ns (50.257%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         LDCE                         0.000     0.000 r  leduri/led_curent_reg[6]/G
    SLICE_X50Y48         LDCE (EnToQ_ldce_G_Q)        0.828     0.828 r  leduri/led_curent_reg[6]/Q
                         net (fo=1, routed)           4.379     5.207    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     8.713 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.713    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.263ns (49.408%)  route 4.365ns (50.592%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         LDCE                         0.000     0.000 r  leduri/led_curent_reg[7]/G
    SLICE_X48Y48         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  leduri/led_curent_reg[7]/Q
                         net (fo=1, routed)           4.365     5.127    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.628 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.628    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 4.267ns (50.734%)  route 4.143ns (49.266%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         LDCE                         0.000     0.000 r  leduri/led_curent_reg[0]/G
    SLICE_X51Y44         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  leduri/led_curent_reg[0]/Q
                         net (fo=1, routed)           4.143     4.905    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.410 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.410    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.271ns (51.486%)  route 4.025ns (48.514%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         LDCE                         0.000     0.000 r  leduri/led_curent_reg[3]/G
    SLICE_X51Y49         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  leduri/led_curent_reg[3]/Q
                         net (fo=1, routed)           4.025     4.787    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.296 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.296    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 4.337ns (52.680%)  route 3.895ns (47.320%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         LDCE                         0.000     0.000 r  leduri/led_curent_reg[4]/G
    SLICE_X50Y48         LDCE (EnToQ_ldce_G_Q)        0.828     0.828 r  leduri/led_curent_reg[4]/Q
                         net (fo=1, routed)           3.895     4.723    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.232 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.232    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.173ns  (logic 4.266ns (52.200%)  route 3.907ns (47.800%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         LDCE                         0.000     0.000 r  leduri/led_curent_reg[8]/G
    SLICE_X51Y42         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  leduri/led_curent_reg[8]/Q
                         net (fo=1, routed)           3.907     4.669    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.173 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.173    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.863ns  (logic 4.276ns (54.385%)  route 3.587ns (45.615%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         LDCE                         0.000     0.000 r  leduri/led_curent_reg[5]/G
    SLICE_X48Y43         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  leduri/led_curent_reg[5]/Q
                         net (fo=1, routed)           3.587     4.349    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.863 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.863    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 4.263ns (55.030%)  route 3.484ns (44.970%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         LDCE                         0.000     0.000 r  leduri/led_curent_reg[2]/G
    SLICE_X51Y47         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  leduri/led_curent_reg[2]/Q
                         net (fo=1, routed)           3.484     4.246    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.747 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.747    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.422ns  (logic 4.349ns (58.603%)  route 3.072ns (41.397%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         LDCE                         0.000     0.000 r  leduri/led_curent_reg[15]/G
    SLICE_X54Y48         LDCE (EnToQ_ldce_G_Q)        0.828     0.828 r  leduri/led_curent_reg[15]/Q
                         net (fo=1, routed)           3.072     3.900    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.422 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.422    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.420ns  (logic 4.358ns (58.728%)  route 3.062ns (41.272%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         LDCE                         0.000     0.000 r  leduri/led_curent_reg[1]/G
    SLICE_X50Y47         LDCE (EnToQ_ldce_G_Q)        0.828     0.828 r  leduri/led_curent_reg[1]/Q
                         net (fo=1, routed)           3.062     3.890    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.420 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.420    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generator_random/num1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num1_reg[0]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  generator_random/num1_reg[0]/Q
                         net (fo=6, routed)           0.175     0.339    generator_random/num1_reg[0]
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  generator_random/num1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    generator_random/plusOp__0[1]
    SLICE_X60Y50         FDCE                                         r  generator_random/num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator_random/num1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[2]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  generator_random/num1_reg[2]/Q
                         net (fo=4, routed)           0.175     0.339    generator_random/num1_reg__0[2]
    SLICE_X60Y49         LUT4 (Prop_lut4_I0_O)        0.043     0.382 r  generator_random/num1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    generator_random/plusOp__0[3]
    SLICE_X60Y49         FDCE                                         r  generator_random/num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator_random/num1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num1_reg[0]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  generator_random/num1_reg[0]/Q
                         net (fo=6, routed)           0.175     0.339    generator_random/num1_reg[0]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  generator_random/num1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    generator_random/plusOp__0[0]
    SLICE_X60Y50         FDCE                                         r  generator_random/num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator_random/num1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[2]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  generator_random/num1_reg[2]/Q
                         net (fo=4, routed)           0.175     0.339    generator_random/num1_reg__0[2]
    SLICE_X60Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  generator_random/num1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    generator_random/plusOp__0[2]
    SLICE_X60Y49         FDCE                                         r  generator_random/num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.208ns (47.273%)  route 0.232ns (52.727%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.232     0.396    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.044     0.440 r  generator_random/num3[3]_i_1/O
                         net (fo=1, routed)           0.000     0.440    generator_random/plusOp[3]
    SLICE_X60Y50         FDCE                                         r  generator_random/num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.232     0.396    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.045     0.441 r  generator_random/num3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    generator_random/plusOp[2]
    SLICE_X60Y50         FDCE                                         r  generator_random/num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 generator_random/num3_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            generator_random/num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.209ns (46.116%)  route 0.244ns (53.884%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[1]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  generator_random/num3_reg[1]/Q
                         net (fo=5, routed)           0.244     0.408    generator_random/num3_reg[1]
    SLICE_X60Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.453 r  generator_random/num3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.453    generator_random/plusOp[1]
    SLICE_X60Y50         FDCE                                         r  generator_random/num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.452ns (72.183%)  route 0.560ns (27.817%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         LDCE                         0.000     0.000 r  leduri/led_curent_reg[9]/G
    SLICE_X54Y42         LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  leduri/led_curent_reg[9]/Q
                         net (fo=1, routed)           0.560     0.803    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     2.012 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.012    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.449ns (71.104%)  route 0.589ns (28.896%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         LDCE                         0.000     0.000 r  leduri/led_curent_reg[10]/G
    SLICE_X55Y45         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  leduri/led_curent_reg[10]/Q
                         net (fo=1, routed)           0.589     0.812    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     2.038 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.038    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/led_curent_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.439ns (67.803%)  route 0.684ns (32.197%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         LDCE                         0.000     0.000 r  leduri/led_curent_reg[14]/G
    SLICE_X55Y48         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  leduri/led_curent_reg[14]/Q
                         net (fo=1, routed)           0.684     0.907    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     2.123 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.123    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSD/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.759ns  (logic 4.297ns (44.038%)  route 5.461ns (55.962%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    SSD/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  SSD/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  SSD/counter_reg[15]/Q
                         net (fo=19, routed)          1.630     7.295    SSD03/p_0_in[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.419 r  SSD03/cat_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.656     8.075    SSD/cat[6]
    SLICE_X65Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.199 r  SSD/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.175    11.374    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.905 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.905    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.587ns  (logic 4.506ns (47.007%)  route 5.080ns (52.993%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    SSD/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  SSD/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  SSD/counter_reg[15]/Q
                         net (fo=19, routed)          1.479     7.144    SSD03/p_0_in[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.268 r  SSD03/cat_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.655     7.923    SSD/cat[5]
    SLICE_X65Y52         LUT5 (Prop_lut5_I4_O)        0.152     8.075 r  SSD/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.946    11.021    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    14.733 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.733    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 4.295ns (46.163%)  route 5.009ns (53.837%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.625     5.146    SSD/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  SSD/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  SSD/counter_reg[16]/Q
                         net (fo=19, routed)          1.435     7.099    SSD03/p_0_in[2]
    SLICE_X61Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.223 r  SSD03/cat_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.864     8.087    SSD/cat[1]
    SLICE_X63Y52         LUT5 (Prop_lut5_I4_O)        0.124     8.211 r  SSD/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.710    10.921    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.450 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.450    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 4.514ns (49.031%)  route 4.692ns (50.969%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.625     5.146    SSD/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  SSD/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     5.664 f  SSD/counter_reg[16]/Q
                         net (fo=19, routed)          1.120     6.784    SSD03/p_0_in[2]
    SLICE_X62Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.908 r  SSD03/cat_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.799     7.707    SSD/cat[4]
    SLICE_X64Y52         LUT5 (Prop_lut5_I4_O)        0.148     7.855 r  SSD/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.773    10.628    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    14.352 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.352    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.530ns (49.846%)  route 4.558ns (50.154%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    SSD/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  SSD/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  SSD/counter_reg[14]/Q
                         net (fo=19, routed)          0.978     6.643    SSD03/p_0_in[0]
    SLICE_X62Y53         LUT6 (Prop_lut6_I3_O)        0.124     6.767 r  SSD03/cat_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.708     7.475    SSD/cat[3]
    SLICE_X65Y52         LUT5 (Prop_lut5_I4_O)        0.150     7.625 r  SSD/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.871    10.496    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.234 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.234    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.005ns  (logic 4.277ns (47.494%)  route 4.728ns (52.506%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    SSD/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  SSD/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  SSD/counter_reg[15]/Q
                         net (fo=19, routed)          1.461     7.125    SSD03/p_0_in[1]
    SLICE_X61Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  SSD03/cat_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.563     7.812    SSD/cat[0]
    SLICE_X59Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.936 r  SSD/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.704    10.641    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.152 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.152    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD03/date_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.002ns  (logic 4.239ns (47.090%)  route 4.763ns (52.910%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.625     5.146    SSD03/clk_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  SSD03/date_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  SSD03/date_reg[2]/Q
                         net (fo=2, routed)           1.093     6.695    SSD03/date[2]
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.819 r  SSD03/cat_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.955     7.774    SSD/cat[2]
    SLICE_X62Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.898 r  SSD/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.715    10.613    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.148 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.148    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.628ns  (logic 4.152ns (48.128%)  route 4.475ns (51.872%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.625     5.146    SSD/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  SSD/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  SSD/counter_reg[16]/Q
                         net (fo=19, routed)          1.797     7.461    SSD/p_0_in[2]
    SLICE_X64Y52         LUT3 (Prop_lut3_I0_O)        0.124     7.585 r  SSD/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.679    10.263    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.773 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.773    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.481ns  (logic 4.378ns (51.622%)  route 4.103ns (48.378%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.626     5.147    SSD/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  SSD/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  SSD/counter_reg[15]/Q
                         net (fo=19, routed)          1.626     7.291    SSD/p_0_in[1]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.154     7.445 r  SSD/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.477     9.922    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706    13.627 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.627    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSD/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.141ns (50.160%)  route 4.115ns (49.840%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.625     5.146    SSD/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  SSD/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  SSD/counter_reg[16]/Q
                         net (fo=19, routed)          1.629     7.293    SSD/p_0_in[2]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124     7.417 r  SSD/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.486     9.902    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.402 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.402    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leduri/m_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.186ns (41.091%)  route 0.267ns (58.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  leduri/m_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  leduri/m_reg[4][15]/Q
                         net (fo=2, routed)           0.267     1.858    leduri/m_reg_n_0_[4][15]
    SLICE_X54Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.903 r  leduri/led_curent_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.903    leduri/led_curent_reg[15]_i_1_n_0
    SLICE_X54Y48         LDCE                                         r  leduri/led_curent_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.352%)  route 0.287ns (60.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.448    leduri/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  leduri/m_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  leduri/m_reg[4][13]/Q
                         net (fo=2, routed)           0.115     1.705    leduri/m_reg_n_0_[4][13]
    SLICE_X53Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.750 r  leduri/led_curent_reg[13]_i_1/O
                         net (fo=1, routed)           0.171     1.921    leduri/led_curent_reg[13]_i_1_n_0
    SLICE_X54Y51         LDCE                                         r  leduri/led_curent_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.382%)  route 0.299ns (61.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  leduri/m_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  leduri/m_reg[4][6]/Q
                         net (fo=2, routed)           0.122     1.713    leduri/m_reg_n_0_[4][6]
    SLICE_X50Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.758 r  leduri/led_curent_reg[6]_i_1/O
                         net (fo=1, routed)           0.176     1.935    leduri/led_curent_reg[6]_i_1_n_0
    SLICE_X50Y48         LDCE                                         r  leduri/led_curent_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.209ns (42.431%)  route 0.284ns (57.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X52Y47         FDRE                                         r  leduri/m_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  leduri/m_reg[4][1]/Q
                         net (fo=2, routed)           0.107     1.721    leduri/m_reg_n_0_[4][1]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.766 r  leduri/led_curent_reg[1]_i_1/O
                         net (fo=1, routed)           0.176     1.943    leduri/led_curent_reg[1]_i_1_n_0
    SLICE_X50Y47         LDCE                                         r  leduri/led_curent_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.186ns (34.547%)  route 0.352ns (65.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  leduri/m_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  leduri/m_reg[4][4]/Q
                         net (fo=2, routed)           0.163     1.754    leduri/m_reg_n_0_[4][4]
    SLICE_X50Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  leduri/led_curent_reg[4]_i_1/O
                         net (fo=1, routed)           0.189     1.989    leduri/led_curent_reg[4]_i_1_n_0
    SLICE_X50Y48         LDCE                                         r  leduri/led_curent_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.186ns (34.455%)  route 0.354ns (65.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.566     1.449    leduri/clk_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  leduri/m_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  leduri/m_reg[4][9]/Q
                         net (fo=2, routed)           0.354     1.944    leduri/m_reg_n_0_[4][9]
    SLICE_X54Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.989 r  leduri/led_curent_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.989    leduri/led_curent_reg[9]_i_1_n_0
    SLICE_X54Y42         LDCE                                         r  leduri/led_curent_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.186ns (34.290%)  route 0.356ns (65.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.566     1.449    leduri/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  leduri/m_reg[4][5]/Q
                         net (fo=2, routed)           0.241     1.832    leduri/m_reg_n_0_[4][5]
    SLICE_X48Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  leduri/led_curent_reg[5]_i_1/O
                         net (fo=1, routed)           0.115     1.992    leduri/led_curent_reg[5]_i_1_n_0
    SLICE_X48Y43         LDCE                                         r  leduri/led_curent_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.209ns (37.427%)  route 0.349ns (62.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.566     1.449    leduri/clk_IBUF_BUFG
    SLICE_X54Y44         FDRE                                         r  leduri/m_reg[4][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  leduri/m_reg[4][14]/Q
                         net (fo=2, routed)           0.145     1.758    leduri/m_reg_n_0_[4][14]
    SLICE_X54Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.803 r  leduri/led_curent_reg[14]_i_1/O
                         net (fo=1, routed)           0.204     2.008    leduri/led_curent_reg[14]_i_1_n_0
    SLICE_X55Y48         LDCE                                         r  leduri/led_curent_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.209ns (37.489%)  route 0.349ns (62.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.567     1.450    leduri/clk_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  leduri/m_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  leduri/m_reg[4][2]/Q
                         net (fo=2, routed)           0.193     1.808    leduri/m_reg_n_0_[4][2]
    SLICE_X52Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  leduri/led_curent_reg[2]_i_1/O
                         net (fo=1, routed)           0.155     2.008    leduri/led_curent_reg[2]_i_1_n_0
    SLICE_X51Y47         LDCE                                         r  leduri/led_curent_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leduri/m_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leduri/led_curent_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.186ns (32.815%)  route 0.381ns (67.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.565     1.448    leduri/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  leduri/m_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  leduri/m_reg[4][7]/Q
                         net (fo=2, routed)           0.145     1.735    leduri/m_reg_n_0_[4][7]
    SLICE_X50Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.780 r  leduri/led_curent_reg[7]_i_1/O
                         net (fo=1, routed)           0.236     2.015    leduri/led_curent_reg[7]_i_1_n_0
    SLICE_X48Y48         LDCE                                         r  leduri/led_curent_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.853ns  (logic 1.631ns (23.799%)  route 5.222ns (76.201%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.887     5.787    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.152     5.939 r  leduri/m[4][5]_i_2/O
                         net (fo=4, routed)           0.588     6.527    leduri/m[4][5]_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I0_O)        0.326     6.853 r  leduri/m[1][5]_i_1/O
                         net (fo=1, routed)           0.000     6.853    leduri/m[1][5]_i_1_n_0
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.451     4.792    leduri/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[1][5]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.631ns (23.813%)  route 5.218ns (76.187%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.887     5.787    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.152     5.939 r  leduri/m[4][5]_i_2/O
                         net (fo=4, routed)           0.584     6.523    leduri/m[4][5]_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I0_O)        0.326     6.849 r  leduri/m[0][5]_i_1/O
                         net (fo=1, routed)           0.000     6.849    leduri/m[0][5]_i_1_n_0
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.451     4.792    leduri/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[0][5]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.742ns  (logic 1.631ns (24.191%)  route 5.111ns (75.809%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.887     5.787    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.152     5.939 r  leduri/m[4][5]_i_2/O
                         net (fo=4, routed)           0.477     6.416    leduri/m[4][5]_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I0_O)        0.326     6.742 r  leduri/m[4][5]_i_1/O
                         net (fo=1, routed)           0.000     6.742    leduri/m[4][5]_i_1_n_0
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.451     4.792    leduri/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[4][5]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.737ns  (logic 1.631ns (24.209%)  route 5.106ns (75.791%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.887     5.787    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.152     5.939 r  leduri/m[4][5]_i_2/O
                         net (fo=4, routed)           0.472     6.411    leduri/m[4][5]_i_2_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I0_O)        0.326     6.737 r  leduri/m[2][5]_i_1/O
                         net (fo=1, routed)           0.000     6.737    leduri/m[2][5]_i_1_n_0
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.451     4.792    leduri/clk_IBUF_BUFG
    SLICE_X49Y44         FDRE                                         r  leduri/m_reg[2][5]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[4][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.631ns (24.476%)  route 5.033ns (75.524%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.689     5.589    leduri/m[2][15]_i_2_n_0
    SLICE_X53Y43         LUT3 (Prop_lut3_I0_O)        0.152     5.741 r  leduri/m[4][8]_i_2/O
                         net (fo=3, routed)           0.596     6.338    leduri/m[4][8]_i_2_n_0
    SLICE_X52Y42         LUT5 (Prop_lut5_I0_O)        0.326     6.664 r  leduri/m[4][8]_i_1/O
                         net (fo=1, routed)           0.000     6.664    leduri/m[4][8]_i_1_n_0
    SLICE_X52Y42         FDRE                                         r  leduri/m_reg[4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.451     4.792    leduri/clk_IBUF_BUFG
    SLICE_X52Y42         FDRE                                         r  leduri/m_reg[4][8]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.655ns  (logic 1.401ns (21.051%)  route 5.254ns (78.949%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.870     5.770    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y50         LUT3 (Prop_lut3_I1_O)        0.124     5.894 r  leduri/m[4][7]_i_2/O
                         net (fo=4, routed)           0.637     6.531    leduri/m[4][7]_i_2_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.655 r  leduri/m[0][7]_i_1/O
                         net (fo=1, routed)           0.000     6.655    leduri/m[0][7]_i_1_n_0
    SLICE_X50Y51         FDRE                                         r  leduri/m_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.443     4.784    leduri/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  leduri/m_reg[0][7]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.633ns  (logic 1.401ns (21.122%)  route 5.232ns (78.878%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.887     5.787    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.911 r  leduri/m[4][11]_i_2/O
                         net (fo=4, routed)           0.597     6.509    leduri/m[4][11]_i_2_n_0
    SLICE_X52Y46         LUT5 (Prop_lut5_I0_O)        0.124     6.633 r  leduri/m[2][11]_i_1/O
                         net (fo=1, routed)           0.000     6.633    leduri/m[2][11]_i_1_n_0
    SLICE_X52Y46         FDRE                                         r  leduri/m_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.452     4.793    leduri/clk_IBUF_BUFG
    SLICE_X52Y46         FDRE                                         r  leduri/m_reg[2][11]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.401ns (21.197%)  route 5.208ns (78.803%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.887     5.787    leduri/m[2][15]_i_2_n_0
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.124     5.911 r  leduri/m[4][11]_i_2/O
                         net (fo=4, routed)           0.574     6.485    leduri/m[4][11]_i_2_n_0
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.124     6.609 r  leduri/m[1][11]_i_1/O
                         net (fo=1, routed)           0.000     6.609    leduri/m[1][11]_i_1_n_0
    SLICE_X51Y45         FDRE                                         r  leduri/m_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.452     4.793    leduri/clk_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  leduri/m_reg[1][11]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.532ns  (logic 1.631ns (24.971%)  route 4.901ns (75.029%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.689     5.589    leduri/m[2][15]_i_2_n_0
    SLICE_X53Y43         LUT3 (Prop_lut3_I0_O)        0.152     5.741 r  leduri/m[4][8]_i_2/O
                         net (fo=3, routed)           0.465     6.206    leduri/m[4][8]_i_2_n_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I0_O)        0.326     6.532 r  leduri/m[2][8]_i_1/O
                         net (fo=1, routed)           0.000     6.532    leduri/m[2][8]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  leduri/m_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.452     4.793    leduri/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  leduri/m_reg[2][8]/C

Slack:                    inf
  Source:                 generator_random/num3_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/m_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 1.631ns (25.013%)  route 4.890ns (74.987%))
  Logic Levels:           6  (FDCE=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE                         0.000     0.000 r  generator_random/num3_reg[2]/C
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  generator_random/num3_reg[2]/Q
                         net (fo=4, routed)           0.891     1.409    generator_random/num3_reg[2]
    SLICE_X60Y50         LUT3 (Prop_lut3_I1_O)        0.156     1.565 r  generator_random/sansa_4biti[3]_i_10/O
                         net (fo=2, routed)           1.020     2.585    generator_random/sansa_4biti[3]_i_10_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.355     2.940 r  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.836     3.776    leduri/iscor_reg[7]_3
    SLICE_X58Y48         LUT6 (Prop_lut6_I4_O)        0.124     3.900 f  leduri/m[2][15]_i_2/O
                         net (fo=20, routed)          1.689     5.589    leduri/m[2][15]_i_2_n_0
    SLICE_X53Y43         LUT3 (Prop_lut3_I0_O)        0.152     5.741 r  leduri/m[4][8]_i_2/O
                         net (fo=3, routed)           0.454     6.195    leduri/m[4][8]_i_2_n_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I0_O)        0.326     6.521 r  leduri/m[1][8]_i_1/O
                         net (fo=1, routed)           0.000     6.521    leduri/m[1][8]_i_1_n_0
    SLICE_X52Y43         FDRE                                         r  leduri/m_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         1.452     4.793    leduri/clk_IBUF_BUFG
    SLICE_X52Y43         FDRE                                         r  leduri/m_reg[1][8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.336ns (41.159%)  route 0.480ns (58.841%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.195     0.771    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.816 r  leduri/iscor[4]_i_1/O
                         net (fo=1, routed)           0.000     0.816    leduri/p_1_in__0[4]
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[4]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.336ns (41.108%)  route 0.481ns (58.892%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.196     0.772    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.045     0.817 r  leduri/iscor[5]_i_1/O
                         net (fo=1, routed)           0.000     0.817    leduri/p_1_in__0[5]
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[5]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.339ns (41.374%)  route 0.480ns (58.626%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.195     0.771    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.048     0.819 r  leduri/iscor[6]_i_1/O
                         net (fo=1, routed)           0.000     0.819    leduri/p_1_in__0[6]
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[6]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.340ns (41.395%)  route 0.481ns (58.605%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.196     0.772    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X58Y49         LUT3 (Prop_lut3_I1_O)        0.049     0.821 r  leduri/iscor[7]_i_3/O
                         net (fo=1, routed)           0.000     0.821    leduri/p_1_in__0[7]
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  leduri/iscor_reg[7]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/sansa_4biti_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.336ns (38.521%)  route 0.536ns (61.479%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.251     0.827    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.872 r  leduri/sansa_4biti[0]_i_1/O
                         net (fo=1, routed)           0.000     0.872    leduri/sansa_4biti[0]_i_1_n_0
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.863     1.990    leduri/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  leduri/sansa_4biti_reg[0]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.336ns (38.156%)  route 0.545ns (61.844%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.259     0.836    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.045     0.881 r  leduri/iscor[2]_i_1/O
                         net (fo=1, routed)           0.000     0.881    leduri/p_1_in__0[2]
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[2]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.336ns (38.156%)  route 0.545ns (61.844%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.259     0.836    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.045     0.881 r  leduri/iscor[3]_i_1/O
                         net (fo=1, routed)           0.000     0.881    leduri/p_1_in__0[3]
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[3]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.335ns (37.871%)  route 0.550ns (62.129%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.264     0.841    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.044     0.885 r  leduri/iscor[1]_i_1/O
                         net (fo=1, routed)           0.000     0.885    leduri/p_1_in__0[1]
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[1]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/iscor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.336ns (37.941%)  route 0.550ns (62.059%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.264     0.841    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X60Y48         LUT3 (Prop_lut3_I1_O)        0.045     0.886 r  leduri/iscor[0]_i_1/O
                         net (fo=1, routed)           0.000     0.886    leduri/p_1_in__0[0]
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.865     1.992    leduri/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  leduri/iscor_reg[0]/C

Slack:                    inf
  Source:                 generator_random/num1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            leduri/sansa_4biti_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.336ns (35.896%)  route 0.600ns (64.104%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE                         0.000     0.000 r  generator_random/num1_reg[3]/C
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  generator_random/num1_reg[3]/Q
                         net (fo=3, routed)           0.139     0.287    generator_random/num1_reg__0[3]
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.098     0.385 f  generator_random/sansa_4biti[3]_i_6/O
                         net (fo=3, routed)           0.146     0.531    leduri/iscor_reg[7]_3
    SLICE_X60Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.576 r  leduri/sansa_4biti[3]_i_4/O
                         net (fo=13, routed)          0.315     0.891    leduri/sansa_4biti[3]_i_4_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.936 r  leduri/sansa_4biti[1]_i_1/O
                         net (fo=1, routed)           0.000     0.936    leduri/sansa_4biti[1]_i_1_n_0
    SLICE_X59Y51         FDRE                                         r  leduri/sansa_4biti_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=406, routed)         0.863     1.990    leduri/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  leduri/sansa_4biti_reg[1]/C





