============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Tue Mar  4 12:43:44 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.281041s wall, 0.578125s user + 0.062500s system = 0.640625s CPU (50.0%)

RUN-1004 : used memory is 268 MB, reserved memory is 254 MB, peak memory is 281 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7719 instances
RUN-0007 : 5419 luts, 2087 seqs, 51 mslices, 34 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8104 nets
RUN-1001 : 4591 nets have 2 pins
RUN-1001 : 2541 nets have [3 - 5] pins
RUN-1001 : 478 nets have [6 - 10] pins
RUN-1001 : 250 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     255     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     748     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  62   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7717 instances, 5419 luts, 2087 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.93122e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7717.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.46892e+06, overlap = 224
PHY-3002 : Step(2): len = 1.12972e+06, overlap = 237.406
PHY-3002 : Step(3): len = 722488, overlap = 308.219
PHY-3002 : Step(4): len = 567510, overlap = 372.969
PHY-3002 : Step(5): len = 460018, overlap = 412.844
PHY-3002 : Step(6): len = 419825, overlap = 443.219
PHY-3002 : Step(7): len = 345159, overlap = 492.219
PHY-3002 : Step(8): len = 342525, overlap = 505.188
PHY-3002 : Step(9): len = 260501, overlap = 512.531
PHY-3002 : Step(10): len = 254381, overlap = 514.156
PHY-3002 : Step(11): len = 240907, overlap = 514.062
PHY-3002 : Step(12): len = 238523, overlap = 516.562
PHY-3002 : Step(13): len = 226160, overlap = 524.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94864e-06
PHY-3002 : Step(14): len = 267908, overlap = 511.844
PHY-3002 : Step(15): len = 282159, overlap = 499.094
PHY-3002 : Step(16): len = 234701, overlap = 489.969
PHY-3002 : Step(17): len = 233869, overlap = 488.25
PHY-3002 : Step(18): len = 231362, overlap = 489
PHY-3002 : Step(19): len = 228628, overlap = 493.906
PHY-3002 : Step(20): len = 229843, overlap = 492.281
PHY-3002 : Step(21): len = 227760, overlap = 490.156
PHY-3002 : Step(22): len = 226892, overlap = 485.219
PHY-3002 : Step(23): len = 223475, overlap = 490.219
PHY-3002 : Step(24): len = 217370, overlap = 502.156
PHY-3002 : Step(25): len = 215838, overlap = 498.094
PHY-3002 : Step(26): len = 210560, overlap = 507.594
PHY-3002 : Step(27): len = 207010, overlap = 506.094
PHY-3002 : Step(28): len = 204977, overlap = 516.094
PHY-3002 : Step(29): len = 203332, overlap = 503.219
PHY-3002 : Step(30): len = 200812, overlap = 499.844
PHY-3002 : Step(31): len = 199374, overlap = 496.125
PHY-3002 : Step(32): len = 197988, overlap = 493
PHY-3002 : Step(33): len = 194750, overlap = 492.188
PHY-3002 : Step(34): len = 194232, overlap = 490.875
PHY-3002 : Step(35): len = 192373, overlap = 490.375
PHY-3002 : Step(36): len = 191949, overlap = 479.094
PHY-3002 : Step(37): len = 188899, overlap = 485.5
PHY-3002 : Step(38): len = 187781, overlap = 487.5
PHY-3002 : Step(39): len = 187895, overlap = 484.188
PHY-3002 : Step(40): len = 185801, overlap = 483.156
PHY-3002 : Step(41): len = 186007, overlap = 490.625
PHY-3002 : Step(42): len = 186094, overlap = 486.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.89728e-06
PHY-3002 : Step(43): len = 187508, overlap = 483.469
PHY-3002 : Step(44): len = 188985, overlap = 483.219
PHY-3002 : Step(45): len = 192597, overlap = 477.75
PHY-3002 : Step(46): len = 193999, overlap = 456.312
PHY-3002 : Step(47): len = 195859, overlap = 457.344
PHY-3002 : Step(48): len = 195727, overlap = 439.938
PHY-3002 : Step(49): len = 198248, overlap = 449.406
PHY-3002 : Step(50): len = 199904, overlap = 452.469
PHY-3002 : Step(51): len = 199845, overlap = 458.219
PHY-3002 : Step(52): len = 200926, overlap = 456.75
PHY-3002 : Step(53): len = 201883, overlap = 445.156
PHY-3002 : Step(54): len = 203292, overlap = 440.656
PHY-3002 : Step(55): len = 204512, overlap = 437.219
PHY-3002 : Step(56): len = 206906, overlap = 425.125
PHY-3002 : Step(57): len = 209191, overlap = 397.188
PHY-3002 : Step(58): len = 210082, overlap = 395.469
PHY-3002 : Step(59): len = 210442, overlap = 393.094
PHY-3002 : Step(60): len = 210490, overlap = 389.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.79456e-06
PHY-3002 : Step(61): len = 213347, overlap = 391.906
PHY-3002 : Step(62): len = 213695, overlap = 391.312
PHY-3002 : Step(63): len = 214777, overlap = 389.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.26116e-05
PHY-3002 : Step(64): len = 218330, overlap = 385.281
PHY-3002 : Step(65): len = 220152, overlap = 385.625
PHY-3002 : Step(66): len = 224900, overlap = 372.469
PHY-3002 : Step(67): len = 233360, overlap = 343.688
PHY-3002 : Step(68): len = 250156, overlap = 304.344
PHY-3002 : Step(69): len = 254741, overlap = 309.344
PHY-3002 : Step(70): len = 258403, overlap = 308.688
PHY-3002 : Step(71): len = 258738, overlap = 299.656
PHY-3002 : Step(72): len = 260093, overlap = 291.031
PHY-3002 : Step(73): len = 261893, overlap = 288.344
PHY-3002 : Step(74): len = 265232, overlap = 289.938
PHY-3002 : Step(75): len = 265222, overlap = 290.906
PHY-3002 : Step(76): len = 265681, overlap = 292.438
PHY-3002 : Step(77): len = 267420, overlap = 298.688
PHY-3002 : Step(78): len = 268759, overlap = 302.75
PHY-3002 : Step(79): len = 268930, overlap = 292.281
PHY-3002 : Step(80): len = 269522, overlap = 290.969
PHY-3002 : Step(81): len = 270666, overlap = 286.406
PHY-3002 : Step(82): len = 272026, overlap = 278.938
PHY-3002 : Step(83): len = 273231, overlap = 262.688
PHY-3002 : Step(84): len = 273577, overlap = 262.312
PHY-3002 : Step(85): len = 273917, overlap = 263.094
PHY-3002 : Step(86): len = 274693, overlap = 254.312
PHY-3002 : Step(87): len = 275057, overlap = 248.562
PHY-3002 : Step(88): len = 275785, overlap = 242.812
PHY-3002 : Step(89): len = 276436, overlap = 237.688
PHY-3002 : Step(90): len = 276600, overlap = 238.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.44528e-05
PHY-3002 : Step(91): len = 278710, overlap = 234.781
PHY-3002 : Step(92): len = 279824, overlap = 235.625
PHY-3002 : Step(93): len = 284892, overlap = 227.125
PHY-3002 : Step(94): len = 287731, overlap = 227.312
PHY-3002 : Step(95): len = 291911, overlap = 223.188
PHY-3002 : Step(96): len = 297330, overlap = 220.656
PHY-3002 : Step(97): len = 298381, overlap = 218.844
PHY-3002 : Step(98): len = 298726, overlap = 221.969
PHY-3002 : Step(99): len = 298410, overlap = 225.594
PHY-3002 : Step(100): len = 298402, overlap = 226.562
PHY-3002 : Step(101): len = 298727, overlap = 220.5
PHY-3001 : Before Legalized: Len = 298727
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 335706, Over = 60.75
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8104.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 423936, over cnt = 1550(4%), over = 10338, worst = 65
PHY-1001 : End global iterations;  0.448560s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.8%)

PHY-1001 : Congestion index: top1 = 131.55, top5 = 87.44, top10 = 68.58, top15 = 58.15.
PHY-3001 : End congestion estimation;  0.551189s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (48.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88286e-06
PHY-3002 : Step(102): len = 308359, overlap = 196.938
PHY-3002 : Step(103): len = 308089, overlap = 215.156
PHY-3002 : Step(104): len = 288185, overlap = 243.375
PHY-3002 : Step(105): len = 270513, overlap = 258.562
PHY-3002 : Step(106): len = 267618, overlap = 271.219
PHY-3002 : Step(107): len = 260837, overlap = 279.781
PHY-3002 : Step(108): len = 251823, overlap = 293.906
PHY-3002 : Step(109): len = 241499, overlap = 304.094
PHY-3002 : Step(110): len = 236936, overlap = 315.812
PHY-3002 : Step(111): len = 236936, overlap = 315.812
PHY-3002 : Step(112): len = 233117, overlap = 320.5
PHY-3002 : Step(113): len = 233158, overlap = 321.688
PHY-3002 : Step(114): len = 233276, overlap = 323.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.76571e-06
PHY-3002 : Step(115): len = 235196, overlap = 319.438
PHY-3002 : Step(116): len = 236005, overlap = 318.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.42761e-06
PHY-3002 : Step(117): len = 246237, overlap = 306.125
PHY-3002 : Step(118): len = 257161, overlap = 293.594
PHY-3002 : Step(119): len = 275906, overlap = 262.656
PHY-3002 : Step(120): len = 280563, overlap = 249.906
PHY-3002 : Step(121): len = 279494, overlap = 239
PHY-3002 : Step(122): len = 280402, overlap = 235.094
PHY-3002 : Step(123): len = 280036, overlap = 224.875
PHY-3002 : Step(124): len = 280429, overlap = 224.656
PHY-3002 : Step(125): len = 281636, overlap = 220.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.28552e-05
PHY-3002 : Step(126): len = 290842, overlap = 208
PHY-3002 : Step(127): len = 301789, overlap = 197.938
PHY-3002 : Step(128): len = 317753, overlap = 175
PHY-3002 : Step(129): len = 320419, overlap = 165.156
PHY-3002 : Step(130): len = 320666, overlap = 156.406
PHY-3002 : Step(131): len = 321448, overlap = 143.844
PHY-3002 : Step(132): len = 318971, overlap = 133.844
PHY-3002 : Step(133): len = 317960, overlap = 136.844
PHY-3002 : Step(134): len = 318542, overlap = 135.938
PHY-3002 : Step(135): len = 318988, overlap = 135
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.57105e-05
PHY-3002 : Step(136): len = 337295, overlap = 90.6562
PHY-3002 : Step(137): len = 344233, overlap = 80.9062
PHY-3002 : Step(138): len = 353425, overlap = 64.2188
PHY-3002 : Step(139): len = 361355, overlap = 52.4375
PHY-3002 : Step(140): len = 365727, overlap = 42.8438
PHY-3002 : Step(141): len = 363139, overlap = 43.9688
PHY-3002 : Step(142): len = 358763, overlap = 43.3125
PHY-3002 : Step(143): len = 358733, overlap = 44.75
PHY-3002 : Step(144): len = 356565, overlap = 46.2812
PHY-3002 : Step(145): len = 355818, overlap = 48.4062
PHY-3002 : Step(146): len = 355641, overlap = 50.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.14209e-05
PHY-3002 : Step(147): len = 374493, overlap = 29.5312
PHY-3002 : Step(148): len = 381426, overlap = 24.875
PHY-3002 : Step(149): len = 387272, overlap = 22.5
PHY-3002 : Step(150): len = 389661, overlap = 21.6562
PHY-3002 : Step(151): len = 387881, overlap = 17.9375
PHY-3002 : Step(152): len = 387958, overlap = 18.6875
PHY-3002 : Step(153): len = 385380, overlap = 20
PHY-3002 : Step(154): len = 385643, overlap = 19.0625
PHY-3002 : Step(155): len = 386546, overlap = 16.5312
PHY-3002 : Step(156): len = 387311, overlap = 16.8438
PHY-3002 : Step(157): len = 387587, overlap = 18.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000102842
PHY-3002 : Step(158): len = 407907, overlap = 17.8125
PHY-3002 : Step(159): len = 413631, overlap = 16.625
PHY-3002 : Step(160): len = 419089, overlap = 12.1875
PHY-3002 : Step(161): len = 419859, overlap = 13.9375
PHY-3002 : Step(162): len = 420849, overlap = 11.875
PHY-3002 : Step(163): len = 421945, overlap = 11.8438
PHY-3002 : Step(164): len = 422034, overlap = 10.0312
PHY-3002 : Step(165): len = 423039, overlap = 10.375
PHY-3002 : Step(166): len = 422833, overlap = 10.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000205684
PHY-3002 : Step(167): len = 437183, overlap = 7
PHY-3002 : Step(168): len = 443783, overlap = 7.8125
PHY-3002 : Step(169): len = 448734, overlap = 6.96875
PHY-3002 : Step(170): len = 451203, overlap = 6.71875
PHY-3002 : Step(171): len = 451237, overlap = 5.25
PHY-3002 : Step(172): len = 450561, overlap = 6.125
PHY-3002 : Step(173): len = 451246, overlap = 6.03125
PHY-3002 : Step(174): len = 449572, overlap = 6.6875
PHY-3002 : Step(175): len = 449377, overlap = 6.375
PHY-3002 : Step(176): len = 448427, overlap = 6.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000411367
PHY-3002 : Step(177): len = 457567, overlap = 7.03125
PHY-3002 : Step(178): len = 462073, overlap = 7.1875
PHY-3002 : Step(179): len = 466935, overlap = 5.9375
PHY-3002 : Step(180): len = 465324, overlap = 5.03125
PHY-3002 : Step(181): len = 464927, overlap = 5.21875
PHY-3002 : Step(182): len = 464906, overlap = 5.03125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000678892
PHY-3002 : Step(183): len = 471269, overlap = 4.53125
PHY-3002 : Step(184): len = 474118, overlap = 4.34375
PHY-3002 : Step(185): len = 479843, overlap = 3.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4/8104.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 606256, over cnt = 1450(4%), over = 6770, worst = 44
PHY-1001 : End global iterations;  0.464770s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.2%)

PHY-1001 : Congestion index: top1 = 76.19, top5 = 57.52, top10 = 49.04, top15 = 43.89.
PHY-3001 : End congestion estimation;  0.574210s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (57.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117615
PHY-3002 : Step(186): len = 470468, overlap = 16.5
PHY-3002 : Step(187): len = 466294, overlap = 9.09375
PHY-3002 : Step(188): len = 451478, overlap = 6.96875
PHY-3002 : Step(189): len = 436646, overlap = 16.1875
PHY-3002 : Step(190): len = 429036, overlap = 17.3125
PHY-3002 : Step(191): len = 418841, overlap = 13.7812
PHY-3002 : Step(192): len = 411891, overlap = 18.7188
PHY-3002 : Step(193): len = 406323, overlap = 17.875
PHY-3002 : Step(194): len = 402711, overlap = 17.0625
PHY-3002 : Step(195): len = 401018, overlap = 17.25
PHY-3002 : Step(196): len = 395471, overlap = 18.9688
PHY-3002 : Step(197): len = 394744, overlap = 18.25
PHY-3002 : Step(198): len = 392740, overlap = 17.7188
PHY-3002 : Step(199): len = 391818, overlap = 17.3125
PHY-3002 : Step(200): len = 389251, overlap = 18.2188
PHY-3002 : Step(201): len = 387398, overlap = 19.4688
PHY-3002 : Step(202): len = 387282, overlap = 17.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00023523
PHY-3002 : Step(203): len = 393423, overlap = 12.9375
PHY-3002 : Step(204): len = 399904, overlap = 11.25
PHY-3002 : Step(205): len = 408683, overlap = 10
PHY-3002 : Step(206): len = 408693, overlap = 7.84375
PHY-3002 : Step(207): len = 408148, overlap = 7.1875
PHY-3002 : Step(208): len = 407835, overlap = 5.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000416907
PHY-3002 : Step(209): len = 413206, overlap = 4.34375
PHY-3002 : Step(210): len = 416589, overlap = 4.6875
PHY-3002 : Step(211): len = 422943, overlap = 5.625
PHY-3002 : Step(212): len = 429638, overlap = 7.34375
PHY-3002 : Step(213): len = 432381, overlap = 5.28125
PHY-3002 : Step(214): len = 432354, overlap = 5.4375
PHY-3002 : Step(215): len = 431584, overlap = 5.5625
PHY-3002 : Step(216): len = 430419, overlap = 6.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000828576
PHY-3002 : Step(217): len = 433921, overlap = 6.4375
PHY-3002 : Step(218): len = 438573, overlap = 5.5625
PHY-3002 : Step(219): len = 442239, overlap = 4.65625
PHY-3002 : Step(220): len = 445549, overlap = 3.3125
PHY-3002 : Step(221): len = 448733, overlap = 3.28125
PHY-3002 : Step(222): len = 450241, overlap = 3.3125
PHY-3002 : Step(223): len = 451510, overlap = 2.34375
PHY-3002 : Step(224): len = 452405, overlap = 2.65625
PHY-3002 : Step(225): len = 452558, overlap = 3.34375
PHY-3002 : Step(226): len = 452159, overlap = 2.5625
PHY-3002 : Step(227): len = 451881, overlap = 2.5
PHY-3002 : Step(228): len = 451037, overlap = 2.71875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00159238
PHY-3002 : Step(229): len = 453048, overlap = 2.65625
PHY-3002 : Step(230): len = 456508, overlap = 2.34375
PHY-3002 : Step(231): len = 459986, overlap = 3.40625
PHY-3002 : Step(232): len = 463030, overlap = 2.78125
PHY-3002 : Step(233): len = 465471, overlap = 2.90625
PHY-3002 : Step(234): len = 468162, overlap = 2.03125
PHY-3002 : Step(235): len = 471148, overlap = 1.875
PHY-3002 : Step(236): len = 471599, overlap = 2.3125
PHY-3002 : Step(237): len = 471012, overlap = 1.75
PHY-3002 : Step(238): len = 470588, overlap = 1.90625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00257647
PHY-3002 : Step(239): len = 471494, overlap = 2.09375
PHY-3002 : Step(240): len = 472080, overlap = 2.03125
PHY-3002 : Step(241): len = 472596, overlap = 2.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.19 peak overflow 1.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 183/8104.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 630080, over cnt = 1553(4%), over = 5739, worst = 28
PHY-1001 : End global iterations;  0.536007s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (35.0%)

PHY-1001 : Congestion index: top1 = 64.85, top5 = 51.48, top10 = 44.58, top15 = 40.38.
PHY-1001 : End incremental global routing;  0.649343s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (31.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 38401, tnet num: 8102, tinst num: 7717, tnode num: 45883, tedge num: 62551.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.387102s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.169027s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (37.4%)

OPT-1001 : Current memory(MB): used = 404, reserve = 393, peak = 404.
OPT-1001 : End physical optimization;  1.221702s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5419 LUT to BLE ...
SYN-4008 : Packed 5419 LUT and 731 SEQ to BLE.
SYN-4003 : Packing 1356 remaining SEQ's ...
SYN-4005 : Packed 1239 SEQ with LUT/SLICE
SYN-4006 : 3456 single LUT's are left
SYN-4006 : 117 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5536/5749 primitive instances ...
PHY-3001 : End packing;  0.384642s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3345 instances
RUN-1001 : 1609 mslices, 1608 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7544 nets
RUN-1001 : 3786 nets have 2 pins
RUN-1001 : 2647 nets have [3 - 5] pins
RUN-1001 : 587 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3343 instances, 3217 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 490207, Over = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3667/7544.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 651568, over cnt = 1348(3%), over = 3334, worst = 16
PHY-1002 : len = 663984, over cnt = 765(2%), over = 1692, worst = 12
PHY-1002 : len = 673448, over cnt = 412(1%), over = 803, worst = 12
PHY-1002 : len = 678808, over cnt = 155(0%), over = 309, worst = 9
PHY-1002 : len = 681920, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.850522s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 43.63, top10 = 39.69, top15 = 37.25.
PHY-3001 : End congestion estimation;  1.012466s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (35.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.79013e-05
PHY-3002 : Step(242): len = 470259, overlap = 19.75
PHY-3002 : Step(243): len = 452065, overlap = 33.75
PHY-3002 : Step(244): len = 440852, overlap = 39
PHY-3002 : Step(245): len = 434850, overlap = 37.5
PHY-3002 : Step(246): len = 429299, overlap = 36.25
PHY-3002 : Step(247): len = 423827, overlap = 33.75
PHY-3002 : Step(248): len = 419805, overlap = 37.5
PHY-3002 : Step(249): len = 416850, overlap = 43.25
PHY-3002 : Step(250): len = 415914, overlap = 43.25
PHY-3002 : Step(251): len = 413140, overlap = 45.25
PHY-3002 : Step(252): len = 412547, overlap = 45.75
PHY-3002 : Step(253): len = 410687, overlap = 43.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.58025e-05
PHY-3002 : Step(254): len = 423460, overlap = 32.75
PHY-3002 : Step(255): len = 434286, overlap = 26.25
PHY-3002 : Step(256): len = 435204, overlap = 23.75
PHY-3002 : Step(257): len = 436258, overlap = 21.25
PHY-3002 : Step(258): len = 438035, overlap = 19.75
PHY-3002 : Step(259): len = 440194, overlap = 18.25
PHY-3002 : Step(260): len = 441358, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000191605
PHY-3002 : Step(261): len = 451544, overlap = 13.5
PHY-3002 : Step(262): len = 461069, overlap = 13.5
PHY-3002 : Step(263): len = 461468, overlap = 14.5
PHY-3002 : Step(264): len = 463302, overlap = 16
PHY-3002 : Step(265): len = 466644, overlap = 13.75
PHY-3002 : Step(266): len = 470255, overlap = 13
PHY-3002 : Step(267): len = 472632, overlap = 10.5
PHY-3002 : Step(268): len = 474195, overlap = 10.75
PHY-3002 : Step(269): len = 475026, overlap = 11
PHY-3002 : Step(270): len = 475590, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000368237
PHY-3002 : Step(271): len = 482538, overlap = 11.25
PHY-3002 : Step(272): len = 489687, overlap = 11
PHY-3002 : Step(273): len = 491649, overlap = 8.25
PHY-3002 : Step(274): len = 493141, overlap = 9.5
PHY-3002 : Step(275): len = 495893, overlap = 9.75
PHY-3002 : Step(276): len = 497741, overlap = 9.25
PHY-3002 : Step(277): len = 497198, overlap = 8
PHY-3002 : Step(278): len = 497179, overlap = 7.75
PHY-3002 : Step(279): len = 497735, overlap = 7.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000736475
PHY-3002 : Step(280): len = 501373, overlap = 7.5
PHY-3002 : Step(281): len = 505786, overlap = 7.5
PHY-3002 : Step(282): len = 507580, overlap = 7.25
PHY-3002 : Step(283): len = 509194, overlap = 6.5
PHY-3002 : Step(284): len = 511166, overlap = 6
PHY-3002 : Step(285): len = 511793, overlap = 6.5
PHY-3002 : Step(286): len = 511166, overlap = 5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00129962
PHY-3002 : Step(287): len = 513104, overlap = 4.75
PHY-3002 : Step(288): len = 515444, overlap = 4.75
PHY-3002 : Step(289): len = 517299, overlap = 5
PHY-3001 : Before Legalized: Len = 517299
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.747240s wall, 0.093750s user + 0.187500s system = 0.281250s CPU (37.6%)

PHY-3001 : After Legalized: Len = 531739, Over = 0
PHY-3001 : Trial Legalized: Len = 531739
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 223/7544.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 679712, over cnt = 1156(3%), over = 2279, worst = 11
PHY-1002 : len = 689632, over cnt = 578(1%), over = 984, worst = 9
PHY-1002 : len = 697008, over cnt = 198(0%), over = 324, worst = 9
PHY-1002 : len = 700144, over cnt = 62(0%), over = 80, worst = 3
PHY-1002 : len = 701024, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.963701s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (60.0%)

PHY-1001 : Congestion index: top1 = 51.19, top5 = 44.20, top10 = 40.56, top15 = 38.28.
PHY-3001 : End congestion estimation;  1.132427s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (53.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000130556
PHY-3002 : Step(290): len = 503047, overlap = 6
PHY-3002 : Step(291): len = 491354, overlap = 6.75
PHY-3002 : Step(292): len = 484675, overlap = 9
PHY-3002 : Step(293): len = 479874, overlap = 11
PHY-3002 : Step(294): len = 476461, overlap = 10.25
PHY-3002 : Step(295): len = 473964, overlap = 11.25
PHY-3002 : Step(296): len = 471603, overlap = 11.5
PHY-3002 : Step(297): len = 470928, overlap = 10.25
PHY-3002 : Step(298): len = 470533, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000261112
PHY-3002 : Step(299): len = 478557, overlap = 8.5
PHY-3002 : Step(300): len = 484928, overlap = 8.75
PHY-3002 : Step(301): len = 484996, overlap = 8.5
PHY-3002 : Step(302): len = 485511, overlap = 8.5
PHY-3002 : Step(303): len = 486689, overlap = 7
PHY-3001 : Before Legalized: Len = 486689
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 494701, Over = 0
PHY-3001 : Legalized: Len = 494701, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015148s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 494749, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 561/7544.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 642232, over cnt = 1138(3%), over = 2207, worst = 10
PHY-1002 : len = 651984, over cnt = 616(1%), over = 1045, worst = 10
PHY-1002 : len = 659232, over cnt = 283(0%), over = 446, worst = 9
PHY-1002 : len = 663800, over cnt = 86(0%), over = 117, worst = 5
PHY-1002 : len = 665272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.980130s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (43.0%)

PHY-1001 : Congestion index: top1 = 50.65, top5 = 42.78, top10 = 38.85, top15 = 36.43.
PHY-1001 : End incremental global routing;  1.119170s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (39.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 37298, tnet num: 7542, tinst num: 3343, tnode num: 43456, tedge num: 62662.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.563999s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (16.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.829455s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (31.6%)

OPT-1001 : Current memory(MB): used = 430, reserve = 420, peak = 430.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008672s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7035/7544.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 665272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055757s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 50.65, top5 = 42.78, top10 = 38.85, top15 = 36.43.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.084382s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (30.0%)

RUN-1003 : finish command "place" in  14.336659s wall, 5.578125s user + 0.828125s system = 6.406250s CPU (44.7%)

RUN-1004 : used memory is 401 MB, reserved memory is 393 MB, peak memory is 435 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.194707s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (49.7%)

RUN-1004 : used memory is 398 MB, reserved memory is 391 MB, peak memory is 514 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3345 instances
RUN-1001 : 1609 mslices, 1608 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7544 nets
RUN-1001 : 3786 nets have 2 pins
RUN-1001 : 2647 nets have [3 - 5] pins
RUN-1001 : 587 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 37298, tnet num: 7542, tinst num: 3343, tnode num: 43456, tedge num: 62662.
TMR-2508 : Levelizing timing graph completed, there are 49 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1609 mslices, 1608 lslices, 40 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7542 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3396 clock pins, and constraint 6156 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 637248, over cnt = 1135(3%), over = 2245, worst = 11
PHY-1002 : len = 648216, over cnt = 557(1%), over = 937, worst = 11
PHY-1002 : len = 657040, over cnt = 132(0%), over = 234, worst = 11
PHY-1002 : len = 659472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.874993s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (50.0%)

PHY-1001 : Congestion index: top1 = 50.26, top5 = 42.50, top10 = 38.76, top15 = 36.26.
PHY-1001 : End global routing;  1.017435s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (46.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 478, reserve = 470, peak = 514.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 739, reserve = 733, peak = 739.
PHY-1001 : End build detailed router design. 2.939206s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (40.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.539080s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (29.0%)

PHY-1001 : Current memory(MB): used = 772, reserve = 768, peak = 772.
PHY-1001 : End phase 1; 0.543216s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.05693e+06, over cnt = 685(0%), over = 686, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 781, reserve = 777, peak = 781.
PHY-1001 : End initial routed; 30.443730s wall, 15.531250s user + 0.203125s system = 15.734375s CPU (51.7%)

PHY-1001 : Current memory(MB): used = 781, reserve = 777, peak = 781.
PHY-1001 : End phase 2; 30.443762s wall, 15.531250s user + 0.203125s system = 15.734375s CPU (51.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.03058e+06, over cnt = 142(0%), over = 142, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.952489s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (48.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.02714e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.350204s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (40.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.02667e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.116686s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.02644e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.066000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 214 feed throughs used by 130 nets
PHY-1001 : End commit to database; 1.149191s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (31.3%)

PHY-1001 : Current memory(MB): used = 847, reserve = 845, peak = 847.
PHY-1001 : End phase 3; 3.779667s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (40.5%)

PHY-1003 : Routed, final wirelength = 2.02644e+06
PHY-1001 : Current memory(MB): used = 849, reserve = 847, peak = 849.
PHY-1001 : End export database. 0.023260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  37.929268s wall, 18.375000s user + 0.250000s system = 18.625000s CPU (49.1%)

RUN-1003 : finish command "route" in  39.814484s wall, 19.203125s user + 0.265625s system = 19.468750s CPU (48.9%)

RUN-1004 : used memory is 765 MB, reserved memory is 763 MB, peak memory is 849 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        40
  #input                   15
  #output                  24
  #inout                    1

Utilization Statistics
#lut                     5967   out of  19600   30.44%
#reg                     2099   out of  19600   10.71%
#le                      6084
  #lut only              3985   out of   6084   65.50%
  #reg only               117   out of   6084    1.92%
  #lut&reg               1982   out of   6084   32.58%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       40   out of    188   21.28%
  #ireg                     5
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1606
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              74
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               lslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    18


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6084   |5882    |85      |2108    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5253   |5178    |65      |1384    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |201    |184     |0       |176     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |10     |10      |0       |6       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |6      |6       |0       |6       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |23     |23      |0       |17      |16      |0       |
|    RAM               |Block_RAM            |6      |6       |0       |2       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |26     |26      |0       |17      |64      |0       |
|    RAM               |Block_RAM            |2      |2       |0       |1       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |213    |194     |0       |194     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |345    |254     |20      |305     |0       |0       |
|    u_key_filter      |key_filter           |79     |61      |11      |62      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |66     |44      |9       |45      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3746  
    #2         2       1681  
    #3         3       463   
    #4         4       503   
    #5        5-10     633   
    #6       11-50     420   
    #7       51-100     52   
    #8        >500      1    
  Average     3.74           

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.498443s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (83.4%)

RUN-1004 : used memory is 788 MB, reserved memory is 789 MB, peak memory is 859 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3343
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7544, pip num: 111287
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 214
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3013 valid insts, and 284983 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.716907s wall, 47.546875s user + 0.281250s system = 47.828125s CPU (548.7%)

RUN-1004 : used memory is 783 MB, reserved memory is 793 MB, peak memory is 942 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250304_124344.log"
