// Seed: 4189719018
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 ();
  assign id_0 = 1;
  type_4(
      id_1, id_1, 1
  );
  logic id_2;
  logic id_3;
endmodule
