Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: MEMARRAY_V3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEMARRAY_V3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEMARRAY_V3"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1157

---- Source Options
Top Module Name                    : MEMARRAY_V3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\DSP_INPUT_C.vhd" into library work
Parsing entity <DSP_INPUT_C>.
Parsing architecture <DSP_INPUT_C_a> of entity <dsp_input_c>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k_synth.vhd" into library work
Parsing entity <BRAM18x1k>.
Parsing architecture <virtex7> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k.vhd" into library work
Parsing entity <BRAM18x1k>.
WARNING:HDLCompiler:685 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k.vhd" Line 43: Overwriting existing primary unit bram18x1k
Parsing architecture <BRAM18x1k_a> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" into library work
Parsing entity <CONTROL_UNIT>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd" into library work
Parsing entity <BRAM_WRAPPER_V2>.
Parsing architecture <Behavioral> of entity <bram_wrapper_v2>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd" into library work
Parsing entity <MEMARRAY_V3>.
Parsing architecture <Behavioral> of entity <memarray_v3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MEMARRAY_V3> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CONTROL_UNIT> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" Line 99: Assignment to s_a ignored, since the identifier is never used

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd" Line 51: Assignment to i_oe ignored, since the identifier is never used

Elaborating entity <BRAM18x1k> (architecture <BRAM18x1k_a>) from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DSP_INPUT_C> (architecture <DSP_INPUT_C_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEMARRAY_V3>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd".
        COLUMN_TOTAL = 3
        OPCODE_WIDTH = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DATA_WIDE_WIDTH = 48
WARNING:Xst:647 - Input <OE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <p_ADDR<1>>.
    Found 10-bit register for signal <p_ADDR<2>>.
    Found 10-bit register for signal <p_ADDR<3>>.
    Found 10-bit register for signal <p_ADDR<4>>.
    Found 10-bit register for signal <p_ADDR<5>>.
    Found 10-bit register for signal <p_ADDR<6>>.
    Found 10-bit register for signal <p_ADDR<7>>.
    Found 3-bit register for signal <p_WEB<0>>.
    Found 3-bit register for signal <p_WEB<1>>.
    Found 3-bit register for signal <p_WEB<2>>.
    Found 3-bit register for signal <p_WEB<3>>.
    Found 3-bit register for signal <p_WEB<4>>.
    Found 3-bit register for signal <p_WEB<5>>.
    Found 3-bit register for signal <p_WEB<6>>.
    Found 3-bit register for signal <p_WEB<7>>.
    Found 9-bit register for signal <i_ADDR<8:0>>.
    Found 3-bit register for signal <i_WEB>.
    Found 3-bit register for signal <p_OPCODE<0>>.
    Found 3-bit register for signal <p_OPCODE<1>>.
    Found 3-bit register for signal <i_OPCODE>.
    Found 10-bit register for signal <p_ADDR<0>>.
    Summary:
	inferred 125 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MEMARRAY_V3> synthesized.

Synthesizing Unit <CONTROL_UNIT>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd".
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        OPCODE_WIDTH = 3
        COLUMN_TOTAL = 3
    Found 4-bit register for signal <cnt_delay_ready>.
    Found 1-bit register for signal <READY>.
    Found 2-bit register for signal <i_row_cnt>.
    Found 2-bit register for signal <i_col_cnt>.
    Found 2-bit register for signal <i_addr_cnt>.
    Found 1-bit register for signal <G_EN>.
    Found 1-bit register for signal <OP_DONE>.
    Found 1-bit register for signal <v_OP_DONE>.
    Found 3-bit register for signal <next_state>.
    Found 2-bit register for signal <i>.
    Found 2-bit register for signal <j>.
    Found 1-bit register for signal <P_SHFT>.
    Found 1-bit register for signal <WE>.
    Found 3-bit register for signal <OPCODE>.
    Found 10-bit register for signal <s_P_ADDR>.
    Found 3-bit register for signal <s_CSEL>.
    Found 1-bit register for signal <s_LOADING_DONE>.
    Found 1-bit register for signal <v_LOADING_DONE>.
    Found 1-bit register for signal <v_WE>.
    Found 3-bit register for signal <v_CSEL>.
    Found 3-bit register for signal <current_state>.
    Found 3-bit subtractor for signal <GND_5_o_GND_5_o_sub_15_OUT> created at line 154.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_16_OUT> created at line 154.
    Found 4-bit subtractor for signal <n0278> created at line 154.
    Found 4-bit adder for signal <cnt_delay_ready[3]_GND_5_o_add_1_OUT> created at line 87.
    Found 2-bit adder for signal <GND_5_o_j[1]_add_123_OUT> created at line 350.
    Found 3-bit adder for signal <n0273> created at line 397.
    Found 2-bit adder for signal <i_addr_cnt[1]_GND_5_o_add_157_OUT> created at line 402.
    Found 2-bit adder for signal <n0284> created at line 405.
    Found 3-bit adder for signal <n0271> created at line 407.
    Found 2-bit adder for signal <i[1]_GND_5_o_add_172_OUT> created at line 422.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_83_OUT<1:0>> created at line 294.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_95_OUT<1:0>> created at line 306.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_165_OUT<1:0>> created at line 409.
    Found 3-bit shifter logical right for signal <n0280> created at line 154
    Found 3-bit shifter logical left for signal <n0279> created at line 154
    Found 4-bit comparator lessequal for signal <n0001> created at line 89
    Found 2-bit comparator greater for signal <j[1]_PWR_5_o_LessThan_14_o> created at line 153
    Found 3-bit comparator lessequal for signal <n0068> created at line 354
    Found 3-bit comparator lessequal for signal <n0091> created at line 411
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  95 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <CONTROL_UNIT> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_1>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 0
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_6_o_GND_6_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_6_o_ADDRA[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_6_o_ADDRB[8]_LessThan_8_o> created at line 65
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_1> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_2>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 1
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_8_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_8_o_add_10_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_8_o_GND_8_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_8_o_ADDRA[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_8_o_ADDRB[8]_LessThan_8_o> created at line 65
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_2> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_3>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 2
        NUM_COLUMNS = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_9_o_add_4_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_9_o_add_10_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_9_o_ADDRA[8]_LessThan_2_o> created at line 59
    Found 9-bit comparator greater for signal <GND_9_o_ADDRB[8]_LessThan_8_o> created at line 65
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 2-bit adder                                           : 4
 2-bit subtractor                                      : 3
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Registers                                            : 57
 1-bit register                                        : 15
 10-bit register                                       : 15
 18-bit register                                       : 3
 2-bit register                                        : 5
 3-bit register                                        : 17
 4-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 10
 2-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 2
 4-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 6
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 46
 3-bit 2-to-1 multiplexer                              : 24
 9-bit 2-to-1 multiplexer                              : 12
# Logic shifters                                       : 2
 3-bit shifter logical left                            : 1
 3-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DSP_INPUT_C.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/BRAM18x1k.ngc>.
Loading core <DSP_INPUT_C> for timing and area information for instance <FIRST_DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[1].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[2].DSP>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
WARNING:Xst:2677 - Node <p_ADDR_0_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_1_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_2_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_3_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_4_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_5_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_6_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_7_9> of sequential type is unconnected in block <MEMARRAY_V3>.

Synthesizing (advanced) Unit <CONTROL_UNIT>.
The following registers are absorbed into counter <cnt_delay_ready>: 1 register on signal <cnt_delay_ready>.
Unit <CONTROL_UNIT> synthesized (advanced).
WARNING:Xst:2677 - Node <p_ADDR_0_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_1_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_2_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_3_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_4_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_5_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_6_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDR_7_9> of sequential type is unconnected in block <MEMARRAY_V3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 2-bit adder                                           : 4
 2-bit subtractor                                      : 3
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 2
 9-bit adder                                           : 4
 9-bit subtractor                                      : 6
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 281
 Flip-Flops                                            : 281
# Comparators                                          : 10
 2-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 2
 4-bit comparator lessequal                            : 1
 9-bit comparator greater                              : 6
# Multiplexers                                         : 111
 1-bit 2-to-1 multiplexer                              : 26
 10-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 46
 3-bit 2-to-1 multiplexer                              : 23
 9-bit 2-to-1 multiplexer                              : 12
# Logic shifters                                       : 2
 3-bit shifter logical left                            : 1
 3-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <s_P_ADDR_2> in Unit <CONTROL_UNIT> is equivalent to the following 7 FFs/Latches, which will be removed : <s_P_ADDR_3> <s_P_ADDR_4> <s_P_ADDR_5> <s_P_ADDR_6> <s_P_ADDR_7> <s_P_ADDR_8> <s_P_ADDR_9> 

Optimizing unit <MEMARRAY_V3> ...

Optimizing unit <CONTROL_UNIT> ...

Optimizing unit <BRAM_WRAPPER_V2_1> ...

Optimizing unit <BRAM_WRAPPER_V2_2> ...

Optimizing unit <BRAM_WRAPPER_V2_3> ...
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addrb_9> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[2].MEMA/i_addrb_9> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_2_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_2_3> <p_ADDR_2_4> <p_ADDR_2_5> <p_ADDR_2_6> <p_ADDR_2_7> <p_ADDR_2_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_3_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_3_3> <p_ADDR_3_4> <p_ADDR_3_5> <p_ADDR_3_6> <p_ADDR_3_7> <p_ADDR_3_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_4_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_4_3> <p_ADDR_4_4> <p_ADDR_4_5> <p_ADDR_4_6> <p_ADDR_4_7> <p_ADDR_4_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_5_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_5_3> <p_ADDR_5_4> <p_ADDR_5_5> <p_ADDR_5_6> <p_ADDR_5_7> <p_ADDR_5_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_6_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_6_3> <p_ADDR_6_4> <p_ADDR_6_5> <p_ADDR_6_6> <p_ADDR_6_7> <p_ADDR_6_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following 5 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_addra_7> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_6> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_5> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_4> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_3> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_7_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_7_3> <p_ADDR_7_4> <p_ADDR_7_5> <p_ADDR_7_6> <p_ADDR_7_7> <p_ADDR_7_8> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_0_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_0_3> <p_ADDR_0_4> <p_ADDR_0_5> <p_ADDR_0_6> <p_ADDR_0_7> <p_ADDR_0_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following 5 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_addra_7> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_6> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_5> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_4> <BLOCK_A_MEM_GEN[0].MEMA/i_addra_3> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_9> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_9> 
INFO:Xst:2261 - The FF/Latch <p_ADDR_1_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <p_ADDR_1_3> <p_ADDR_1_4> <p_ADDR_1_5> <p_ADDR_1_6> <p_ADDR_1_7> <p_ADDR_1_8> 
INFO:Xst:2261 - The FF/Latch <i_ADDR_2> in Unit <MEMARRAY_V3> is equivalent to the following 6 FFs/Latches, which will be removed : <i_ADDR_3> <i_ADDR_4> <i_ADDR_5> <i_ADDR_6> <i_ADDR_7> <i_ADDR_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following 5 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addra_7> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_6> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_5> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_4> <BLOCK_A_MEM_GEN[1].MEMA/i_addra_3> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEMARRAY_V3, actual ratio is 0.
FlipFlop FSM_UNIT/current_state_0 has been replicated 1 time(s)
FlipFlop FSM_UNIT/current_state_1 has been replicated 1 time(s)
FlipFlop FSM_UNIT/current_state_2 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <MEMARRAY_V3> :
	Found 3-bit shift register for signal <i_OPCODE_0>.
	Found 3-bit shift register for signal <i_OPCODE_1>.
	Found 3-bit shift register for signal <i_OPCODE_2>.
	Found 8-bit shift register for signal <i_ADDR_0>.
	Found 8-bit shift register for signal <i_ADDR_1>.
	Found 9-bit shift register for signal <i_ADDR_2>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[0].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[1].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[2].MEMA/i_wea_0>.
Unit <MEMARRAY_V3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 148
 Flip-Flops                                            : 148
# Shift Registers                                      : 9
 3-bit shift register                                  : 3
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEMARRAY_V3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 440
#      GND                         : 7
#      INV                         : 6
#      LUT2                        : 208
#      LUT3                        : 35
#      LUT4                        : 23
#      LUT5                        : 40
#      LUT6                        : 113
#      MUXF7                       : 1
#      VCC                         : 7
# FlipFlops/Latches                : 562
#      FD                          : 512
#      FDE                         : 35
#      FDR                         : 11
#      FDRE                        : 4
# RAMS                             : 3
#      RAMB18E1                    : 3
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 35
#      OBUF                        : 17
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:             562  out of  607200     0%  
 Number of Slice LUTs:                  434  out of  303600     0%  
    Number used as Logic:               425  out of  303600     0%  
    Number used as Memory:                9  out of  130800     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    903
   Number with an unused Flip Flop:     341  out of    903    37%  
   Number with an unused LUT:           469  out of    903    51%  
   Number of fully used LUT-FF pairs:    93  out of    903    10%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          73
 Number of bonded IOBs:                  53  out of    600     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of   1030     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      3  out of   2800     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 577   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.593ns (Maximum Frequency: 385.602MHz)
   Minimum input arrival time before clock: 2.644ns
   Maximum output required time after clock: 0.603ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.593ns (frequency: 385.602MHz)
  Total number of paths / destination ports: 3428 / 965
-------------------------------------------------------------------------
Delay:               2.593ns (Levels of Logic = 5)
  Source:            FSM_UNIT/current_state_1_1 (FF)
  Destination:       BLOCK_A_MEM_GEN[1].MEMA/i_addrb_8 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: FSM_UNIT/current_state_1_1 to BLOCK_A_MEM_GEN[1].MEMA/i_addrb_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.495  FSM_UNIT/current_state_1_1 (FSM_UNIT/current_state_1_1)
     LUT3:I0->O           12   0.043   0.411  FSM_UNIT/GND_5_o_current_state[2]_equal_224_o_inv1 (FSM_UNIT/GND_5_o_current_state[2]_equal_224_o_inv)
     LUT5:I4->O           36   0.043   0.481  Mmux_s_MUL_ADDRB21 (s_MUL_ADDRB<1>)
     LUT6:I5->O            1   0.043   0.405  BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT92_SW0 (N46)
     LUT6:I4->O            1   0.043   0.350  BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT92 (BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT91)
     LUT6:I5->O            1   0.043   0.000  BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT93 (BLOCK_A_MEM_GEN[1].MEMA/ADDRB[8]_ADDRB[8]_mux_13_OUT<8>)
     FD:D                     -0.000          BLOCK_A_MEM_GEN[1].MEMA/i_addrb_8
    ----------------------------------------
    Total                      2.593ns (0.451ns logic, 2.142ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1392 / 124
-------------------------------------------------------------------------
Offset:              2.644ns (Levels of Logic = 6)
  Source:            ADDRB<4> (PAD)
  Destination:       BLOCK_A_MEM_GEN[1].MEMA/i_addrb_8 (FF)
  Destination Clock: CLK rising

  Data Path: ADDRB<4> to BLOCK_A_MEM_GEN[1].MEMA/i_addrb_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.000   0.659  ADDRB_4_IBUF (ADDRB_4_IBUF)
     LUT6:I1->O            1   0.043   0.613  BLOCK_A_MEM_GEN[1].MEMA/GND_8_o_ADDRB[8]_LessThan_8_o11_SW0 (N67)
     LUT6:I0->O            3   0.043   0.417  BLOCK_A_MEM_GEN[1].MEMA/GND_8_o_ADDRB[8]_LessThan_8_o11 (BLOCK_A_MEM_GEN[1].MEMA/GND_8_o_ADDRB[8]_LessThan_8_o1)
     LUT6:I4->O            8   0.043   0.389  BLOCK_A_MEM_GEN[1].MEMA/GND_8_o_ADDRB[8]_LessThan_8_o13 (BLOCK_A_MEM_GEN[1].MEMA/GND_8_o_ADDRB[8]_LessThan_8_o)
     LUT6:I5->O            1   0.043   0.350  BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT72 (BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT71)
     LUT6:I5->O            1   0.043   0.000  BLOCK_A_MEM_GEN[1].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_13_OUT73 (BLOCK_A_MEM_GEN[1].MEMA/ADDRB[8]_ADDRB[8]_mux_13_OUT<6>)
     FD:D                     -0.000          BLOCK_A_MEM_GEN[1].MEMA/i_addrb_6
    ----------------------------------------
    Total                      2.644ns (0.215ns logic, 2.429ns route)
                                       (8.1% logic, 91.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.603ns (Levels of Logic = 1)
  Source:            FSM_UNIT/i_row_cnt_0 (FF)
  Destination:       G_ROW<0> (PAD)
  Source Clock:      CLK rising

  Data Path: FSM_UNIT/i_row_cnt_0 to G_ROW<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.236   0.367  FSM_UNIT/i_row_cnt_0 (FSM_UNIT/i_row_cnt_0)
     OBUF:I->O                 0.000          G_ROW_0_OBUF (G_ROW<0>)
    ----------------------------------------
    Total                      0.603ns (0.236ns logic, 0.367ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.593|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.19 secs
 
--> 

Total memory usage is 443172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :   15 (   0 filtered)

