$date
  Thu Jun 12 12:25:22 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module alu_tb_1bit $end
$var reg 1 ! s_a $end
$var reg 1 " s_b $end
$var reg 1 # s_carryin $end
$var reg 1 $ s_resultado $end
$var reg 1 % s_carryout $end
$var reg 2 & s_operacao[1:0] $end
$scope module uut $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$var reg 1 ) carryin $end
$var reg 2 * operacao[1:0] $end
$var reg 1 + resultado $end
$var reg 1 , carryout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
b01 &
0'
0(
0)
b01 *
0+
0,
#10000000
1#
1$
1)
1+
#20000000
1"
0#
1(
0)
#30000000
1#
0$
1%
1)
0+
1,
#40000000
1!
0"
0#
1$
0%
1'
0(
0)
1+
0,
#50000000
1#
0$
1%
1)
0+
1,
#60000000
1"
0#
1(
0)
#70000000
1#
1$
1)
1+
#80000000
0!
0"
0#
0%
b10 &
0'
0(
0)
b10 *
0,
#90000000
1#
0$
1%
1)
0+
1,
#100000000
1"
0#
0%
1(
0)
0,
#110000000
1#
1$
1)
1+
#120000000
1!
0"
0#
0$
1%
1'
0(
0)
0+
1,
#130000000
1#
1$
1)
1+
#140000000
1"
0#
0%
1(
0)
0,
#150000000
1#
0$
1%
1)
0+
1,
#160000000
0"
0#
0%
b00 &
0(
0)
b00 *
0,
#170000000
0!
1"
0'
1(
#180000000
1!
1$
1'
1+
#190000000
0!
0"
0$
0'
0(
0+
#200000000
1!
1$
b11 &
1'
b11 *
1+
#210000000
0!
1"
0'
1(
#220000000
1!
1'
#230000000
0!
0"
0$
0'
0(
0+
#240000000
