Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Jul 28 19:24:09 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.184        0.000                      0                10105        0.028        0.000                      0                10105        3.500        0.000                       0                  2896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.184        0.000                      0                10105        0.028        0.000                      0                10105        3.500        0.000                       0                  2896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 2.755ns (51.104%)  route 2.636ns (48.896%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 11.926 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.600ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.454     7.554    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X73Y174        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     7.677 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.066     7.743    design_1_i/zcu104_1/inst/soc/cpu/reg_out[30]_i_1_n_0
    SLICE_X73Y174        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.758    11.926    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X73Y174        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]/C
                         clock pessimism              0.106    12.032    
                         clock uncertainty           -0.130    11.902    
    SLICE_X73Y174        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.927    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.731ns (50.819%)  route 2.643ns (49.181%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 11.936 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.600ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.476     7.576    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X75Y174        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     7.675 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.051     7.726    design_1_i/zcu104_1/inst/soc/cpu/reg_out[18]_i_1_n_0
    SLICE_X75Y174        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768    11.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X75Y174        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/C
                         clock pessimism              0.106    12.042    
                         clock uncertainty           -0.130    11.912    
    SLICE_X75Y174        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.937    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 2.683ns (50.272%)  route 2.654ns (49.728%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 11.935 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.600ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.487     7.587    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X75Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     7.638 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[16]_i_1/O
                         net (fo=1, routed)           0.051     7.689    design_1_i/zcu104_1/inst/soc/cpu/reg_out[16]_i_1_n_0
    SLICE_X75Y173        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.767    11.935    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X75Y173        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]/C
                         clock pessimism              0.106    12.041    
                         clock uncertainty           -0.130    11.911    
    SLICE_X75Y173        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.936    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.733ns (51.218%)  route 2.603ns (48.782%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 11.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.600ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.429     7.529    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X74Y175        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     7.630 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.058     7.688    design_1_i/zcu104_1/inst/soc/cpu/reg_out[28]_i_1_n_0
    SLICE_X74Y175        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.769    11.937    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X74Y175        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]/C
                         clock pessimism              0.106    12.043    
                         clock uncertainty           -0.130    11.913    
    SLICE_X74Y175        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.938    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.315ns  (logic 2.733ns (51.421%)  route 2.582ns (48.579%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.600ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.408     7.508    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X73Y172        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     7.609 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[22]_i_1/O
                         net (fo=1, routed)           0.058     7.667    design_1_i/zcu104_1/inst/soc/cpu/reg_out[22]_i_1_n_0
    SLICE_X73Y172        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.756    11.924    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X73Y172        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[22]/C
                         clock pessimism              0.106    12.030    
                         clock uncertainty           -0.130    11.900    
    SLICE_X73Y172        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.925    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[22]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 2.783ns (52.569%)  route 2.511ns (47.431%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 11.924 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.600ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.190     6.754    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     6.854 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_2/O
                         net (fo=2, routed)           0.367     7.221    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[23]
    SLICE_X77Y172        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     7.310 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.218     7.528    design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_4_n_0
    SLICE_X73Y172        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     7.579 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.067     7.646    design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_1_n_0
    SLICE_X73Y172        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.756    11.924    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X73Y172        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/C
                         clock pessimism              0.106    12.030    
                         clock uncertainty           -0.130    11.900    
    SLICE_X73Y172        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.925    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 2.857ns (53.957%)  route 2.438ns (46.043%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 11.943 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.600ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     3.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.525    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_67
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.735 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.763    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_67
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.973 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.001    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_67
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.211 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.239    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_67
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.449 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.477    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_67
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.687 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.715    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_67
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.925 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.953    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_67
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     5.070 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[0]
                         net (fo=2, routed)           1.328     6.398    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[16]
    SLICE_X74Y166        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     6.498 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[1]_i_3/O
                         net (fo=1, routed)           0.254     6.752    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[1]_i_3_n_0
    SLICE_X77Y164        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     6.851 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[1]_i_2/O
                         net (fo=3, routed)           0.298     7.149    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[16]
    SLICE_X82Y167        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     7.285 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[1]_i_1/O
                         net (fo=2, routed)           0.362     7.647    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_rep[1]_i_1_n_0
    SLICE_X82Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.775    11.943    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X82Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_reg[1]/C
                         clock pessimism              0.106    12.049    
                         clock uncertainty           -0.130    11.919    
    SLICE_X82Y169        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.944    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 2.683ns (50.959%)  route 2.582ns (49.041%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.925ns = ( 11.925 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.600ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.394     7.494    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X73Y172        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     7.545 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.072     7.617    design_1_i/zcu104_1/inst/soc/cpu/reg_out[21]_i_1_n_0
    SLICE_X73Y172        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.757    11.925    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X73Y172        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]/C
                         clock pessimism              0.106    12.031    
                         clock uncertainty           -0.130    11.901    
    SLICE_X73Y172        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.926    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         11.926    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.722ns (51.621%)  route 2.551ns (48.379%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 11.936 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.600ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.384     7.484    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X75Y175        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.574 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[26]_i_1/O
                         net (fo=1, routed)           0.051     7.625    design_1_i/zcu104_1/inst/soc/cpu/reg_out[26]_i_1_n_0
    SLICE_X75Y175        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768    11.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X75Y175        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]/C
                         clock pessimism              0.106    12.042    
                         clock uncertainty           -0.130    11.912    
    SLICE_X75Y175        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.937    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.733ns (51.948%)  route 2.528ns (48.052%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 11.937 - 10.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.666ns, distribution 1.478ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.600ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.144     2.352    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X2Y51         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     3.422 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.450    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0_n_60
    RAMB36_X2Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.660 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.688    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1_n_60
    RAMB36_X2Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.898 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.926    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2_n_60
    RAMB36_X2Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.136 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.164    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3_n_60
    RAMB36_X2Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.374 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.402    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4_n_60
    RAMB36_X2Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.612 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.640    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_5_n_60
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.850 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.878    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_6_n_60
    RAMB36_X2Y58         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.995 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.473     6.468    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[23]
    SLICE_X77Y168        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3/O
                         net (fo=2, routed)           0.186     6.750    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[3]_i_3_n_0
    SLICE_X78Y164        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     6.787 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10/O
                         net (fo=3, routed)           0.261     7.048    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_10_n_0
    SLICE_X79Y166        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     7.100 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.354     7.454    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X74Y174        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     7.555 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[20]_i_1/O
                         net (fo=1, routed)           0.058     7.613    design_1_i/zcu104_1/inst/soc/cpu/reg_out[20]_i_1_n_0
    SLICE_X74Y174        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.769    11.937    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X74Y174        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[20]/C
                         clock pessimism              0.106    12.043    
                         clock uncertainty           -0.130    11.913    
    SLICE_X74Y174        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.938    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  4.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA_D1/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB_D1/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC_D1/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD_D1/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.768ns (routing 0.600ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.666ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        1.768     1.936    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X83Y169        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/zcu104_1/inst/soc/cpu/latched_rd_reg[2]/Q
                         net (fo=97, routed)          0.120     2.116    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/ADDRH2
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=2896, routed)        2.018     2.226    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/WCLK
    SLICE_X83Y175        RAMD32                                       r  design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME_D1/CLK
                         clock pessimism             -0.228     1.998    
    SLICE_X83Y175        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.090     2.088    design_1_i/zcu104_1/inst/soc/cpu/cpuregs_reg_r2_0_31_28_31/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y11  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y11  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y37  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y37  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y42  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y11  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y42  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y54  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y54  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y12  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y55  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_4/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y11  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y11  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y16  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y37  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y42  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_3/CLKARDCLK



