{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 12:39:49 2014 " "Info: Processing started: Wed May 07 12:39:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dflipflop -c Dflipflop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dflipflop -c Dflipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "main.v(31) " "Warning (10275): Verilog HDL Module Instantiation warning at main.v(31): ignored dangling comma in List of Port Connections" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L1 Dflipflop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(4): created implicit net for \"L1\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L4 Dflipflop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(4): created implicit net for \"L4\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L2 Dflipflop.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(4): created implicit net for \"L2\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "L3 Dflipflop.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at Dflipflop.v(6): created implicit net for \"L3\"" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dflipflop.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Info: Found entity 1: Dflipflop" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 DflipflopDescibe " "Info: Found entity 2: DflipflopDescibe" {  } { { "Dflipflop.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ShiftRegister.v(5) " "Warning (10275): Verilog HDL Module Instantiation warning at ShiftRegister.v(5): ignored dangling comma in List of Port Connections" {  } { { "ShiftRegister.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/ShiftRegister.v" 5 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ShiftRegister.v(6) " "Warning (10275): Verilog HDL Module Instantiation warning at ShiftRegister.v(6): ignored dangling comma in List of Port Connections" {  } { { "ShiftRegister.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/ShiftRegister.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ShiftRegister.v(7) " "Warning (10275): Verilog HDL Module Instantiation warning at ShiftRegister.v(7): ignored dangling comma in List of Port Connections" {  } { { "ShiftRegister.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/ShiftRegister.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ShiftRegister.v(8) " "Warning (10275): Verilog HDL Module Instantiation warning at ShiftRegister.v(8): ignored dangling comma in List of Port Connections" {  } { { "ShiftRegister.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/ShiftRegister.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ShiftRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Info: Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/ShiftRegister.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(31) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(31): instance has no name" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[17\] main.v(12) " "Warning (10034): Output port \"LED\[17\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[16\] main.v(12) " "Warning (10034): Output port \"LED\[16\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[15\] main.v(12) " "Warning (10034): Output port \"LED\[15\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[14\] main.v(12) " "Warning (10034): Output port \"LED\[14\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[13\] main.v(12) " "Warning (10034): Output port \"LED\[13\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[12\] main.v(12) " "Warning (10034): Output port \"LED\[12\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[11\] main.v(12) " "Warning (10034): Output port \"LED\[11\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[10\] main.v(12) " "Warning (10034): Output port \"LED\[10\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9\] main.v(12) " "Warning (10034): Output port \"LED\[9\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[8\] main.v(12) " "Warning (10034): Output port \"LED\[8\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7\] main.v(12) " "Warning (10034): Output port \"LED\[7\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6\] main.v(12) " "Warning (10034): Output port \"LED\[6\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5\] main.v(12) " "Warning (10034): Output port \"LED\[5\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[4\] main.v(12) " "Warning (10034): Output port \"LED\[4\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3\] main.v(12) " "Warning (10034): Output port \"LED\[3\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[2\] main.v(12) " "Warning (10034): Output port \"LED\[2\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[1\] main.v(12) " "Warning (10034): Output port \"LED\[1\]\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflipflop Dflipflop:comb_65 " "Info: Elaborating entity \"Dflipflop\" for hierarchy \"Dflipflop:comb_65\"" {  } { { "main.v" "comb_65" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[0\] VCC " "Warning (13410): Pin \"H0\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[1\] VCC " "Warning (13410): Pin \"H0\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[2\] VCC " "Warning (13410): Pin \"H0\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[3\] VCC " "Warning (13410): Pin \"H0\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[4\] VCC " "Warning (13410): Pin \"H0\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[5\] VCC " "Warning (13410): Pin \"H0\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H0\[6\] VCC " "Warning (13410): Pin \"H0\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[0\] VCC " "Warning (13410): Pin \"H1\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[1\] VCC " "Warning (13410): Pin \"H1\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[2\] VCC " "Warning (13410): Pin \"H1\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[3\] VCC " "Warning (13410): Pin \"H1\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[4\] VCC " "Warning (13410): Pin \"H1\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[5\] VCC " "Warning (13410): Pin \"H1\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H1\[6\] VCC " "Warning (13410): Pin \"H1\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[0\] VCC " "Warning (13410): Pin \"H2\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[1\] VCC " "Warning (13410): Pin \"H2\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[2\] VCC " "Warning (13410): Pin \"H2\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[3\] VCC " "Warning (13410): Pin \"H2\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[4\] VCC " "Warning (13410): Pin \"H2\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[5\] VCC " "Warning (13410): Pin \"H2\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H2\[6\] VCC " "Warning (13410): Pin \"H2\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[0\] VCC " "Warning (13410): Pin \"H3\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[1\] VCC " "Warning (13410): Pin \"H3\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[2\] VCC " "Warning (13410): Pin \"H3\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[3\] VCC " "Warning (13410): Pin \"H3\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[4\] VCC " "Warning (13410): Pin \"H3\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[5\] VCC " "Warning (13410): Pin \"H3\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H3\[6\] VCC " "Warning (13410): Pin \"H3\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[0\] VCC " "Warning (13410): Pin \"H4\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[1\] VCC " "Warning (13410): Pin \"H4\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[2\] VCC " "Warning (13410): Pin \"H4\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[3\] VCC " "Warning (13410): Pin \"H4\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[4\] VCC " "Warning (13410): Pin \"H4\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[5\] VCC " "Warning (13410): Pin \"H4\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H4\[6\] VCC " "Warning (13410): Pin \"H4\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[0\] VCC " "Warning (13410): Pin \"H5\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[1\] VCC " "Warning (13410): Pin \"H5\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[2\] VCC " "Warning (13410): Pin \"H5\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[3\] VCC " "Warning (13410): Pin \"H5\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[4\] VCC " "Warning (13410): Pin \"H5\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[5\] VCC " "Warning (13410): Pin \"H5\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H5\[6\] VCC " "Warning (13410): Pin \"H5\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[0\] VCC " "Warning (13410): Pin \"H6\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[1\] VCC " "Warning (13410): Pin \"H6\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[2\] VCC " "Warning (13410): Pin \"H6\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[3\] VCC " "Warning (13410): Pin \"H6\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[4\] VCC " "Warning (13410): Pin \"H6\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[5\] VCC " "Warning (13410): Pin \"H6\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H6\[6\] VCC " "Warning (13410): Pin \"H6\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[0\] VCC " "Warning (13410): Pin \"H7\[0\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[1\] VCC " "Warning (13410): Pin \"H7\[1\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[2\] VCC " "Warning (13410): Pin \"H7\[2\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[3\] VCC " "Warning (13410): Pin \"H7\[3\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[4\] VCC " "Warning (13410): Pin \"H7\[4\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[5\] VCC " "Warning (13410): Pin \"H7\[5\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "H7\[6\] VCC " "Warning (13410): Pin \"H7\[6\]\" stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] GND " "Warning (13410): Pin \"LED\[1\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[2\] GND " "Warning (13410): Pin \"LED\[2\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] GND " "Warning (13410): Pin \"LED\[3\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] GND " "Warning (13410): Pin \"LED\[4\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[5\] GND " "Warning (13410): Pin \"LED\[5\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] GND " "Warning (13410): Pin \"LED\[6\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[7\] GND " "Warning (13410): Pin \"LED\[7\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[8\] GND " "Warning (13410): Pin \"LED\[8\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[9\] GND " "Warning (13410): Pin \"LED\[9\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[10\] GND " "Warning (13410): Pin \"LED\[10\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[11\] GND " "Warning (13410): Pin \"LED\[11\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[12\] GND " "Warning (13410): Pin \"LED\[12\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[13\] GND " "Warning (13410): Pin \"LED\[13\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[14\] GND " "Warning (13410): Pin \"LED\[14\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[15\] GND " "Warning (13410): Pin \"LED\[15\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[16\] GND " "Warning (13410): Pin \"LED\[16\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[17\] GND " "Warning (13410): Pin \"LED\[17\]\" stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.map.smsg " "Info: Generated suppressed messages file C:/Users/Jason/Documents/Github/Verilog/Ex4/Dflipflop.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Warning: Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex4/main.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Allocated 196 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 07 12:39:50 2014 " "Info: Processing ended: Wed May 07 12:39:50 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
