#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun 22 00:13:47 2025
# Process ID: 20680
# Current directory: C:/Users/Administrator/Documents/1_PipelineLab/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log RV32Core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32Core.tcl
# Log file: C:/Users/Administrator/Documents/1_PipelineLab/project_1/project_1.runs/synth_1/RV32Core.vds
# Journal file: C:/Users/Administrator/Documents/1_PipelineLab/project_1/project_1.runs/synth_1\vivado.jou
# Running On: BF-202505041407, OS: Windows, CPU Frequency: 3494 MHz, CPU Physical cores: 14, Host memory: 34198 MB
#-----------------------------------------------------------
source RV32Core.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 489.266 ; gain = 182.770
Command: synth_design -top RV32Core -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35028
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 931.840 ; gain = 441.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32Core' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:9]
INFO: [Synth 8-6157] synthesizing module 'NPC_Generator' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/NPC_Generator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NPC_Generator' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/NPC_Generator.v:9]
INFO: [Synth 8-6157] synthesizing module 'IFSegReg' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/IFSegReg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'IFSegReg' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/IFSegReg.v:9]
INFO: [Synth 8-6157] synthesizing module 'IDSegReg' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/IDSegReg.v:9]
INFO: [Synth 8-6157] synthesizing module 'InstructionRam' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BRAMModule/InstructionRam.v:10]
INFO: [Synth 8-6155] done synthesizing module 'InstructionRam' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BRAMModule/InstructionRam.v:10]
INFO: [Synth 8-6155] done synthesizing module 'IDSegReg' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/IDSegReg.v:9]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ControlUnit.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ControlUnit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ControlUnit.v:11]
INFO: [Synth 8-6157] synthesizing module 'ImmOperandUnit' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ImmOperandUnit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ImmOperandUnit' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ImmOperandUnit.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RegisterFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RegisterFile.v:9]
INFO: [Synth 8-6157] synthesizing module 'EXSegReg' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/EXSegReg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'EXSegReg' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/EXSegReg.v:9]
WARNING: [Synth 8-689] width (4) of port connection 'AluContrlE' does not match port width (5) of module 'EXSegReg' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:201]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ALU.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/ALU.v:10]
INFO: [Synth 8-6157] synthesizing module 'BranchDecisionMaking' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BranchDecisionMaking.v:10]
INFO: [Synth 8-6155] done synthesizing module 'BranchDecisionMaking' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BranchDecisionMaking.v:10]
INFO: [Synth 8-6157] synthesizing module 'MWSegReg' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/MWSegReg.v:9]
INFO: [Synth 8-6157] synthesizing module 'DataRam' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BRAMModule/DataRam.v:16]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '1_PipelineLab/2_Simulation/2T2data.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BRAMModule/DataRam.v:41]
INFO: [Synth 8-6155] done synthesizing module 'DataRam' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/BRAMModule/DataRam.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MWSegReg' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/MWSegReg.v:9]
INFO: [Synth 8-6157] synthesizing module 'DataExt' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/DataExt.v:11]
INFO: [Synth 8-6155] done synthesizing module 'DataExt' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/DataExt.v:11]
INFO: [Synth 8-6157] synthesizing module 'HarzardUnit' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/HarzardUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HarzardUnit' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/HarzardUnit.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'Forward1E' does not match port width (2) of module 'HarzardUnit' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:284]
WARNING: [Synth 8-689] width (1) of port connection 'Forward2E' does not match port width (2) of module 'HarzardUnit' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:285]
WARNING: [Synth 8-7071] port 'RegWriteE' of module 'HarzardUnit' is unconnected for instance 'HarzardUnit1' [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:260]
WARNING: [Synth 8-7023] instance 'HarzardUnit1' of module 'HarzardUnit' has 26 connections declared, but only 25 given [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:260]
INFO: [Synth 8-6155] done synthesizing module 'RV32Core' (0#1) [C:/Users/Administrator/Documents/1_PipelineLab/1_CPUCore_src/RV32Core.v:9]
WARNING: [Synth 8-7129] Port ICacheMiss in module HarzardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port DCacheMiss in module HarzardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[1] in module MWSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[0] in module MWSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module IDSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module IDSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[1] in module IDSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[0] in module IDSegReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.832 ; gain = 558.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.832 ; gain = 558.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1048.832 ; gain = 558.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-3971] The signal "DataRam:/ram_cell_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.832 ; gain = 558.629
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 46    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 26    
	   4 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ICacheMiss in module HarzardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port DCacheMiss in module HarzardUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[1] in module MWSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[0] in module MWSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module IDSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module IDSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[1] in module IDSegReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port A2[0] in module IDSegReg is either unconnected or has no load
INFO: [Synth 8-3971] The signal "MWSegReg1/DataRamInst/ram_cell_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|IDSegReg1   | InstructionRamInst/ram_cell_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|MWSegReg1   | DataRamInst/ram_cell_reg        | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|IDSegReg1   | InstructionRamInst/ram_cell_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|MWSegReg1   | DataRamInst/ram_cell_reg        | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance IDSegReg1/InstructionRamInst/ram_cell_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MWSegReg1/DataRamInst/ram_cell_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    66|
|3     |LUT1     |     3|
|4     |LUT2     |    54|
|5     |LUT3     |    85|
|6     |LUT4     |   210|
|7     |LUT5     |   385|
|8     |LUT6     |   917|
|9     |MUXF7    |   288|
|10    |RAMB36E1 |     8|
|11    |FDCE     |   992|
|12    |FDRE     |   336|
|13    |IBUF     |   134|
|14    |OBUF     |    64|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+---------------+------+
|      |Instance               |Module         |Cells |
+------+-----------------------+---------------+------+
|1     |top                    |               |  3543|
|2     |  EXSegReg1            |EXSegReg       |   849|
|3     |  IDSegReg1            |IDSegReg       |   194|
|4     |    InstructionRamInst |InstructionRam |    98|
|5     |  IFSegReg1            |IFSegReg       |    41|
|6     |  ImmOperandUnit1      |ImmOperandUnit |    33|
|7     |  MWSegReg1            |MWSegReg       |   403|
|8     |    DataRamInst        |DataRam        |   221|
|9     |  RegisterFile1        |RegisterFile   |  1824|
+------+-----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1273.727 ; gain = 783.523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1273.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 362 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1341.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9466c23b
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1341.367 ; gain = 852.102
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1341.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Documents/1_PipelineLab/project_1/project_1.runs/synth_1/RV32Core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32Core_utilization_synth.rpt -pb RV32Core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 22 00:14:10 2025...
