Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jul 12 12:24:03 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CLA_4bit_timing_summary_routed.rpt -pb CLA_4bit_timing_summary_routed.pb -rpx CLA_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_4bit
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.275ns (51.856%)  route 3.969ns (48.144%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.605     2.571    b_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     2.723 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.487     3.210    c_2
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.321     3.531 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     5.408    cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.836     8.244 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.244    cout
    V17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 4.073ns (51.636%)  route 3.815ns (48.364%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.605     2.571    b_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     2.723 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.487     3.210    c_2
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.326     3.536 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.259    sum_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.629     7.889 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.889    sum[3]
    T11                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.071ns (51.934%)  route 3.768ns (48.066%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.605     2.571    b_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.152     2.723 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     3.174    c_2
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.326     3.500 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.212    sum_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.627     7.839 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.839    sum[2]
    U11                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.064ns  (logic 3.747ns (53.045%)  route 3.317ns (46.955%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.605     2.571    b_IBUF[0]
    SLICE_X0Y7           LUT5 (Prop_lut5_I1_O)        0.124     2.695 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.407    sum_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.657     7.064 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.064    sum[1]
    U12                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.983ns  (logic 3.744ns (53.614%)  route 3.239ns (46.386%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  b_IBUF[0]_inst/O
                         net (fo=3, routed)           1.429     2.395    b_IBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.124     2.519 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.810     4.329    sum_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.654     6.983 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.983    sum[0]
    V12                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.412ns (65.996%)  route 0.728ns (34.004%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  b_IBUF[1]_inst/O
                         net (fo=2, routed)           0.371     0.564    b_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.609 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.966    sum_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.174     2.140 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.140    sum[1]
    U12                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.398ns (64.318%)  route 0.776ns (35.682%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.425     0.632    b_IBUF[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.677 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.027    sum_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.146     2.173 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.173    sum[3]
    T11                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.383ns (61.618%)  route 0.861ns (38.382%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.508     0.702    b_IBUF[2]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.045     0.747 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.100    sum_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.144     2.244 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.244    sum[2]
    U11                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.424ns (63.176%)  route 0.830ns (36.824%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.439     0.647    cin_IBUF
    SLICE_X0Y7           LUT3 (Prop_lut3_I0_O)        0.045     0.692 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.083    sum_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.171     2.254 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.254    sum[0]
    V12                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.464ns (63.228%)  route 0.851ns (36.772%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  b_IBUF[3]_inst/O
                         net (fo=2, routed)           0.425     0.632    b_IBUF[3]
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.045     0.677 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     1.103    cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.212     2.315 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.315    cout
    V17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------





