// Seed: 3057133525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_6;
  wire id_7 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
module module_2 ();
  assign id_1 = 1'b0;
  wire id_4;
endmodule
module module_3 (
    input supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    input supply0 id_3
);
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
