// Seed: 2668316320
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    input wor flow,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    output wand id_8,
    output supply1 id_9,
    input wand module_0,
    input wire id_11,
    output uwire id_12,
    input tri0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output wor id_16,
    output wire id_17,
    input supply1 id_18
);
  wire id_20;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1
);
  wor id_3 = (id_0);
  assign id_3 = 1 == 1;
  if (1) begin
    assign id_3 = 1'b0;
    id_5(
        .id_0(1), .id_1()
    );
  end
  wor id_6;
  assign id_6 = id_1;
  module_0(
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_6,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_6,
      id_6,
      id_0,
      id_0,
      id_6,
      id_3,
      id_3
  );
  assign #1 id_6 = id_6 === id_1;
  wire id_7;
endmodule
