{
  "module_name": "smu13_driver_if_v13_0_5.h",
  "hash_id": "2066781bc369466cc4d5c0f6230d1a4f35b235ee9acf7ed4130d5ebf5229a970",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/smu13_driver_if_v13_0_5.h",
  "human_readable_source": " \n#ifndef __SMU13_DRIVER_IF_V13_0_5_H__\n#define __SMU13_DRIVER_IF_V13_0_5_H__\n\n#define SMU13_0_5_DRIVER_IF_VERSION 5\n\n\n#define THROTTLER_STATUS_BIT_SPL            0\n#define THROTTLER_STATUS_BIT_FPPT           1\n#define THROTTLER_STATUS_BIT_SPPT           2\n#define THROTTLER_STATUS_BIT_SPPT_APU       3\n#define THROTTLER_STATUS_BIT_THM_CORE       4\n#define THROTTLER_STATUS_BIT_THM_GFX        5\n#define THROTTLER_STATUS_BIT_THM_SOC        6\n#define THROTTLER_STATUS_BIT_TDC_VDD        7\n#define THROTTLER_STATUS_BIT_TDC_SOC        8\n#define THROTTLER_STATUS_BIT_PROCHOT_CPU    9\n#define THROTTLER_STATUS_BIT_PROCHOT_GFX   10\n#define THROTTLER_STATUS_BIT_EDC_CPU       11\n#define THROTTLER_STATUS_BIT_EDC_GFX       12\n\n#define NUM_DCFCLK_DPM_LEVELS   4\n#define NUM_DISPCLK_DPM_LEVELS  4\n#define NUM_DPPCLK_DPM_LEVELS   4\n#define NUM_SOCCLK_DPM_LEVELS   4\n#define NUM_VCN_DPM_LEVELS      4\n#define NUM_SOC_VOLTAGE_LEVELS  4\n#define NUM_DF_PSTATE_LEVELS    4\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinMclk;\n  uint16_t MaxMclk;\n  uint8_t  WmSetting;\n  uint8_t  WmType;  \n  uint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n#define WM_PSTATE_CHG 0\n#define WM_RETRAINING 1\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n  uint32_t MmHubPadding[7]; \n} Watermarks_t;\n\ntypedef struct {\n  uint32_t FClk;\n  uint32_t MemClk;\n  uint32_t Voltage;\n} DfPstateTable_t;\n\ntypedef struct {\n  uint16_t GfxclkFrequency;             \n  uint16_t SocclkFrequency;             \n\n  uint16_t VclkFrequency;               \n  uint16_t DclkFrequency;               \n\n  uint16_t MemclkFrequency;             \n  uint16_t spare;\n\n  uint16_t GfxActivity;                 \n  uint16_t UvdActivity;                 \n\n  uint16_t Voltage[2];                  \n  uint16_t Current[2];                  \n\n  uint16_t Power[2];                    \n  uint16_t GfxTemperature;              \n\n  uint16_t SocTemperature;              \n  uint16_t ThrottlerStatus;\n\n  uint16_t CurrentSocketPower;          \n} SmuMetrics_t;\n\n\n\ntypedef struct {\n  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];\n  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];\n  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  uint32_t VClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t DClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];\n  DfPstateTable_t DfPstateTable[NUM_DF_PSTATE_LEVELS];\n  uint8_t  NumDcfClkLevelsEnabled;\n  uint8_t  NumDispClkLevelsEnabled; \n  uint8_t  NumSocClkLevelsEnabled;\n  uint8_t  VcnClkLevelsEnabled;     \n  uint8_t  NumDfPstatesEnabled;\n  uint8_t  spare[3];\n  uint32_t MinGfxClk;\n  uint32_t MaxGfxClk;\n} DpmClocks_t;\n\n#define TABLE_BIOS_IF            0 \n#define TABLE_WATERMARKS         1 \n#define TABLE_CUSTOM_DPM         2 \n#define TABLE_SPARE1             3\n#define TABLE_DPMCLOCKS          4 \n#define TABLE_MOMENTARY_PM       5 \n#define TABLE_MODERN_STDBY       6 \n#define TABLE_SMU_METRICS        7 \n#define TABLE_COUNT              8\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}