static inline void sa1100fb_schedule_work(struct sa1100fb_info *fbi, u_int state)\r\n{\r\nunsigned long flags;\r\nlocal_irq_save(flags);\r\nif (fbi->task_state == C_ENABLE && state == C_REENABLE)\r\nstate = (u_int) -1;\r\nif (fbi->task_state == C_DISABLE && state == C_ENABLE)\r\nstate = C_REENABLE;\r\nif (state != (u_int)-1) {\r\nfbi->task_state = state;\r\nschedule_work(&fbi->task);\r\n}\r\nlocal_irq_restore(flags);\r\n}\r\nstatic inline u_int chan_to_field(u_int chan, struct fb_bitfield *bf)\r\n{\r\nchan &= 0xffff;\r\nchan >>= 16 - bf->length;\r\nreturn chan << bf->offset;\r\n}\r\nstatic inline u_int palette_pbs(struct fb_var_screeninfo *var)\r\n{\r\nint ret = 0;\r\nswitch (var->bits_per_pixel) {\r\ncase 4: ret = 0 << 12; break;\r\ncase 8: ret = 1 << 12; break;\r\ncase 16: ret = 2 << 12; break;\r\n}\r\nreturn ret;\r\n}\r\nstatic int\r\nsa1100fb_setpalettereg(u_int regno, u_int red, u_int green, u_int blue,\r\nu_int trans, struct fb_info *info)\r\n{\r\nstruct sa1100fb_info *fbi =\r\ncontainer_of(info, struct sa1100fb_info, fb);\r\nu_int val, ret = 1;\r\nif (regno < fbi->palette_size) {\r\nval = ((red >> 4) & 0xf00);\r\nval |= ((green >> 8) & 0x0f0);\r\nval |= ((blue >> 12) & 0x00f);\r\nif (regno == 0)\r\nval |= palette_pbs(&fbi->fb.var);\r\nfbi->palette_cpu[regno] = val;\r\nret = 0;\r\n}\r\nreturn ret;\r\n}\r\nstatic int\r\nsa1100fb_setcolreg(u_int regno, u_int red, u_int green, u_int blue,\r\nu_int trans, struct fb_info *info)\r\n{\r\nstruct sa1100fb_info *fbi =\r\ncontainer_of(info, struct sa1100fb_info, fb);\r\nunsigned int val;\r\nint ret = 1;\r\nif (fbi->inf->cmap_inverse) {\r\nred = 0xffff - red;\r\ngreen = 0xffff - green;\r\nblue = 0xffff - blue;\r\n}\r\nif (fbi->fb.var.grayscale)\r\nred = green = blue = (19595 * red + 38470 * green +\r\n7471 * blue) >> 16;\r\nswitch (fbi->fb.fix.visual) {\r\ncase FB_VISUAL_TRUECOLOR:\r\nif (regno < 16) {\r\nu32 *pal = fbi->fb.pseudo_palette;\r\nval = chan_to_field(red, &fbi->fb.var.red);\r\nval |= chan_to_field(green, &fbi->fb.var.green);\r\nval |= chan_to_field(blue, &fbi->fb.var.blue);\r\npal[regno] = val;\r\nret = 0;\r\n}\r\nbreak;\r\ncase FB_VISUAL_STATIC_PSEUDOCOLOR:\r\ncase FB_VISUAL_PSEUDOCOLOR:\r\nret = sa1100fb_setpalettereg(regno, red, green, blue, trans, info);\r\nbreak;\r\n}\r\nreturn ret;\r\n}\r\nstatic inline unsigned int sa1100fb_display_dma_period(struct fb_var_screeninfo *var)\r\n{\r\nreturn var->pixclock * 8 * 16 / var->bits_per_pixel;\r\n}\r\nstatic int\r\nsa1100fb_check_var(struct fb_var_screeninfo *var, struct fb_info *info)\r\n{\r\nstruct sa1100fb_info *fbi =\r\ncontainer_of(info, struct sa1100fb_info, fb);\r\nint rgbidx;\r\nif (var->xres < MIN_XRES)\r\nvar->xres = MIN_XRES;\r\nif (var->yres < MIN_YRES)\r\nvar->yres = MIN_YRES;\r\nif (var->xres > fbi->inf->xres)\r\nvar->xres = fbi->inf->xres;\r\nif (var->yres > fbi->inf->yres)\r\nvar->yres = fbi->inf->yres;\r\nvar->xres_virtual = max(var->xres_virtual, var->xres);\r\nvar->yres_virtual = max(var->yres_virtual, var->yres);\r\ndev_dbg(fbi->dev, "var->bits_per_pixel=%d\n", var->bits_per_pixel);\r\nswitch (var->bits_per_pixel) {\r\ncase 4:\r\nrgbidx = RGB_4;\r\nbreak;\r\ncase 8:\r\nrgbidx = RGB_8;\r\nbreak;\r\ncase 16:\r\nrgbidx = RGB_16;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nvar->red = fbi->rgb[rgbidx]->red;\r\nvar->green = fbi->rgb[rgbidx]->green;\r\nvar->blue = fbi->rgb[rgbidx]->blue;\r\nvar->transp = fbi->rgb[rgbidx]->transp;\r\ndev_dbg(fbi->dev, "RGBT length = %d:%d:%d:%d\n",\r\nvar->red.length, var->green.length, var->blue.length,\r\nvar->transp.length);\r\ndev_dbg(fbi->dev, "RGBT offset = %d:%d:%d:%d\n",\r\nvar->red.offset, var->green.offset, var->blue.offset,\r\nvar->transp.offset);\r\n#ifdef CONFIG_CPU_FREQ\r\ndev_dbg(fbi->dev, "dma period = %d ps, clock = %ld kHz\n",\r\nsa1100fb_display_dma_period(var),\r\nclk_get_rate(fbi->clk) / 1000);\r\n#endif\r\nreturn 0;\r\n}\r\nstatic void sa1100fb_set_visual(struct sa1100fb_info *fbi, u32 visual)\r\n{\r\nif (fbi->inf->set_visual)\r\nfbi->inf->set_visual(visual);\r\n}\r\nstatic int sa1100fb_set_par(struct fb_info *info)\r\n{\r\nstruct sa1100fb_info *fbi =\r\ncontainer_of(info, struct sa1100fb_info, fb);\r\nstruct fb_var_screeninfo *var = &info->var;\r\nunsigned long palette_mem_size;\r\ndev_dbg(fbi->dev, "set_par\n");\r\nif (var->bits_per_pixel == 16)\r\nfbi->fb.fix.visual = FB_VISUAL_TRUECOLOR;\r\nelse if (!fbi->inf->cmap_static)\r\nfbi->fb.fix.visual = FB_VISUAL_PSEUDOCOLOR;\r\nelse {\r\nfbi->fb.fix.visual = FB_VISUAL_STATIC_PSEUDOCOLOR;\r\n}\r\nfbi->fb.fix.line_length = var->xres_virtual *\r\nvar->bits_per_pixel / 8;\r\nfbi->palette_size = var->bits_per_pixel == 8 ? 256 : 16;\r\npalette_mem_size = fbi->palette_size * sizeof(u16);\r\ndev_dbg(fbi->dev, "palette_mem_size = 0x%08lx\n", palette_mem_size);\r\nfbi->palette_cpu = (u16 *)(fbi->map_cpu + PAGE_SIZE - palette_mem_size);\r\nfbi->palette_dma = fbi->map_dma + PAGE_SIZE - palette_mem_size;\r\nsa1100fb_set_visual(fbi, fbi->fb.fix.visual);\r\nsa1100fb_activate_var(var, fbi);\r\nreturn 0;\r\n}\r\nstatic int sa1100fb_blank(int blank, struct fb_info *info)\r\n{\r\nstruct sa1100fb_info *fbi =\r\ncontainer_of(info, struct sa1100fb_info, fb);\r\nint i;\r\ndev_dbg(fbi->dev, "sa1100fb_blank: blank=%d\n", blank);\r\nswitch (blank) {\r\ncase FB_BLANK_POWERDOWN:\r\ncase FB_BLANK_VSYNC_SUSPEND:\r\ncase FB_BLANK_HSYNC_SUSPEND:\r\ncase FB_BLANK_NORMAL:\r\nif (fbi->fb.fix.visual == FB_VISUAL_PSEUDOCOLOR ||\r\nfbi->fb.fix.visual == FB_VISUAL_STATIC_PSEUDOCOLOR)\r\nfor (i = 0; i < fbi->palette_size; i++)\r\nsa1100fb_setpalettereg(i, 0, 0, 0, 0, info);\r\nsa1100fb_schedule_work(fbi, C_DISABLE);\r\nbreak;\r\ncase FB_BLANK_UNBLANK:\r\nif (fbi->fb.fix.visual == FB_VISUAL_PSEUDOCOLOR ||\r\nfbi->fb.fix.visual == FB_VISUAL_STATIC_PSEUDOCOLOR)\r\nfb_set_cmap(&fbi->fb.cmap, info);\r\nsa1100fb_schedule_work(fbi, C_ENABLE);\r\n}\r\nreturn 0;\r\n}\r\nstatic int sa1100fb_mmap(struct fb_info *info,\r\nstruct vm_area_struct *vma)\r\n{\r\nstruct sa1100fb_info *fbi =\r\ncontainer_of(info, struct sa1100fb_info, fb);\r\nunsigned long off = vma->vm_pgoff << PAGE_SHIFT;\r\nif (off < info->fix.smem_len) {\r\nvma->vm_pgoff += 1;\r\nreturn dma_mmap_writecombine(fbi->dev, vma, fbi->map_cpu,\r\nfbi->map_dma, fbi->map_size);\r\n}\r\nvma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);\r\nreturn vm_iomap_memory(vma, info->fix.mmio_start, info->fix.mmio_len);\r\n}\r\nstatic inline unsigned int get_pcd(struct sa1100fb_info *fbi,\r\nunsigned int pixclock)\r\n{\r\nunsigned int pcd = clk_get_rate(fbi->clk) / 100 / 1000;\r\npcd *= pixclock;\r\npcd /= 10000000;\r\nreturn pcd + 1;\r\n}\r\nstatic int sa1100fb_activate_var(struct fb_var_screeninfo *var, struct sa1100fb_info *fbi)\r\n{\r\nstruct sa1100fb_lcd_reg new_regs;\r\nu_int half_screen_size, yres, pcd;\r\nu_long flags;\r\ndev_dbg(fbi->dev, "Configuring SA1100 LCD\n");\r\ndev_dbg(fbi->dev, "var: xres=%d hslen=%d lm=%d rm=%d\n",\r\nvar->xres, var->hsync_len,\r\nvar->left_margin, var->right_margin);\r\ndev_dbg(fbi->dev, "var: yres=%d vslen=%d um=%d bm=%d\n",\r\nvar->yres, var->vsync_len,\r\nvar->upper_margin, var->lower_margin);\r\n#if DEBUG_VAR\r\nif (var->xres < 16 || var->xres > 1024)\r\ndev_err(fbi->dev, "%s: invalid xres %d\n",\r\nfbi->fb.fix.id, var->xres);\r\nif (var->hsync_len < 1 || var->hsync_len > 64)\r\ndev_err(fbi->dev, "%s: invalid hsync_len %d\n",\r\nfbi->fb.fix.id, var->hsync_len);\r\nif (var->left_margin < 1 || var->left_margin > 255)\r\ndev_err(fbi->dev, "%s: invalid left_margin %d\n",\r\nfbi->fb.fix.id, var->left_margin);\r\nif (var->right_margin < 1 || var->right_margin > 255)\r\ndev_err(fbi->dev, "%s: invalid right_margin %d\n",\r\nfbi->fb.fix.id, var->right_margin);\r\nif (var->yres < 1 || var->yres > 1024)\r\ndev_err(fbi->dev, "%s: invalid yres %d\n",\r\nfbi->fb.fix.id, var->yres);\r\nif (var->vsync_len < 1 || var->vsync_len > 64)\r\ndev_err(fbi->dev, "%s: invalid vsync_len %d\n",\r\nfbi->fb.fix.id, var->vsync_len);\r\nif (var->upper_margin < 0 || var->upper_margin > 255)\r\ndev_err(fbi->dev, "%s: invalid upper_margin %d\n",\r\nfbi->fb.fix.id, var->upper_margin);\r\nif (var->lower_margin < 0 || var->lower_margin > 255)\r\ndev_err(fbi->dev, "%s: invalid lower_margin %d\n",\r\nfbi->fb.fix.id, var->lower_margin);\r\n#endif\r\nnew_regs.lccr0 = fbi->inf->lccr0 |\r\nLCCR0_LEN | LCCR0_LDM | LCCR0_BAM |\r\nLCCR0_ERM | LCCR0_LtlEnd | LCCR0_DMADel(0);\r\nnew_regs.lccr1 =\r\nLCCR1_DisWdth(var->xres) +\r\nLCCR1_HorSnchWdth(var->hsync_len) +\r\nLCCR1_BegLnDel(var->left_margin) +\r\nLCCR1_EndLnDel(var->right_margin);\r\nyres = var->yres;\r\nif (fbi->inf->lccr0 & LCCR0_Dual)\r\nyres /= 2;\r\nnew_regs.lccr2 =\r\nLCCR2_DisHght(yres) +\r\nLCCR2_VrtSnchWdth(var->vsync_len) +\r\nLCCR2_BegFrmDel(var->upper_margin) +\r\nLCCR2_EndFrmDel(var->lower_margin);\r\npcd = get_pcd(fbi, var->pixclock);\r\nnew_regs.lccr3 = LCCR3_PixClkDiv(pcd) | fbi->inf->lccr3 |\r\n(var->sync & FB_SYNC_HOR_HIGH_ACT ? LCCR3_HorSnchH : LCCR3_HorSnchL) |\r\n(var->sync & FB_SYNC_VERT_HIGH_ACT ? LCCR3_VrtSnchH : LCCR3_VrtSnchL);\r\ndev_dbg(fbi->dev, "nlccr0 = 0x%08lx\n", new_regs.lccr0);\r\ndev_dbg(fbi->dev, "nlccr1 = 0x%08lx\n", new_regs.lccr1);\r\ndev_dbg(fbi->dev, "nlccr2 = 0x%08lx\n", new_regs.lccr2);\r\ndev_dbg(fbi->dev, "nlccr3 = 0x%08lx\n", new_regs.lccr3);\r\nhalf_screen_size = var->bits_per_pixel;\r\nhalf_screen_size = half_screen_size * var->xres * var->yres / 16;\r\nlocal_irq_save(flags);\r\nfbi->dbar1 = fbi->palette_dma;\r\nfbi->dbar2 = fbi->screen_dma + half_screen_size;\r\nfbi->reg_lccr0 = new_regs.lccr0;\r\nfbi->reg_lccr1 = new_regs.lccr1;\r\nfbi->reg_lccr2 = new_regs.lccr2;\r\nfbi->reg_lccr3 = new_regs.lccr3;\r\nlocal_irq_restore(flags);\r\nif (readl_relaxed(fbi->base + LCCR0) != fbi->reg_lccr0 ||\r\nreadl_relaxed(fbi->base + LCCR1) != fbi->reg_lccr1 ||\r\nreadl_relaxed(fbi->base + LCCR2) != fbi->reg_lccr2 ||\r\nreadl_relaxed(fbi->base + LCCR3) != fbi->reg_lccr3 ||\r\nreadl_relaxed(fbi->base + DBAR1) != fbi->dbar1 ||\r\nreadl_relaxed(fbi->base + DBAR2) != fbi->dbar2)\r\nsa1100fb_schedule_work(fbi, C_REENABLE);\r\nreturn 0;\r\n}\r\nstatic inline void __sa1100fb_backlight_power(struct sa1100fb_info *fbi, int on)\r\n{\r\ndev_dbg(fbi->dev, "backlight o%s\n", on ? "n" : "ff");\r\nif (fbi->inf->backlight_power)\r\nfbi->inf->backlight_power(on);\r\n}\r\nstatic inline void __sa1100fb_lcd_power(struct sa1100fb_info *fbi, int on)\r\n{\r\ndev_dbg(fbi->dev, "LCD power o%s\n", on ? "n" : "ff");\r\nif (fbi->inf->lcd_power)\r\nfbi->inf->lcd_power(on);\r\n}\r\nstatic void sa1100fb_setup_gpio(struct sa1100fb_info *fbi)\r\n{\r\nu_int mask = 0;\r\nif ((fbi->reg_lccr0 & LCCR0_CMS) == LCCR0_Color &&\r\n(fbi->reg_lccr0 & (LCCR0_Dual|LCCR0_Act)) != 0) {\r\nmask = GPIO_LDD11 | GPIO_LDD10 | GPIO_LDD9 | GPIO_LDD8;\r\nif (fbi->fb.var.bits_per_pixel > 8 ||\r\n(fbi->reg_lccr0 & (LCCR0_Dual|LCCR0_Act)) == LCCR0_Dual)\r\nmask |= GPIO_LDD15 | GPIO_LDD14 | GPIO_LDD13 | GPIO_LDD12;\r\n}\r\nif (mask) {\r\nunsigned long flags;\r\nlocal_irq_save(flags);\r\nGPDR |= mask;\r\nGAFR |= mask;\r\nlocal_irq_restore(flags);\r\n}\r\n}\r\nstatic void sa1100fb_enable_controller(struct sa1100fb_info *fbi)\r\n{\r\ndev_dbg(fbi->dev, "Enabling LCD controller\n");\r\nfbi->palette_cpu[0] &= 0xcfff;\r\nfbi->palette_cpu[0] |= palette_pbs(&fbi->fb.var);\r\nclk_prepare_enable(fbi->clk);\r\nwritel_relaxed(fbi->reg_lccr3, fbi->base + LCCR3);\r\nwritel_relaxed(fbi->reg_lccr2, fbi->base + LCCR2);\r\nwritel_relaxed(fbi->reg_lccr1, fbi->base + LCCR1);\r\nwritel_relaxed(fbi->reg_lccr0 & ~LCCR0_LEN, fbi->base + LCCR0);\r\nwritel_relaxed(fbi->dbar1, fbi->base + DBAR1);\r\nwritel_relaxed(fbi->dbar2, fbi->base + DBAR2);\r\nwritel_relaxed(fbi->reg_lccr0 | LCCR0_LEN, fbi->base + LCCR0);\r\nif (machine_is_shannon())\r\ngpio_set_value(SHANNON_GPIO_DISP_EN, 1);\r\ndev_dbg(fbi->dev, "DBAR1: 0x%08x\n", readl_relaxed(fbi->base + DBAR1));\r\ndev_dbg(fbi->dev, "DBAR2: 0x%08x\n", readl_relaxed(fbi->base + DBAR2));\r\ndev_dbg(fbi->dev, "LCCR0: 0x%08x\n", readl_relaxed(fbi->base + LCCR0));\r\ndev_dbg(fbi->dev, "LCCR1: 0x%08x\n", readl_relaxed(fbi->base + LCCR1));\r\ndev_dbg(fbi->dev, "LCCR2: 0x%08x\n", readl_relaxed(fbi->base + LCCR2));\r\ndev_dbg(fbi->dev, "LCCR3: 0x%08x\n", readl_relaxed(fbi->base + LCCR3));\r\n}\r\nstatic void sa1100fb_disable_controller(struct sa1100fb_info *fbi)\r\n{\r\nDECLARE_WAITQUEUE(wait, current);\r\nu32 lccr0;\r\ndev_dbg(fbi->dev, "Disabling LCD controller\n");\r\nif (machine_is_shannon())\r\ngpio_set_value(SHANNON_GPIO_DISP_EN, 0);\r\nset_current_state(TASK_UNINTERRUPTIBLE);\r\nadd_wait_queue(&fbi->ctrlr_wait, &wait);\r\nwritel_relaxed(~0, fbi->base + LCSR);\r\nlccr0 = readl_relaxed(fbi->base + LCCR0);\r\nlccr0 &= ~LCCR0_LDM;\r\nwritel_relaxed(lccr0, fbi->base + LCCR0);\r\nlccr0 &= ~LCCR0_LEN;\r\nwritel_relaxed(lccr0, fbi->base + LCCR0);\r\nschedule_timeout(20 * HZ / 1000);\r\nremove_wait_queue(&fbi->ctrlr_wait, &wait);\r\nclk_disable_unprepare(fbi->clk);\r\n}\r\nstatic irqreturn_t sa1100fb_handle_irq(int irq, void *dev_id)\r\n{\r\nstruct sa1100fb_info *fbi = dev_id;\r\nunsigned int lcsr = readl_relaxed(fbi->base + LCSR);\r\nif (lcsr & LCSR_LDD) {\r\nu32 lccr0 = readl_relaxed(fbi->base + LCCR0) | LCCR0_LDM;\r\nwritel_relaxed(lccr0, fbi->base + LCCR0);\r\nwake_up(&fbi->ctrlr_wait);\r\n}\r\nwritel_relaxed(lcsr, fbi->base + LCSR);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic void set_ctrlr_state(struct sa1100fb_info *fbi, u_int state)\r\n{\r\nu_int old_state;\r\nmutex_lock(&fbi->ctrlr_lock);\r\nold_state = fbi->state;\r\nif (old_state == C_STARTUP && state == C_REENABLE)\r\nstate = C_ENABLE;\r\nswitch (state) {\r\ncase C_DISABLE_CLKCHANGE:\r\nif (old_state != C_DISABLE && old_state != C_DISABLE_PM) {\r\nfbi->state = state;\r\nsa1100fb_disable_controller(fbi);\r\n}\r\nbreak;\r\ncase C_DISABLE_PM:\r\ncase C_DISABLE:\r\nif (old_state != C_DISABLE) {\r\nfbi->state = state;\r\n__sa1100fb_backlight_power(fbi, 0);\r\nif (old_state != C_DISABLE_CLKCHANGE)\r\nsa1100fb_disable_controller(fbi);\r\n__sa1100fb_lcd_power(fbi, 0);\r\n}\r\nbreak;\r\ncase C_ENABLE_CLKCHANGE:\r\nif (old_state == C_DISABLE_CLKCHANGE) {\r\nfbi->state = C_ENABLE;\r\nsa1100fb_enable_controller(fbi);\r\n}\r\nbreak;\r\ncase C_REENABLE:\r\nif (old_state == C_ENABLE) {\r\nsa1100fb_disable_controller(fbi);\r\nsa1100fb_setup_gpio(fbi);\r\nsa1100fb_enable_controller(fbi);\r\n}\r\nbreak;\r\ncase C_ENABLE_PM:\r\nif (old_state != C_DISABLE_PM)\r\nbreak;\r\ncase C_ENABLE:\r\nif (old_state != C_ENABLE) {\r\nfbi->state = C_ENABLE;\r\nsa1100fb_setup_gpio(fbi);\r\n__sa1100fb_lcd_power(fbi, 1);\r\nsa1100fb_enable_controller(fbi);\r\n__sa1100fb_backlight_power(fbi, 1);\r\n}\r\nbreak;\r\n}\r\nmutex_unlock(&fbi->ctrlr_lock);\r\n}\r\nstatic void sa1100fb_task(struct work_struct *w)\r\n{\r\nstruct sa1100fb_info *fbi = container_of(w, struct sa1100fb_info, task);\r\nu_int state = xchg(&fbi->task_state, -1);\r\nset_ctrlr_state(fbi, state);\r\n}\r\nstatic unsigned int sa1100fb_min_dma_period(struct sa1100fb_info *fbi)\r\n{\r\n#if 0\r\nunsigned int min_period = (unsigned int)-1;\r\nint i;\r\nfor (i = 0; i < MAX_NR_CONSOLES; i++) {\r\nstruct display *disp = &fb_display[i];\r\nunsigned int period;\r\nif (disp->fb_info != &fbi->fb)\r\ncontinue;\r\nperiod = sa1100fb_display_dma_period(&disp->var);\r\nif (period < min_period)\r\nmin_period = period;\r\n}\r\nreturn min_period;\r\n#else\r\nreturn sa1100fb_display_dma_period(&fbi->fb.var);\r\n#endif\r\n}\r\nstatic int\r\nsa1100fb_freq_transition(struct notifier_block *nb, unsigned long val,\r\nvoid *data)\r\n{\r\nstruct sa1100fb_info *fbi = TO_INF(nb, freq_transition);\r\nu_int pcd;\r\nswitch (val) {\r\ncase CPUFREQ_PRECHANGE:\r\nset_ctrlr_state(fbi, C_DISABLE_CLKCHANGE);\r\nbreak;\r\ncase CPUFREQ_POSTCHANGE:\r\npcd = get_pcd(fbi, fbi->fb.var.pixclock);\r\nfbi->reg_lccr3 = (fbi->reg_lccr3 & ~0xff) | LCCR3_PixClkDiv(pcd);\r\nset_ctrlr_state(fbi, C_ENABLE_CLKCHANGE);\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int\r\nsa1100fb_freq_policy(struct notifier_block *nb, unsigned long val,\r\nvoid *data)\r\n{\r\nstruct sa1100fb_info *fbi = TO_INF(nb, freq_policy);\r\nstruct cpufreq_policy *policy = data;\r\nswitch (val) {\r\ncase CPUFREQ_ADJUST:\r\ncase CPUFREQ_INCOMPATIBLE:\r\ndev_dbg(fbi->dev, "min dma period: %d ps, "\r\n"new clock %d kHz\n", sa1100fb_min_dma_period(fbi),\r\npolicy->max);\r\nbreak;\r\ncase CPUFREQ_NOTIFY:\r\ndo {} while(0);\r\nbreak;\r\n}\r\nreturn 0;\r\n}\r\nstatic int sa1100fb_suspend(struct platform_device *dev, pm_message_t state)\r\n{\r\nstruct sa1100fb_info *fbi = platform_get_drvdata(dev);\r\nset_ctrlr_state(fbi, C_DISABLE_PM);\r\nreturn 0;\r\n}\r\nstatic int sa1100fb_resume(struct platform_device *dev)\r\n{\r\nstruct sa1100fb_info *fbi = platform_get_drvdata(dev);\r\nset_ctrlr_state(fbi, C_ENABLE_PM);\r\nreturn 0;\r\n}\r\nstatic int sa1100fb_map_video_memory(struct sa1100fb_info *fbi)\r\n{\r\nfbi->map_size = PAGE_ALIGN(fbi->fb.fix.smem_len + PAGE_SIZE);\r\nfbi->map_cpu = dma_alloc_writecombine(fbi->dev, fbi->map_size,\r\n&fbi->map_dma, GFP_KERNEL);\r\nif (fbi->map_cpu) {\r\nfbi->fb.screen_base = fbi->map_cpu + PAGE_SIZE;\r\nfbi->screen_dma = fbi->map_dma + PAGE_SIZE;\r\nfbi->fb.fix.smem_start = fbi->screen_dma;\r\n}\r\nreturn fbi->map_cpu ? 0 : -ENOMEM;\r\n}\r\nstatic struct sa1100fb_info *sa1100fb_init_fbinfo(struct device *dev)\r\n{\r\nstruct sa1100fb_mach_info *inf = dev_get_platdata(dev);\r\nstruct sa1100fb_info *fbi;\r\nunsigned i;\r\nfbi = kmalloc(sizeof(struct sa1100fb_info) + sizeof(u32) * 16,\r\nGFP_KERNEL);\r\nif (!fbi)\r\nreturn NULL;\r\nmemset(fbi, 0, sizeof(struct sa1100fb_info));\r\nfbi->dev = dev;\r\nstrcpy(fbi->fb.fix.id, SA1100_NAME);\r\nfbi->fb.fix.type = FB_TYPE_PACKED_PIXELS;\r\nfbi->fb.fix.type_aux = 0;\r\nfbi->fb.fix.xpanstep = 0;\r\nfbi->fb.fix.ypanstep = 0;\r\nfbi->fb.fix.ywrapstep = 0;\r\nfbi->fb.fix.accel = FB_ACCEL_NONE;\r\nfbi->fb.var.nonstd = 0;\r\nfbi->fb.var.activate = FB_ACTIVATE_NOW;\r\nfbi->fb.var.height = -1;\r\nfbi->fb.var.width = -1;\r\nfbi->fb.var.accel_flags = 0;\r\nfbi->fb.var.vmode = FB_VMODE_NONINTERLACED;\r\nfbi->fb.fbops = &sa1100fb_ops;\r\nfbi->fb.flags = FBINFO_DEFAULT;\r\nfbi->fb.monspecs = monspecs;\r\nfbi->fb.pseudo_palette = (fbi + 1);\r\nfbi->rgb[RGB_4] = &rgb_4;\r\nfbi->rgb[RGB_8] = &rgb_8;\r\nfbi->rgb[RGB_16] = &def_rgb_16;\r\nif (inf->lccr3 & (LCCR3_VrtSnchL|LCCR3_HorSnchL|0xff) ||\r\ninf->pixclock == 0)\r\npanic("sa1100fb error: invalid LCCR3 fields set or zero "\r\n"pixclock.");\r\nfbi->fb.var.xres = inf->xres;\r\nfbi->fb.var.xres_virtual = inf->xres;\r\nfbi->fb.var.yres = inf->yres;\r\nfbi->fb.var.yres_virtual = inf->yres;\r\nfbi->fb.var.bits_per_pixel = inf->bpp;\r\nfbi->fb.var.pixclock = inf->pixclock;\r\nfbi->fb.var.hsync_len = inf->hsync_len;\r\nfbi->fb.var.left_margin = inf->left_margin;\r\nfbi->fb.var.right_margin = inf->right_margin;\r\nfbi->fb.var.vsync_len = inf->vsync_len;\r\nfbi->fb.var.upper_margin = inf->upper_margin;\r\nfbi->fb.var.lower_margin = inf->lower_margin;\r\nfbi->fb.var.sync = inf->sync;\r\nfbi->fb.var.grayscale = inf->cmap_greyscale;\r\nfbi->state = C_STARTUP;\r\nfbi->task_state = (u_char)-1;\r\nfbi->fb.fix.smem_len = inf->xres * inf->yres *\r\ninf->bpp / 8;\r\nfbi->inf = inf;\r\nfor (i = 0; i < NR_RGB; i++)\r\nif (inf->rgb[i])\r\nfbi->rgb[i] = inf->rgb[i];\r\ninit_waitqueue_head(&fbi->ctrlr_wait);\r\nINIT_WORK(&fbi->task, sa1100fb_task);\r\nmutex_init(&fbi->ctrlr_lock);\r\nreturn fbi;\r\n}\r\nstatic int sa1100fb_probe(struct platform_device *pdev)\r\n{\r\nstruct sa1100fb_info *fbi;\r\nstruct resource *res;\r\nint ret, irq;\r\nif (!dev_get_platdata(&pdev->dev)) {\r\ndev_err(&pdev->dev, "no platform LCD data\n");\r\nreturn -EINVAL;\r\n}\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nirq = platform_get_irq(pdev, 0);\r\nif (irq < 0 || !res)\r\nreturn -EINVAL;\r\nif (!request_mem_region(res->start, resource_size(res), "LCD"))\r\nreturn -EBUSY;\r\nfbi = sa1100fb_init_fbinfo(&pdev->dev);\r\nret = -ENOMEM;\r\nif (!fbi)\r\ngoto failed;\r\nfbi->clk = clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(fbi->clk)) {\r\nret = PTR_ERR(fbi->clk);\r\nfbi->clk = NULL;\r\ngoto failed;\r\n}\r\nfbi->base = ioremap(res->start, resource_size(res));\r\nif (!fbi->base)\r\ngoto failed;\r\nret = sa1100fb_map_video_memory(fbi);\r\nif (ret)\r\ngoto failed;\r\nret = request_irq(irq, sa1100fb_handle_irq, 0, "LCD", fbi);\r\nif (ret) {\r\ndev_err(&pdev->dev, "request_irq failed: %d\n", ret);\r\ngoto failed;\r\n}\r\nif (machine_is_shannon()) {\r\nret = gpio_request_one(SHANNON_GPIO_DISP_EN,\r\nGPIOF_OUT_INIT_LOW, "display enable");\r\nif (ret)\r\ngoto err_free_irq;\r\n}\r\nsa1100fb_check_var(&fbi->fb.var, &fbi->fb);\r\nplatform_set_drvdata(pdev, fbi);\r\nret = register_framebuffer(&fbi->fb);\r\nif (ret < 0)\r\ngoto err_reg_fb;\r\n#ifdef CONFIG_CPU_FREQ\r\nfbi->freq_transition.notifier_call = sa1100fb_freq_transition;\r\nfbi->freq_policy.notifier_call = sa1100fb_freq_policy;\r\ncpufreq_register_notifier(&fbi->freq_transition, CPUFREQ_TRANSITION_NOTIFIER);\r\ncpufreq_register_notifier(&fbi->freq_policy, CPUFREQ_POLICY_NOTIFIER);\r\n#endif\r\nreturn 0;\r\nerr_reg_fb:\r\nif (machine_is_shannon())\r\ngpio_free(SHANNON_GPIO_DISP_EN);\r\nerr_free_irq:\r\nfree_irq(irq, fbi);\r\nfailed:\r\nif (fbi)\r\niounmap(fbi->base);\r\nif (fbi->clk)\r\nclk_put(fbi->clk);\r\nkfree(fbi);\r\nrelease_mem_region(res->start, resource_size(res));\r\nreturn ret;\r\n}\r\nint __init sa1100fb_init(void)\r\n{\r\nif (fb_get_options("sa1100fb", NULL))\r\nreturn -ENODEV;\r\nreturn platform_driver_register(&sa1100fb_driver);\r\n}\r\nint __init sa1100fb_setup(char *options)\r\n{\r\n#if 0\r\nchar *this_opt;\r\nif (!options || !*options)\r\nreturn 0;\r\nwhile ((this_opt = strsep(&options, ",")) != NULL) {\r\nif (!strncmp(this_opt, "bpp:", 4))\r\ncurrent_par.max_bpp =\r\nsimple_strtoul(this_opt + 4, NULL, 0);\r\nif (!strncmp(this_opt, "lccr0:", 6))\r\nlcd_shadow.lccr0 =\r\nsimple_strtoul(this_opt + 6, NULL, 0);\r\nif (!strncmp(this_opt, "lccr1:", 6)) {\r\nlcd_shadow.lccr1 =\r\nsimple_strtoul(this_opt + 6, NULL, 0);\r\ncurrent_par.max_xres =\r\n(lcd_shadow.lccr1 & 0x3ff) + 16;\r\n}\r\nif (!strncmp(this_opt, "lccr2:", 6)) {\r\nlcd_shadow.lccr2 =\r\nsimple_strtoul(this_opt + 6, NULL, 0);\r\ncurrent_par.max_yres =\r\n(lcd_shadow.\r\nlccr0 & LCCR0_SDS) ? ((lcd_shadow.\r\nlccr2 & 0x3ff) +\r\n1) *\r\n2 : ((lcd_shadow.lccr2 & 0x3ff) + 1);\r\n}\r\nif (!strncmp(this_opt, "lccr3:", 6))\r\nlcd_shadow.lccr3 =\r\nsimple_strtoul(this_opt + 6, NULL, 0);\r\n}\r\n#endif\r\nreturn 0;\r\n}
