<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fifo_32x512_synth_1" LaunchDir="/home/hkchu/xillybus/verilog/vivado/xillydemo.runs/fifo_32x512_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fifo_8x2048_synth_1" LaunchDir="/home/hkchu/xillybus/verilog/vivado/xillydemo.runs/fifo_8x2048_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie4c_uscale_plus_0_synth_1" LaunchDir="/home/hkchu/xillybus/verilog/vivado/xillydemo.runs/pcie4c_uscale_plus_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/hkchu/xillybus/verilog/vivado/xillydemo.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fifo_32x512_synth_1"/>
		<Parent Id="fifo_8x2048_synth_1"/>
		<Parent Id="pcie4c_uscale_plus_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/hkchu/xillybus/verilog/vivado/xillydemo.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="fifo_32x512_synth_1"/>
		<Parent Id="fifo_8x2048_synth_1"/>
		<Parent Id="pcie4c_uscale_plus_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

