0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sim_1/new/tb_uart.v,1731637848,verilog,,,,tb_uart,,,,,,,,
D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sources_1/new/uart.v,1731648115,verilog,,D:/GitHub/harman_Verilog/1115_uart_study/1115_uart_study.srcs/sim_1/new/tb_uart.v,,baudrate_generator;transmitter;uart,,,,,,,,
