

================================================================
== Synthesis Summary Report of 'test_2mm'
================================================================
+ General Information: 
    * Date:           Mon Oct  7 12:26:38 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        2mm.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+---------+----------+------+----------+------------+------------+-----+
    |                                  Modules                                 |  Issue |       | Latency |  Latency  | Iteration|         |   Trip  |          |      |          |            |            |     |
    |                                  & Loops                                 |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count  | Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+---------+----------+------+----------+------------+------------+-----+
    |+ test_2mm                                                                |  Timing|  -0.06|  1976919|  6.583e+06|         -|  1976920|        -|        no|     -|  60 (~0%)|  8573 (~0%)|  5970 (~0%)|    -|
    | + test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2                      |  Timing|  -0.06|     8554|  2.848e+04|         -|     8554|        -|        no|     -|   1 (~0%)|    49 (~0%)|   208 (~0%)|    -|
    |  o VITIS_LOOP_63_1_VITIS_LOOP_64_2                                       |       -|   2.43|     8552|  2.848e+04|         4|        1|     8550|       yes|     -|         -|           -|           -|    -|
    | + test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7                    |  Timing|  -0.06|    39610|  1.319e+05|         -|    39610|        -|        no|     -|   1 (~0%)|   571 (~0%)|   505 (~0%)|    -|
    |  o VITIS_LOOP_123_6_VITIS_LOOP_124_7                                     |       -|   2.43|    39608|  1.319e+05|        10|        1|    39600|       yes|     -|         -|           -|           -|    -|
    | + test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5      |       -|   0.09|   897779|  2.990e+06|         -|   897779|        -|        no|     -|  15 (~0%)|  2433 (~0%)|   910 (~0%)|    -|
    |  o VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5                       |       -|   2.43|   897777|  2.990e+06|        29|        1|   897750|       yes|     -|         -|           -|           -|    -|
    | + test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10  |       -|   0.09|  1039525|  3.462e+06|         -|  1039525|        -|        no|     -|   3 (~0%)|  1576 (~0%)|   534 (~0%)|    -|
    |  o VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10                   |       -|   2.43|  1039523|  3.462e+06|        25|        1|  1039500|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+---------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 6             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | v0       | 0x10   | 32    | W      | Data signal of v0                |                                                                      |
| s_axi_ctrl | v1       | 0x18   | 32    | W      | Data signal of v1                |                                                                      |
| s_axi_ctrl | v2       | 0x20   | 32    | W      | Data signal of v2                |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* BRAM
+--------------+------------+---------------+
| Interface    | Data Width | Address Width |
+--------------+------------+---------------+
| v3_0_0_PORTA | 32         | 32            |
| v3_0_1_PORTA | 32         | 32            |
| v3_1_0_PORTA | 32         | 32            |
| v3_1_1_PORTA | 32         | 32            |
| v4_0_0_PORTA | 32         | 32            |
| v4_0_1_PORTA | 32         | 32            |
| v4_1_0_PORTA | 32         | 32            |
| v4_1_1_PORTA | 32         | 32            |
| v5_0_0_PORTA | 32         | 32            |
| v5_0_1_PORTA | 32         | 32            |
| v5_1_0_PORTA | 32         | 32            |
| v5_1_1_PORTA | 32         | 32            |
| v6_0_0_PORTA | 32         | 32            |
| v6_0_0_PORTB | 32         | 32            |
| v6_0_1_PORTA | 32         | 32            |
| v6_0_1_PORTB | 32         | 32            |
| v6_1_0_PORTA | 32         | 32            |
| v6_1_0_PORTB | 32         | 32            |
| v6_1_1_PORTA | 32         | 32            |
| v6_1_1_PORTB | 32         | 32            |
| v7_0_0_PORTA | 32         | 32            |
| v7_0_0_PORTB | 32         | 32            |
| v7_0_1_PORTA | 32         | 32            |
| v7_0_1_PORTB | 32         | 32            |
| v7_1_0_PORTA | 32         | 32            |
| v7_1_0_PORTB | 32         | 32            |
| v7_1_1_PORTA | 32         | 32            |
| v7_1_1_PORTB | 32         | 32            |
+--------------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v0       | in        | float    |
| v1       | in        | float    |
| v2       | in        | float    |
| v3       | in        | float*   |
| v4       | in        | float*   |
| v5       | in        | float*   |
| v6       | inout     | float*   |
| v7       | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+------------------------------+
| Argument | HW Interface | HW Type   | HW Info                      |
+----------+--------------+-----------+------------------------------+
| v0       | s_axi_ctrl   | register  | name=v0 offset=0x10 range=32 |
| v1       | s_axi_ctrl   | register  | name=v1 offset=0x18 range=32 |
| v2       | s_axi_ctrl   | register  | name=v2 offset=0x20 range=32 |
| v3       | v3_0_0_PORTA | interface |                              |
| v3       | v3_0_1_PORTA | interface |                              |
| v3       | v3_1_0_PORTA | interface |                              |
| v3       | v3_1_1_PORTA | interface |                              |
| v4       | v4_0_0_PORTA | interface |                              |
| v4       | v4_0_1_PORTA | interface |                              |
| v4       | v4_1_0_PORTA | interface |                              |
| v4       | v4_1_1_PORTA | interface |                              |
| v5       | v5_0_0_PORTA | interface |                              |
| v5       | v5_0_1_PORTA | interface |                              |
| v5       | v5_1_0_PORTA | interface |                              |
| v5       | v5_1_1_PORTA | interface |                              |
| v6       | v6_0_0_PORTA | interface |                              |
| v6       | v6_0_0_PORTB | interface |                              |
| v6       | v6_0_1_PORTA | interface |                              |
| v6       | v6_0_1_PORTB | interface |                              |
| v6       | v6_1_0_PORTA | interface |                              |
| v6       | v6_1_0_PORTB | interface |                              |
| v6       | v6_1_1_PORTA | interface |                              |
| v6       | v6_1_1_PORTB | interface |                              |
| v7       | v7_0_0_PORTA | interface |                              |
| v7       | v7_0_0_PORTB | interface |                              |
| v7       | v7_0_1_PORTA | interface |                              |
| v7       | v7_0_1_PORTB | interface |                              |
| v7       | v7_1_0_PORTA | interface |                              |
| v7       | v7_1_0_PORTB | interface |                              |
| v7       | v7_1_1_PORTA | interface |                              |
| v7       | v7_1_1_PORTB | interface |                              |
+----------+--------------+-----------+------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------------+-----+--------+-------------+------+-----------+---------+
| Name                                                                     | DSP | Pragma | Variable    | Op   | Impl      | Latency |
+--------------------------------------------------------------------------+-----+--------+-------------+------+-----------+---------+
| + test_2mm                                                               | 60  |        |             |      |           |         |
|  + test_2mm_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_64_2                     | 1   |        |             |      |           |         |
|    add_ln63_1_fu_144_p2                                                  |     |        | add_ln63_1  | add  | fabric    | 0       |
|    add_ln63_fu_156_p2                                                    |     |        | add_ln63    | add  | fabric    | 0       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U1                                      | 1   |        | mul_ln66    | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U1                                      | 1   |        | add_ln66    | add  | dsp_slice | 3       |
|    add_ln64_fu_188_p2                                                    |     |        | add_ln64    | add  | fabric    | 0       |
|  + test_2mm_Pipeline_VITIS_LOOP_123_6_VITIS_LOOP_124_7                   | 1   |        |             |      |           |         |
|    add_ln123_1_fu_168_p2                                                 |     |        | add_ln123_1 | add  | fabric    | 0       |
|    add_ln123_fu_180_p2                                                   |     |        | add_ln123   | add  | fabric    | 0       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U30                                     | 1   |        | mul_ln126   | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U30                                     | 1   |        | add_ln126   | add  | dsp_slice | 3       |
|    add_ln124_fu_240_p2                                                   |     |        | add_ln124   | add  | fabric    | 0       |
|  + test_2mm_Pipeline_VITIS_LOOP_72_3_VITIS_LOOP_73_4_VITIS_LOOP_74_5     | 15  |        |             |      |           |         |
|    add_ln72_1_fu_388_p2                                                  |     |        | add_ln72_1  | add  | fabric    | 0       |
|    add_ln72_fu_507_p2                                                    |     |        | add_ln72    | add  | fabric    | 0       |
|    add_ln73_fu_457_p2                                                    |     |        | add_ln73    | add  | fabric    | 0       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U25                                     | 1   |        | mul_ln78    | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U24                                     | 1   |        | empty       | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U24                                     | 1   |        | empty_13    | add  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U26                                     | 1   |        | mul_ln80    | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U25                                     | 1   |        | add_ln78    | add  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U26                                     | 1   |        | add_ln80    | add  | dsp_slice | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U20                                     | 3   |        | v16         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U21                                     | 3   |        | v20         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U22                                     | 3   |        | v25         | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U23                                     | 3   |        | v28         | fmul | maxdsp    | 3       |
|    add_ln74_fu_488_p2                                                    |     |        | add_ln74    | add  | fabric    | 0       |
|    add_ln73_1_fu_403_p2                                                  |     |        | add_ln73_1  | add  | fabric    | 0       |
|  + test_2mm_Pipeline_VITIS_LOOP_131_8_VITIS_LOOP_132_9_VITIS_LOOP_133_10 | 3   |        |             |      |           |         |
|    add_ln131_1_fu_362_p2                                                 |     |        | add_ln131_1 | add  | fabric    | 0       |
|    add_ln131_fu_410_p2                                                   |     |        | add_ln131   | add  | fabric    | 0       |
|    add_ln132_fu_447_p2                                                   |     |        | add_ln132   | add  | fabric    | 0       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U48                                     | 1   |        | mul_ln136   | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U49                                     | 1   |        | mul_ln138   | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U50                                     | 1   |        | empty       | mul  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U50                                     | 1   |        | empty_14    | add  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U48                                     | 1   |        | add_ln136   | add  | dsp_slice | 3       |
|    mac_muladd_7ns_7ns_7ns_14_4_1_U49                                     | 1   |        | add_ln138   | add  | dsp_slice | 3       |
|    add_ln133_fu_482_p2                                                   |     |        | add_ln133   | add  | fabric    | 0       |
|    add_ln132_1_fu_377_p2                                                 |     |        | add_ln132_1 | add  | fabric    | 0       |
+--------------------------------------------------------------------------+-----+--------+-------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name           | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                |           |           |      |      |        |          |      |         | Banks            |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + test_2mm     |           |           | 0    | 0    |        |          |      |         |                  |
|   ctrl_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+----------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+-------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                       | Location                   | Messages                                                                                                                         |
+----------+-------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| resource | variable=v3 core=ram_s2p_bram | 2mm.cpp:45 in test_2mm, v3 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                            | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v4 core=ram_s2p_bram | 2mm.cpp:49 in test_2mm, v4 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                            | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v5 core=ram_s2p_bram | 2mm.cpp:53 in test_2mm, v5 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                            | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v6 core=ram_s2p_bram | 2mm.cpp:57 in test_2mm, v6 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                            | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v7 core=ram_s2p_bram | 2mm.cpp:61 in test_2mm, v7 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                            | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+----------+-------------------------------+----------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------+--------------------------------+
| Type            | Options                           | Location                       |
+-----------------+-----------------------------------+--------------------------------+
| interface       | s_axilite port=return bundle=ctrl | 2mm.cpp:33 in test_2mm, return |
| interface       | s_axilite port=v0 bundle=ctrl     | 2mm.cpp:34 in test_2mm, v0     |
| interface       | s_axilite port=v1 bundle=ctrl     | 2mm.cpp:35 in test_2mm, v1     |
| interface       | s_axilite port=v2 bundle=ctrl     | 2mm.cpp:36 in test_2mm, v2     |
| interface       | bram port=v3                      | 2mm.cpp:37 in test_2mm, v3     |
| interface       | bram port=v4                      | 2mm.cpp:38 in test_2mm, v4     |
| interface       | bram port=v5                      | 2mm.cpp:39 in test_2mm, v5     |
| interface       | bram port=v6                      | 2mm.cpp:40 in test_2mm, v6     |
| interface       | bram port=v7                      | 2mm.cpp:41 in test_2mm, v7     |
| array_partition | variable=v3 cyclic factor=2 dim=1 | 2mm.cpp:43 in test_2mm, v3     |
| array_partition | variable=v3 cyclic factor=2 dim=2 | 2mm.cpp:44 in test_2mm, v3     |
| array_partition | variable=v4 cyclic factor=2 dim=1 | 2mm.cpp:47 in test_2mm, v4     |
| array_partition | variable=v4 cyclic factor=2 dim=2 | 2mm.cpp:48 in test_2mm, v4     |
| array_partition | variable=v5 cyclic factor=2 dim=1 | 2mm.cpp:51 in test_2mm, v5     |
| array_partition | variable=v5 cyclic factor=2 dim=2 | 2mm.cpp:52 in test_2mm, v5     |
| array_partition | variable=v6 cyclic factor=2 dim=1 | 2mm.cpp:55 in test_2mm, v6     |
| array_partition | variable=v6 cyclic factor=2 dim=2 | 2mm.cpp:56 in test_2mm, v6     |
| array_partition | variable=v7 cyclic factor=2 dim=1 | 2mm.cpp:59 in test_2mm, v7     |
| array_partition | variable=v7 cyclic factor=2 dim=2 | 2mm.cpp:60 in test_2mm, v7     |
| pipeline        | II=1                              | 2mm.cpp:65 in test_2mm         |
| pipeline        | II=1                              | 2mm.cpp:75 in test_2mm         |
| pipeline        | II=1                              | 2mm.cpp:125 in test_2mm        |
| pipeline        | II=1                              | 2mm.cpp:134 in test_2mm        |
+-----------------+-----------------------------------+--------------------------------+


