{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 17:11:25 2016 " "Info: Processing started: Tue Apr 12 17:11:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SincCounter_nbit -c SincCounter_nbit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SincCounter_nbit -c SincCounter_nbit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[0\] " "Info: Assuming node \"key\[0\]\" is an undefined clock" {  } { { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "key\[0\] register register T_flip_flop:\\gen_add:0:gen01:T0\|Q T_flip_flop:\\gen_add:2:gen03:T0\|Q 450.05 MHz Internal " "Info: Clock \"key\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"T_flip_flop:\\gen_add:0:gen01:T0\|Q\" and destination register \"T_flip_flop:\\gen_add:2:gen03:T0\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.853 ns + Longest register register " "Info: + Longest register to register delay is 0.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q 1 REG LCFF_X64_Y7_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.438 ns) 0.769 ns T_flip_flop:\\gen_add:2:gen03:T0\|Q~0 2 COMB LCCOMB_X64_Y7_N2 1 " "Info: 2: + IC(0.331 ns) + CELL(0.438 ns) = 0.769 ns; Loc. = LCCOMB_X64_Y7_N2; Fanout = 1; COMB Node = 'T_flip_flop:\\gen_add:2:gen03:T0\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q T_flip_flop:\gen_add:2:gen03:T0|Q~0 } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.853 ns T_flip_flop:\\gen_add:2:gen03:T0\|Q 3 REG LCFF_X64_Y7_N3 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.853 ns; Loc. = LCFF_X64_Y7_N3; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:2:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T_flip_flop:\gen_add:2:gen03:T0|Q~0 T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.522 ns ( 61.20 % ) " "Info: Total cell delay = 0.522 ns ( 61.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 38.80 % ) " "Info: Total interconnect delay = 0.331 ns ( 38.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q T_flip_flop:\gen_add:2:gen03:T0|Q~0 T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.853 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q {} T_flip_flop:\gen_add:2:gen03:T0|Q~0 {} T_flip_flop:\gen_add:2:gen03:T0|Q {} } { 0.000ns 0.331ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] destination 3.438 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[0\]\" to destination register is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.537 ns) 3.438 ns T_flip_flop:\\gen_add:2:gen03:T0\|Q 2 REG LCFF_X64_Y7_N3 10 " "Info: 2: + IC(2.039 ns) + CELL(0.537 ns) = 3.438 ns; Loc. = LCFF_X64_Y7_N3; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:2:gen03:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { key[0] T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.69 % ) " "Info: Total cell delay = 1.399 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 59.31 % ) " "Info: Total interconnect delay = 2.039 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:2:gen03:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] source 3.438 ns - Longest register " "Info: - Longest clock path from clock \"key\[0\]\" to source register is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.537 ns) 3.438 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q 2 REG LCFF_X64_Y7_N25 10 " "Info: 2: + IC(2.039 ns) + CELL(0.537 ns) = 3.438 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.69 % ) " "Info: Total cell delay = 1.399 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 59.31 % ) " "Info: Total interconnect delay = 2.039 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:2:gen03:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q T_flip_flop:\gen_add:2:gen03:T0|Q~0 T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.853 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q {} T_flip_flop:\gen_add:2:gen03:T0|Q~0 {} T_flip_flop:\gen_add:2:gen03:T0|Q {} } { 0.000ns 0.331ns 0.000ns } { 0.000ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:2:gen03:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_flip_flop:\gen_add:2:gen03:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { T_flip_flop:\gen_add:2:gen03:T0|Q {} } {  } {  } "" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "T_flip_flop:\\gen_add:1:gen02:T0\|Q sw\[1\] key\[0\] -0.633 ns register " "Info: tsu for register \"T_flip_flop:\\gen_add:1:gen02:T0\|Q\" (data pin = \"sw\[1\]\", clock pin = \"key\[0\]\") is -0.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.841 ns + Longest pin register " "Info: + Longest pin to register delay is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.320 ns) + CELL(0.438 ns) 2.757 ns T_flip_flop:\\gen_add:1:gen02:T0\|Q~0 2 COMB LCCOMB_X64_Y7_N6 1 " "Info: 2: + IC(1.320 ns) + CELL(0.438 ns) = 2.757 ns; Loc. = LCCOMB_X64_Y7_N6; Fanout = 1; COMB Node = 'T_flip_flop:\\gen_add:1:gen02:T0\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { sw[1] T_flip_flop:\gen_add:1:gen02:T0|Q~0 } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.841 ns T_flip_flop:\\gen_add:1:gen02:T0\|Q 3 REG LCFF_X64_Y7_N7 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.841 ns; Loc. = LCFF_X64_Y7_N7; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:1:gen02:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T_flip_flop:\gen_add:1:gen02:T0|Q~0 T_flip_flop:\gen_add:1:gen02:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 53.54 % ) " "Info: Total cell delay = 1.521 ns ( 53.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.320 ns ( 46.46 % ) " "Info: Total interconnect delay = 1.320 ns ( 46.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { sw[1] T_flip_flop:\gen_add:1:gen02:T0|Q~0 T_flip_flop:\gen_add:1:gen02:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { sw[1] {} sw[1]~combout {} T_flip_flop:\gen_add:1:gen02:T0|Q~0 {} T_flip_flop:\gen_add:1:gen02:T0|Q {} } { 0.000ns 0.000ns 1.320ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] destination 3.438 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[0\]\" to destination register is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.537 ns) 3.438 ns T_flip_flop:\\gen_add:1:gen02:T0\|Q 2 REG LCFF_X64_Y7_N7 10 " "Info: 2: + IC(2.039 ns) + CELL(0.537 ns) = 3.438 ns; Loc. = LCFF_X64_Y7_N7; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:1:gen02:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { key[0] T_flip_flop:\gen_add:1:gen02:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.69 % ) " "Info: Total cell delay = 1.399 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 59.31 % ) " "Info: Total interconnect delay = 2.039 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:1:gen02:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:1:gen02:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { sw[1] T_flip_flop:\gen_add:1:gen02:T0|Q~0 T_flip_flop:\gen_add:1:gen02:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { sw[1] {} sw[1]~combout {} T_flip_flop:\gen_add:1:gen02:T0|Q~0 {} T_flip_flop:\gen_add:1:gen02:T0|Q {} } { 0.000ns 0.000ns 1.320ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:1:gen02:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:1:gen02:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[0\] hex0\[0\] T_flip_flop:\\gen_add:0:gen01:T0\|Q 10.605 ns register " "Info: tco from clock \"key\[0\]\" to destination pin \"hex0\[0\]\" through register \"T_flip_flop:\\gen_add:0:gen01:T0\|Q\" is 10.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] source 3.438 ns + Longest register " "Info: + Longest clock path from clock \"key\[0\]\" to source register is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.537 ns) 3.438 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q 2 REG LCFF_X64_Y7_N25 10 " "Info: 2: + IC(2.039 ns) + CELL(0.537 ns) = 3.438 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.69 % ) " "Info: Total cell delay = 1.399 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 59.31 % ) " "Info: Total interconnect delay = 2.039 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.917 ns + Longest register pin " "Info: + Longest register to pin delay is 6.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q 1 REG LCFF_X64_Y7_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.276 ns) + CELL(0.438 ns) 2.714 ns decoder_7seg:H0\|to_hex\[0\]~8 2 COMB LCCOMB_X31_Y7_N24 1 " "Info: 2: + IC(2.276 ns) + CELL(0.438 ns) = 2.714 ns; Loc. = LCCOMB_X31_Y7_N24; Fanout = 1; COMB Node = 'decoder_7seg:H0\|to_hex\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.714 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q decoder_7seg:H0|to_hex[0]~8 } "NODE_NAME" } } { "decoder_7seg.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/decoder_7seg.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(2.798 ns) 6.917 ns hex0\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(1.405 ns) + CELL(2.798 ns) = 6.917 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'hex0\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.203 ns" { decoder_7seg:H0|to_hex[0]~8 hex0[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 46.78 % ) " "Info: Total cell delay = 3.236 ns ( 46.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.681 ns ( 53.22 % ) " "Info: Total interconnect delay = 3.681 ns ( 53.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q decoder_7seg:H0|to_hex[0]~8 hex0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.917 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q {} decoder_7seg:H0|to_hex[0]~8 {} hex0[0] {} } { 0.000ns 2.276ns 1.405ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q decoder_7seg:H0|to_hex[0]~8 hex0[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.917 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q {} decoder_7seg:H0|to_hex[0]~8 {} hex0[0] {} } { 0.000ns 2.276ns 1.405ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "T_flip_flop:\\gen_add:0:gen01:T0\|Q sw\[1\] key\[0\] 1.166 ns register " "Info: th for register \"T_flip_flop:\\gen_add:0:gen01:T0\|Q\" (data pin = \"sw\[1\]\", clock pin = \"key\[0\]\") is 1.166 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[0\] destination 3.438 ns + Longest register " "Info: + Longest clock path from clock \"key\[0\]\" to destination register is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns key\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'key\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.537 ns) 3.438 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q 2 REG LCFF_X64_Y7_N25 10 " "Info: 2: + IC(2.039 ns) + CELL(0.537 ns) = 3.438 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.576 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.69 % ) " "Info: Total cell delay = 1.399 ns ( 40.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.039 ns ( 59.31 % ) " "Info: Total interconnect delay = 2.039 ns ( 59.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.538 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sw\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'sw\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[1] } "NODE_NAME" } } { "SincCounter_nbit.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/SincCounter_nbit.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.150 ns) 2.454 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q~0 2 COMB LCCOMB_X64_Y7_N24 1 " "Info: 2: + IC(1.305 ns) + CELL(0.150 ns) = 2.454 ns; Loc. = LCCOMB_X64_Y7_N24; Fanout = 1; COMB Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { sw[1] T_flip_flop:\gen_add:0:gen01:T0|Q~0 } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.538 ns T_flip_flop:\\gen_add:0:gen01:T0\|Q 3 REG LCFF_X64_Y7_N25 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.538 ns; Loc. = LCFF_X64_Y7_N25; Fanout = 10; REG Node = 'T_flip_flop:\\gen_add:0:gen01:T0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { T_flip_flop:\gen_add:0:gen01:T0|Q~0 T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "T_flip_flop.vhd" "" { Text "D:/Documenti/Politecnico/Laboratori/Eln Sist Dig/Lab04/SincCounter_nbit/T_flip_flop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 48.58 % ) " "Info: Total cell delay = 1.233 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.305 ns ( 51.42 % ) " "Info: Total interconnect delay = 1.305 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { sw[1] T_flip_flop:\gen_add:0:gen01:T0|Q~0 T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.538 ns" { sw[1] {} sw[1]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q~0 {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 1.305ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { key[0] T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { key[0] {} key[0]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 2.039ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.538 ns" { sw[1] T_flip_flop:\gen_add:0:gen01:T0|Q~0 T_flip_flop:\gen_add:0:gen01:T0|Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.538 ns" { sw[1] {} sw[1]~combout {} T_flip_flop:\gen_add:0:gen01:T0|Q~0 {} T_flip_flop:\gen_add:0:gen01:T0|Q {} } { 0.000ns 0.000ns 1.305ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 17:11:25 2016 " "Info: Processing ended: Tue Apr 12 17:11:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
