Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar  5 14:14:15 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab8_KeyboardMusic_control_sets_placed.rpt
| Design       : Lab8_KeyboardMusic
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      5 |            1 |
|     10 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |              48 |           14 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |              68 |           24 |
| Yes          | No                    | Yes                    |              69 |           25 |
| Yes          | Yes                   | No                     |              30 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+---------------------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                       | RSTA             |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | ps2rx0/n_next                         | reset            |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | ps2rx0/E[0]                           |                  |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | adsr0/FSM_onehot_state_reg[4]_i_1_n_0 | reset            |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG | ps2rx0/b_next                         | reset            |                5 |             10 |
|  CLK100MHZ_IBUF_BUFG | BTNC_IBUF                             |                  |                7 |             16 |
|  CLK100MHZ_IBUF_BUFG | BTND_IBUF                             |                  |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG | BTNU_IBUF                             |                  |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG | BTNL_IBUF                             | atk_step0        |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG | BTNR_IBUF                             |                  |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                       |                  |                8 |             19 |
|  CLK100MHZ_IBUF_BUFG | adsr0/t_next                          | reset            |                8 |             32 |
|  CLK100MHZ_IBUF_BUFG | adsr0/a_next                          | reset            |               14 |             32 |
|  CLK100MHZ_IBUF_BUFG |                                       | reset            |               19 |             62 |
+----------------------+---------------------------------------+------------------+------------------+----------------+


