Classic Timing Analyzer report for Decodificador_74LS138
Wed Dec 10 21:17:09 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.712 ns   ; E[2] ; O[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 13.712 ns       ; E[2] ; O[7] ;
; N/A   ; None              ; 13.447 ns       ; E[2] ; O[0] ;
; N/A   ; None              ; 13.445 ns       ; E[2] ; O[6] ;
; N/A   ; None              ; 12.605 ns       ; E[2] ; O[2] ;
; N/A   ; None              ; 12.591 ns       ; E[3] ; O[7] ;
; N/A   ; None              ; 12.326 ns       ; E[3] ; O[0] ;
; N/A   ; None              ; 12.324 ns       ; E[3] ; O[6] ;
; N/A   ; None              ; 12.295 ns       ; A[1] ; O[7] ;
; N/A   ; None              ; 12.244 ns       ; E[1] ; O[7] ;
; N/A   ; None              ; 12.244 ns       ; E[2] ; O[1] ;
; N/A   ; None              ; 12.027 ns       ; A[1] ; O[6] ;
; N/A   ; None              ; 12.025 ns       ; A[1] ; O[0] ;
; N/A   ; None              ; 11.979 ns       ; E[1] ; O[0] ;
; N/A   ; None              ; 11.977 ns       ; E[1] ; O[6] ;
; N/A   ; None              ; 11.516 ns       ; E[2] ; O[4] ;
; N/A   ; None              ; 11.504 ns       ; E[2] ; O[3] ;
; N/A   ; None              ; 11.503 ns       ; E[2] ; O[5] ;
; N/A   ; None              ; 11.484 ns       ; E[3] ; O[2] ;
; N/A   ; None              ; 11.188 ns       ; A[1] ; O[2] ;
; N/A   ; None              ; 11.137 ns       ; E[1] ; O[2] ;
; N/A   ; None              ; 11.123 ns       ; E[3] ; O[1] ;
; N/A   ; None              ; 10.828 ns       ; A[1] ; O[1] ;
; N/A   ; None              ; 10.776 ns       ; E[1] ; O[1] ;
; N/A   ; None              ; 10.395 ns       ; E[3] ; O[4] ;
; N/A   ; None              ; 10.383 ns       ; E[3] ; O[3] ;
; N/A   ; None              ; 10.382 ns       ; E[3] ; O[5] ;
; N/A   ; None              ; 10.098 ns       ; A[1] ; O[4] ;
; N/A   ; None              ; 10.086 ns       ; A[1] ; O[5] ;
; N/A   ; None              ; 10.083 ns       ; A[1] ; O[3] ;
; N/A   ; None              ; 10.048 ns       ; E[1] ; O[4] ;
; N/A   ; None              ; 10.036 ns       ; E[1] ; O[3] ;
; N/A   ; None              ; 10.035 ns       ; E[1] ; O[5] ;
; N/A   ; None              ; 8.305 ns        ; A[2] ; O[7] ;
; N/A   ; None              ; 8.236 ns        ; A[0] ; O[7] ;
; N/A   ; None              ; 8.062 ns        ; A[2] ; O[0] ;
; N/A   ; None              ; 8.060 ns        ; A[2] ; O[6] ;
; N/A   ; None              ; 7.997 ns        ; A[0] ; O[0] ;
; N/A   ; None              ; 7.995 ns        ; A[0] ; O[6] ;
; N/A   ; None              ; 7.199 ns        ; A[2] ; O[2] ;
; N/A   ; None              ; 7.135 ns        ; A[0] ; O[2] ;
; N/A   ; None              ; 6.845 ns        ; A[2] ; O[1] ;
; N/A   ; None              ; 6.782 ns        ; A[0] ; O[1] ;
; N/A   ; None              ; 6.127 ns        ; A[2] ; O[4] ;
; N/A   ; None              ; 6.119 ns        ; A[2] ; O[3] ;
; N/A   ; None              ; 6.114 ns        ; A[2] ; O[5] ;
; N/A   ; None              ; 6.064 ns        ; A[0] ; O[4] ;
; N/A   ; None              ; 6.055 ns        ; A[0] ; O[3] ;
; N/A   ; None              ; 6.051 ns        ; A[0] ; O[5] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 10 21:17:09 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Decodificador_74LS138 -c Decodificador_74LS138 --timing_analysis_only
Info: Longest tpd from source pin "E[2]" to destination pin "O[7]" is 13.712 ns
    Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 1; PIN Node = 'E[2]'
    Info: 2: + IC(6.126 ns) + CELL(0.275 ns) = 7.251 ns; Loc. = LCCOMB_X27_Y32_N24; Fanout = 8; COMB Node = 'Equal0~0'
    Info: 3: + IC(0.304 ns) + CELL(0.275 ns) = 7.830 ns; Loc. = LCCOMB_X27_Y32_N0; Fanout = 1; COMB Node = 'O~7'
    Info: 4: + IC(3.114 ns) + CELL(2.768 ns) = 13.712 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'O[7]'
    Info: Total cell delay = 4.168 ns ( 30.40 % )
    Info: Total interconnect delay = 9.544 ns ( 69.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Wed Dec 10 21:17:09 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


