<profile>

<section name = "Vitis HLS Report for 'CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'" level="0">
<item name = "Date">Wed Sep 14 20:25:41 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 3.212 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_55_2_VITIS_LOOP_56_3">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 123, -</column>
<column name="Register">-, -, 161, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="in_r_V_U">CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_in_r_V, 1, 0, 0, 0, 64, 22, 1, 1408</column>
<column name="in_i_V_U">CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3_in_r_V, 1, 0, 0, 0, 64, 22, 1, 1408</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln55_fu_249_p2">+, 0, 0, 46, 39, 1</column>
<column name="add_ln56_fu_333_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_176">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op82_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln55_fu_244_p2">icmp, 0, 0, 20, 39, 39</column>
<column name="icmp_ln56_fu_258_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln57_fu_296_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln68_fu_328_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln12_fu_264_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="data_out_TDATA">14, 3, 64, 192</column>
<column name="data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_i_V_address0">14, 3, 6, 18</column>
<column name="in_r_V_address0">14, 3, 6, 18</column>
<column name="indvar_flatten_fu_106">9, 2, 39, 78</column>
<column name="p_Val2_1_fu_114">9, 2, 32, 64</column>
<column name="p_Val2_s_fu_110">9, 2, 32, 64</column>
<column name="t_fu_102">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln57_reg_474">1, 0, 1, 0</column>
<column name="icmp_ln68_reg_498">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_106">39, 0, 39, 0</column>
<column name="p_Result_10_reg_493">22, 0, 22, 0</column>
<column name="p_Result_9_reg_488">22, 0, 22, 0</column>
<column name="p_Val2_1_fu_114">32, 0, 32, 0</column>
<column name="p_Val2_s_fu_110">32, 0, 32, 0</column>
<column name="t_fu_102">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3, return value</column>
<column name="data_in_TVALID">in, 1, axis, data_in_V_data_V, pointer</column>
<column name="data_in_TDATA">in, 64, axis, data_in_V_data_V, pointer</column>
<column name="data_out_TREADY">in, 1, axis, data_out_V_data_V, pointer</column>
<column name="data_out_TDATA">out, 64, axis, data_out_V_data_V, pointer</column>
<column name="bound">in, 39, ap_none, bound, scalar</column>
<column name="data_out_TVALID">out, 1, axis, data_out_V_dest_V, pointer</column>
<column name="data_out_TDEST">out, 1, axis, data_out_V_dest_V, pointer</column>
<column name="data_out_TKEEP">out, 8, axis, data_out_V_keep_V, pointer</column>
<column name="data_out_TSTRB">out, 8, axis, data_out_V_strb_V, pointer</column>
<column name="data_out_TUSER">out, 1, axis, data_out_V_user_V, pointer</column>
<column name="data_out_TLAST">out, 1, axis, data_out_V_last_V, pointer</column>
<column name="data_out_TID">out, 1, axis, data_out_V_id_V, pointer</column>
<column name="data_in_TREADY">out, 1, axis, data_in_V_dest_V, pointer</column>
<column name="data_in_TDEST">in, 1, axis, data_in_V_dest_V, pointer</column>
<column name="data_in_TKEEP">in, 8, axis, data_in_V_keep_V, pointer</column>
<column name="data_in_TSTRB">in, 8, axis, data_in_V_strb_V, pointer</column>
<column name="data_in_TUSER">in, 1, axis, data_in_V_user_V, pointer</column>
<column name="data_in_TLAST">in, 1, axis, data_in_V_last_V, pointer</column>
<column name="data_in_TID">in, 1, axis, data_in_V_id_V, pointer</column>
<column name="sub50">in, 32, ap_none, sub50, scalar</column>
</table>
</item>
</section>
</profile>
