[03/07 11:45:44      0] 
[03/07 11:45:44      0] Cadence Innovus(TM) Implementation System.
[03/07 11:45:44      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/07 11:45:44      0] 
[03/07 11:45:44      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/07 11:45:44      0] Options:	
[03/07 11:45:44      0] Date:		Fri Mar  7 11:45:44 2025
[03/07 11:45:44      0] Host:		ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/07 11:45:44      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/07 11:45:44      0] 
[03/07 11:45:44      0] License:
[03/07 11:45:44      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/07 11:45:44      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/07 11:45:45      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/07 11:45:45      0] 
[03/07 11:45:45      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/07 11:45:45      0] 
[03/07 11:45:45      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/07 11:45:45      0] 
[03/07 11:45:53      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/07 11:45:53      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/07 11:45:53      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/07 11:45:53      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/07 11:45:53      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/07 11:45:53      7] @(#)CDS: CPE v15.23-s045
[03/07 11:45:53      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/07 11:45:53      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/07 11:45:53      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/07 11:45:53      7] @(#)CDS: RCDB 11.7
[03/07 11:45:53      7] --- Running on ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/07 11:45:53      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G.

[03/07 11:45:53      7] 
[03/07 11:45:53      7] **INFO:  MMMC transition support version v31-84 
[03/07 11:45:53      7] 
[03/07 11:45:53      7] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/07 11:45:53      7] <CMD> suppressMessage ENCEXT-2799
[03/07 11:45:54      7] <CMD> getDrawView
[03/07 11:45:54      7] <CMD> loadWorkspace -name Physical
[03/07 11:45:54      7] <CMD> win
[03/07 11:45:59      8] <CMD> set init_pwr_net VDD
[03/07 11:45:59      8] <CMD> set init_gnd_net VSS
[03/07 11:45:59      8] <CMD> set init_verilog ./netlist/fullchip.v
[03/07 11:45:59      8] <CMD> set init_design_netlisttype Verilog
[03/07 11:45:59      8] <CMD> set init_design_settop 1
[03/07 11:45:59      8] <CMD> set init_top_cell fullchip
[03/07 11:45:59      8] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/07 11:45:59      8] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/07 11:45:59      8] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/07 11:45:59      8] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/07 11:45:59      8] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/07 11:45:59      8] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/07 11:45:59      8] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/07 11:45:59      8] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/07 11:45:59      8] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/07 11:45:59      8] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/07 11:45:59      8] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/07 11:45:59      8] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/07 11:45:59      8] 
[03/07 11:45:59      8] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/07 11:45:59      8] 
[03/07 11:45:59      8] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/07 11:45:59      8] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/07 11:45:59      8] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/07 11:45:59      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/07 11:45:59      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/07 11:45:59      8] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/07 11:45:59      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/07 11:45:59      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/07 11:45:59      8] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/07 11:45:59      8] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/07 11:45:59      8] The LEF parser will ignore this statement.
[03/07 11:45:59      8] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/07 11:45:59      8] Set DBUPerIGU to M2 pitch 400.
[03/07 11:45:59      8] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/07 11:45:59      8] Type 'man IMPLF-200' for more detail.
[03/07 11:45:59      8] 
[03/07 11:45:59      8] viaInitial starts at Fri Mar  7 11:45:59 2025
viaInitial ends at Fri Mar  7 11:45:59 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/07 11:45:59      8] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/07 11:45:59      8] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/07 11:46:00      9] Read 811 cells in library 'tcbn65gpluswc' 
[03/07 11:46:00      9] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/07 11:46:01     10] Read 811 cells in library 'tcbn65gplusbc' 
[03/07 11:46:01     10] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.28min, fe_mem=467.3M) ***
[03/07 11:46:01     10] *** Begin netlist parsing (mem=467.3M) ***
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/07 11:46:01     10] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/07 11:46:01     10] To increase the message display limit, refer to the product command reference manual.
[03/07 11:46:01     10] Created 811 new cells from 2 timing libraries.
[03/07 11:46:01     10] Reading netlist ...
[03/07 11:46:01     10] Backslashed names will retain backslash and a trailing blank character.
[03/07 11:46:01     11] Reading verilog netlist './netlist/fullchip.v'
[03/07 11:46:01     11] 
[03/07 11:46:01     11] *** Memory Usage v#1 (Current mem = 485.309M, initial mem = 152.258M) ***
[03/07 11:46:01     11] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=485.3M) ***
[03/07 11:46:01     11] Set top cell to fullchip.
[03/07 11:46:02     11] Hooked 1622 DB cells to tlib cells.
[03/07 11:46:02     11] Starting recursive module instantiation check.
[03/07 11:46:02     11] No recursion found.
[03/07 11:46:02     11] Building hierarchical netlist for Cell fullchip ...
[03/07 11:46:02     11] *** Netlist is unique.
[03/07 11:46:02     11] ** info: there are 1832 modules.
[03/07 11:46:02     11] ** info: there are 28593 stdCell insts.
[03/07 11:46:02     11] 
[03/07 11:46:02     11] *** Memory Usage v#1 (Current mem = 556.891M, initial mem = 152.258M) ***
[03/07 11:46:02     11] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/07 11:46:02     11] Type 'man IMPFP-3961' for more detail.
[03/07 11:46:02     11] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/07 11:46:02     11] Type 'man IMPFP-3961' for more detail.
[03/07 11:46:02     11] Set Default Net Delay as 1000 ps.
[03/07 11:46:02     11] Set Default Net Load as 0.5 pF. 
[03/07 11:46:02     11] Set Default Input Pin Transition as 0.1 ps.
[03/07 11:46:02     11] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/07 11:46:02     11] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/07 11:46:02     11] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/07 11:46:02     11] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/07 11:46:02     11] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/07 11:46:02     11] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/07 11:46:02     11] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/07 11:46:02     11] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/07 11:46:02     11] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/07 11:46:02     11] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/07 11:46:02     11] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/07 11:46:02     11] Importing multi-corner RC tables ... 
[03/07 11:46:02     11] Summary of Active RC-Corners : 
[03/07 11:46:02     11]  
[03/07 11:46:02     11]  Analysis View: WC_VIEW
[03/07 11:46:02     11]     RC-Corner Name        : Cmax
[03/07 11:46:02     11]     RC-Corner Index       : 0
[03/07 11:46:02     11]     RC-Corner Temperature : 125 Celsius
[03/07 11:46:02     11]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/07 11:46:02     11]     RC-Corner PreRoute Res Factor         : 1
[03/07 11:46:02     11]     RC-Corner PreRoute Cap Factor         : 1
[03/07 11:46:02     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/07 11:46:02     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/07 11:46:02     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/07 11:46:02     11]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/07 11:46:02     11]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/07 11:46:02     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/07 11:46:02     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/07 11:46:02     11]  
[03/07 11:46:02     11]  Analysis View: BC_VIEW
[03/07 11:46:02     11]     RC-Corner Name        : Cmin
[03/07 11:46:02     11]     RC-Corner Index       : 1
[03/07 11:46:02     11]     RC-Corner Temperature : -40 Celsius
[03/07 11:46:02     11]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/07 11:46:02     11]     RC-Corner PreRoute Res Factor         : 1
[03/07 11:46:02     11]     RC-Corner PreRoute Cap Factor         : 1
[03/07 11:46:02     11]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/07 11:46:02     11]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/07 11:46:02     11]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/07 11:46:02     11]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/07 11:46:02     11]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/07 11:46:02     11]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/07 11:46:02     11]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/07 11:46:02     11] *Info: initialize multi-corner CTS.
[03/07 11:46:02     12] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/07 11:46:02     12] Current (total cpu=0:00:12.1, real=0:00:18.0, peak res=307.2M, current mem=678.1M)
[03/07 11:46:02     12] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[159]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[158]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[157]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[156]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[155]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[154]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[153]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[152]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[151]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[150]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[149]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[148]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[147]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[146]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[145]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[144]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[143]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[142]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[141]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] **ERROR: (TCLCMD-979):	Cannot apply the 'set_input_delay' command to port 'out[140]' because it is an invalid port for this command. Fix the timing constraint command so that it is applied to the correct type of port. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] Message <TCLCMD-979> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this. (File ./constraints/fullchip.sdc, Line 9).
[03/07 11:46:02     12] 
[03/07 11:46:02     12] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 Warnings and 20 Errors.
[03/07 11:46:02     12] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=322.4M, current mem=695.3M)
[03/07 11:46:02     12] Current (total cpu=0:00:12.1, real=0:00:18.0, peak res=322.4M, current mem=695.3M)
[03/07 11:46:03     12] Summary for sequential cells idenfication: 
[03/07 11:46:03     12] Identified SBFF number: 199
[03/07 11:46:03     12] Identified MBFF number: 0
[03/07 11:46:03     12] Not identified SBFF number: 0
[03/07 11:46:03     12] Not identified MBFF number: 0
[03/07 11:46:03     12] Number of sequential cells which are not FFs: 104
[03/07 11:46:03     12] 
[03/07 11:46:03     12] Total number of combinational cells: 492
[03/07 11:46:03     12] Total number of sequential cells: 303
[03/07 11:46:03     12] Total number of tristate cells: 11
[03/07 11:46:03     12] Total number of level shifter cells: 0
[03/07 11:46:03     12] Total number of power gating cells: 0
[03/07 11:46:03     12] Total number of isolation cells: 0
[03/07 11:46:03     12] Total number of power switch cells: 0
[03/07 11:46:03     12] Total number of pulse generator cells: 0
[03/07 11:46:03     12] Total number of always on buffers: 0
[03/07 11:46:03     12] Total number of retention cells: 0
[03/07 11:46:03     12] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/07 11:46:03     12] Total number of usable buffers: 18
[03/07 11:46:03     12] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/07 11:46:03     12] Total number of unusable buffers: 9
[03/07 11:46:03     12] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/07 11:46:03     12] Total number of usable inverters: 18
[03/07 11:46:03     12] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/07 11:46:03     12] Total number of unusable inverters: 9
[03/07 11:46:03     12] List of identified usable delay cells:
[03/07 11:46:03     12] Total number of identified usable delay cells: 0
[03/07 11:46:03     12] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/07 11:46:03     12] Total number of identified unusable delay cells: 9
[03/07 11:46:03     12] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/07 11:46:03     12] 
[03/07 11:46:03     12] *** Summary of all messages that are not suppressed in this session:
[03/07 11:46:03     12] Severity  ID               Count  Summary                                  
[03/07 11:46:03     12] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/07 11:46:03     12] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/07 11:46:03     12] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/07 11:46:03     12] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/07 11:46:03     12] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/07 11:46:03     12] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/07 11:46:03     12] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/07 11:46:03     12] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/07 11:46:03     12] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/07 11:46:03     12] *** Message Summary: 1633 warning(s), 2 error(s)
[03/07 11:46:03     12] 
[03/07 11:46:03     12] <CMD> set_interactive_constraint_modes {CON}
[03/07 11:46:03     12] <CMD> setDesignMode -process 65
[03/07 11:46:03     12] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/07 11:46:03     12] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/07 11:46:03     12] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/07 11:46:03     12] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/07 11:46:03     12] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/07 11:46:03     12] Updating process node dependent CCOpt properties for the 65nm process node.
[03/07 11:46:07     12] <CMD> floorPlan -site core -r 1 0.50 10 10 10 10
[03/07 11:46:07     12] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/07 11:46:07     12] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/07 11:46:07     12] 28593 new pwr-pin connections were made to global net 'VDD'.
[03/07 11:46:07     12] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/07 11:46:07     12] 28593 new gnd-pin connections were made to global net 'VSS'.
[03/07 11:46:07     12] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/07 11:46:07     12] 
[03/07 11:46:07     12] Ring generation is complete; vias are now being generated.
[03/07 11:46:07     12] The power planner created 8 wires.
[03/07 11:46:07     12] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 848.2M) ***
[03/07 11:46:07     12] <CMD> setAddStripeMode -break_at block_ring
[03/07 11:46:07     12] Stripe will break at block ring.
[03/07 11:46:07     12] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 19 -start_from left -start 20 -stop 535
[03/07 11:46:07     12] 
[03/07 11:46:07     12] Starting stripe generation ...
[03/07 11:46:07     12] Non-Default setAddStripeOption Settings :
[03/07 11:46:07     12]   NONE
[03/07 11:46:07     12] Stripe generation is complete; vias are now being generated.
[03/07 11:46:07     12] The power planner created 38 wires.
[03/07 11:46:07     12] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 849.2M) ***
[03/07 11:46:07     12] <CMD> sroute
[03/07 11:46:07     13] *** Begin SPECIAL ROUTE on Fri Mar  7 11:46:07 2025 ***
[03/07 11:46:07     13] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/zhbian/1D-Vector-based-NPU/SingleCore_withoutSFP
[03/07 11:46:07     13] SPECIAL ROUTE ran on machine: ieng6-ece-13.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/07 11:46:07     13] 
[03/07 11:46:07     13] Begin option processing ...
[03/07 11:46:07     13] srouteConnectPowerBump set to false
[03/07 11:46:07     13] routeSpecial set to true
[03/07 11:46:07     13] srouteConnectConverterPin set to false
[03/07 11:46:07     13] srouteFollowCorePinEnd set to 3
[03/07 11:46:07     13] srouteJogControl set to "preferWithChanges differentLayer"
[03/07 11:46:07     13] sroutePadPinAllPorts set to true
[03/07 11:46:07     13] sroutePreserveExistingRoutes set to true
[03/07 11:46:07     13] srouteRoutePowerBarPortOnBothDir set to true
[03/07 11:46:07     13] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1542.00 megs.
[03/07 11:46:07     13] 
[03/07 11:46:07     13] Reading DB technology information...
[03/07 11:46:07     13] Finished reading DB technology information.
[03/07 11:46:07     13] Reading floorplan and netlist information...
[03/07 11:46:07     13] Finished reading floorplan and netlist information.
[03/07 11:46:07     13] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/07 11:46:07     13] Read in 846 macros, 116 used
[03/07 11:46:07     13] Read in 116 components
[03/07 11:46:07     13]   116 core components: 116 unplaced, 0 placed, 0 fixed
[03/07 11:46:07     13] Read in 243 logical pins
[03/07 11:46:07     13] Read in 243 nets
[03/07 11:46:07     13] Read in 2 special nets, 2 routed
[03/07 11:46:07     13] Read in 232 terminals
[03/07 11:46:07     13] Begin power routing ...
[03/07 11:46:07     13] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/07 11:46:07     13] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/07 11:46:07     13] Type 'man IMPSR-1256' for more detail.
[03/07 11:46:07     13] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/07 11:46:07     13] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/07 11:46:07     13] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/07 11:46:07     13] Type 'man IMPSR-1256' for more detail.
[03/07 11:46:07     13] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/07 11:46:07     13] CPU time for FollowPin 0 seconds
[03/07 11:46:07     13] CPU time for FollowPin 0 seconds
[03/07 11:46:07     13]   Number of IO ports routed: 0
[03/07 11:46:07     13]   Number of Block ports routed: 0
[03/07 11:46:07     13]   Number of Stripe ports routed: 0
[03/07 11:46:07     13]   Number of Core ports routed: 592
[03/07 11:46:07     13]   Number of Pad ports routed: 0
[03/07 11:46:07     13]   Number of Power Bump ports routed: 0
[03/07 11:46:07     13]   Number of Followpin connections: 296
[03/07 11:46:07     13] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1564.00 megs.
[03/07 11:46:07     13] 
[03/07 11:46:07     13] 
[03/07 11:46:07     13] 
[03/07 11:46:07     13]  Begin updating DB with routing results ...
[03/07 11:46:07     13]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/07 11:46:07     13] Pin and blockage extraction finished
[03/07 11:46:07     13] 
[03/07 11:46:07     13] 
sroute post-processing starts at Fri Mar  7 11:46:07 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/07 11:46:08     13] sroute post-processing ends at Fri Mar  7 11:46:08 2025

sroute post-processing starts at Fri Mar  7 11:46:08 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/07 11:46:08     13] sroute post-processing ends at Fri Mar  7 11:46:08 2025
sroute: Total CPU time used = 0:0:0
[03/07 11:46:08     13] sroute: Total Real time used = 0:0:1
[03/07 11:46:08     13] sroute: Total Memory used = 21.30 megs
[03/07 11:46:08     13] sroute: Total Peak Memory used = 870.53 megs
[03/07 11:47:19     24] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/07 11:57:06    112] <CMD> set ptngSprNoRefreshPins 1
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[0]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[1]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[2]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[3]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[4]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[5]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[6]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[7]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[8]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[9]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[10]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[11]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[12]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[13]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[14]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[15]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[16]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[17]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[18]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[19]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[20]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[21]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[22]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[23]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[24]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[25]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[26]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[27]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[28]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[29]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[30]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[31]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[32]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[33]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[34]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[35]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[36]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[37]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[38]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[39]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[40]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[41]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[42]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[43]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[44]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[45]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[46]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[47]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[48]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[49]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[50]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[51]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[52]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[53]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[54]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[55]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[56]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[57]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[58]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[59]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[60]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[61]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[62]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {mem_in[63]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin clk -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[0]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[1]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[2]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[3]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[4]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[5]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[6]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[7]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[8]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[9]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[10]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[11]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[12]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[13]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[14]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[15]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin {inst[16]} -status unplaced -silent
[03/07 11:57:06    112] <CMD> setPtnPinStatus -cell fullchip -pin reset -status unplaced -silent
[03/07 11:57:06    112] <CMD> set ptngSprNoRefreshPins 0
[03/07 11:57:06    112] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/07 11:57:35    116] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 11:57:35    116] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.8 -start 0.0 25.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
[03/07 11:57:35    116] Successfully spread [83] pins.
[03/07 11:57:35    116] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 11:57:47    118] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 11:57:47    118] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.8 -start 0.0 50.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
[03/07 11:57:47    118] Successfully spread [83] pins.
[03/07 11:57:47    118] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:13:29    254] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:13:29    254] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 1 -start 0.0 50.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
[03/07 12:13:29    254] Successfully spread [83] pins.
[03/07 12:13:29    254] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:16:10    276] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:16:10    276] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 1.0 -start 0.0 50.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
[03/07 12:16:10    276] Successfully spread [83] pins.
[03/07 12:16:10    276] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:16:13    276] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:16:13    276] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 2 -start 0.0 50.0 -pin {{mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} reset}
[03/07 12:16:13    276] Successfully spread [83] pins.
[03/07 12:16:13    276] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:17:15    285] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:17:15    285] <CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 1 -spreadType start -spacing 2.0 -start 555.0 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/07 12:17:15    285] Successfully spread [160] pins.
[03/07 12:17:15    285] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:17:28    286] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:17:28    286] <CMD> editPin -pinWidth 0.1 -pinDepth 0.8 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 554.0 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/07 12:17:28    286] Successfully spread [160] pins.
[03/07 12:17:28    286] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:17:39    288] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:17:39    288] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 554.0 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/07 12:17:39    288] Successfully spread [160] pins.
[03/07 12:17:39    288] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:17:41    289] <CMD> setPinAssignMode -pinEditInBatch true
[03/07 12:17:41    289] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Right -layer 3 -spreadType start -spacing 2.0 -start 554.0 50.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/07 12:17:41    289] Successfully spread [160] pins.
[03/07 12:17:41    289] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:17:41    289] <CMD> setPinAssignMode -pinEditInBatch false
[03/07 12:18:32    296] <CMD> checkPinAssignment
[03/07 12:18:32    296] Checking pins of top cell fullchip ... completed
[03/07 12:18:32    296] 
[03/07 12:18:32    296] ===========================================================================================================================
[03/07 12:18:32    296]                                                 checkPinAssignment Summary
[03/07 12:18:32    296] ===========================================================================================================================
[03/07 12:18:32    296] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/07 12:18:32    296] ===========================================================================================================================
[03/07 12:18:32    296] fullchip    |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/07 12:18:32    296] ===========================================================================================================================
[03/07 12:18:32    296] TOTAL       |     0 |    243 |    243 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/07 12:18:32    296] ===========================================================================================================================
[03/07 12:18:32    296] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 909.5M).
[03/07 12:18:41    297] <CMD> setMaxRouteLayer 4
[03/07 12:18:41    297] <CMD> saveDesign floorplan.enc
[03/07 12:18:41    297] Writing Netlist "floorplan.enc.dat/fullchip.v.gz" ...
[03/07 12:18:41    297] Saving AAE Data ...
[03/07 12:18:41    297] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[03/07 12:18:41    297] Saving mode setting ...
[03/07 12:18:41    297] Saving global file ...
[03/07 12:18:41    297] Saving floorplan file ...
[03/07 12:18:41    297] Saving Drc markers ...
[03/07 12:18:41    297] ... No Drc file written since there is no markers found.
[03/07 12:18:41    297] Saving placement file ...
[03/07 12:18:41    297] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=909.5M) ***
[03/07 12:18:41    297] Saving route file ...
[03/07 12:18:41    297] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=909.5M) ***
[03/07 12:18:41    297] Saving DEF file ...
[03/07 12:18:42    297] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/07 12:18:42    297] 
[03/07 12:18:42    297] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/07 12:18:42    297] 
[03/07 12:18:42    297] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/07 12:18:43    299] Generated self-contained design floorplan.enc.dat
[03/07 12:18:43    299] 
[03/07 12:18:43    299] *** Summary of all messages that are not suppressed in this session:
[03/07 12:18:43    299] Severity  ID               Count  Summary                                  
[03/07 12:18:43    299] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/07 12:18:43    299] ERROR     IMPOAX-142           2  %s                                       
[03/07 12:18:43    299] *** Message Summary: 0 warning(s), 3 error(s)
[03/07 12:18:43    299] 
[03/07 12:18:43    299] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/07 12:18:43    299] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/07 12:18:43    299] <CMD> place_opt_design
[03/07 12:18:43    299] *** Starting GigaPlace ***
[03/07 12:18:43    299] **INFO: user set placement options
[03/07 12:18:43    299] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/07 12:18:43    299] **INFO: user set opt options
[03/07 12:18:43    299] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/07 12:18:43    299] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/07 12:18:43    299] **INFO: Enable pre-place timing setting for timing analysis
[03/07 12:18:43    299] Set Using Default Delay Limit as 101.
[03/07 12:18:43    299] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/07 12:18:43    299] Set Default Net Delay as 0 ps.
[03/07 12:18:43    299] Set Default Net Load as 0 pF. 
[03/07 12:18:43    299] **INFO: Analyzing IO path groups for slack adjustment
[03/07 12:18:44    300] Effort level <high> specified for reg2reg_tmp.27418 path_group
[03/07 12:18:44    300] #################################################################################
[03/07 12:18:44    300] # Design Stage: PreRoute
[03/07 12:18:44    300] # Design Name: fullchip
[03/07 12:18:44    300] # Design Mode: 65nm
[03/07 12:18:44    300] # Analysis Mode: MMMC Non-OCV 
[03/07 12:18:44    300] # Parasitics Mode: No SPEF/RCDB
[03/07 12:18:44    300] # Signoff Settings: SI Off 
[03/07 12:18:44    300] #################################################################################
[03/07 12:18:44    300] Calculate delays in BcWc mode...
[03/07 12:18:44    300] Topological Sorting (CPU = 0:00:00.0, MEM = 936.2M, InitMEM = 931.9M)
[03/07 12:18:48    304] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:18:48    304] End delay calculation. (MEM=1125.93 CPU=0:00:02.7 REAL=0:00:03.0)
[03/07 12:18:48    304] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1125.9M) ***
[03/07 12:18:49    305] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:06.3) (Real : 0:00:06.0) (mem : 1125.9M)
[03/07 12:18:49    305] *** Start deleteBufferTree ***
[03/07 12:18:50    305] *info: Marking 0 level shifter instances dont touch
[03/07 12:18:50    305] *info: Marking 0 always on instances dont touch
[03/07 12:18:50    305] Info: Detect buffers to remove automatically.
[03/07 12:18:50    305] Analyzing netlist ...
[03/07 12:18:50    305] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/07 12:18:50    306] Updating netlist
[03/07 12:18:50    306] 
[03/07 12:18:50    306] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 249 instances (buffers/inverters) removed
[03/07 12:18:50    306] *       :      2 instances of type 'INVD4' removed
[03/07 12:18:50    306] *       :      3 instances of type 'INVD1' removed
[03/07 12:18:50    306] *       :     15 instances of type 'INVD0' removed
[03/07 12:18:50    306] *       :      1 instance  of type 'CKND3' removed
[03/07 12:18:50    306] *       :      2 instances of type 'CKND2' removed
[03/07 12:18:50    306] *       :     73 instances of type 'CKBD4' removed
[03/07 12:18:50    306] *       :      2 instances of type 'CKBD3' removed
[03/07 12:18:50    306] *       :     18 instances of type 'CKBD2' removed
[03/07 12:18:50    306] *       :     27 instances of type 'CKBD1' removed
[03/07 12:18:50    306] *       :      4 instances of type 'BUFFD3' removed
[03/07 12:18:50    306] *       :     96 instances of type 'BUFFD2' removed
[03/07 12:18:50    306] *       :      6 instances of type 'BUFFD1' removed
[03/07 12:18:50    306] *** Finish deleteBufferTree (0:00:00.5) ***
[03/07 12:18:50    306] **INFO: Disable pre-place timing setting for timing analysis
[03/07 12:18:50    306] Set Using Default Delay Limit as 1000.
[03/07 12:18:50    306] Set Default Net Delay as 1000 ps.
[03/07 12:18:50    306] Set Default Net Load as 0.5 pF. 
[03/07 12:18:50    306] Deleted 0 physical inst  (cell - / prefix -).
[03/07 12:18:50    306] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/07 12:18:50    306] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/07 12:18:50    306] Define the scan chains before using this option.
[03/07 12:18:50    306] Type 'man IMPSP-9042' for more detail.
[03/07 12:18:50    306] #spOpts: N=65 
[03/07 12:18:50    306] #std cell=28344 (0 fixed + 28344 movable) #block=0 (0 floating + 0 preplaced)
[03/07 12:18:50    306] #ioInst=0 #net=30727 #term=112296 #term/net=3.65, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=243
[03/07 12:18:50    306] stdCell: 28344 single + 0 double + 0 multi
[03/07 12:18:50    306] Total standard cell length = 78.4434 (mm), area = 0.1412 (mm^2)
[03/07 12:18:50    306] Core basic site is core
[03/07 12:18:50    306] Estimated cell power/ground rail width = 0.365 um
[03/07 12:18:50    306] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:18:50    306] Apply auto density screen in pre-place stage.
[03/07 12:18:50    306] Auto density screen increases utilization from 0.498 to 0.499
[03/07 12:18:50    306] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1111.4M
[03/07 12:18:50    306] Average module density = 0.499.
[03/07 12:18:50    306] Density for the design = 0.499.
[03/07 12:18:50    306]        = stdcell_area 392217 sites (141198 um^2) / alloc_area 785910 sites (282928 um^2).
[03/07 12:18:50    306] Pin Density = 0.1426.
[03/07 12:18:50    306]             = total # of pins 112296 / total area 787650.
[03/07 12:18:50    306] Initial padding reaches pin density 0.393 for top
[03/07 12:18:50    306] Initial padding increases density from 0.499 to 0.607 for top
[03/07 12:18:50    306] *Internal placement parameters: * | 15 | 0x000555
[03/07 12:18:54    310] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:18:54    310] End delay calculation. (MEM=1142.85 CPU=0:00:02.7 REAL=0:00:02.0)
[03/07 12:18:55    311] Clock gating cells determined by native netlist tracing.
[03/07 12:18:56    311] Iteration  1: Total net bbox = 9.122e+04 (9.12e+04 0.00e+00)
[03/07 12:18:56    311]               Est.  stn bbox = 1.436e+05 (1.44e+05 0.00e+00)
[03/07 12:18:56    311]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1142.8M
[03/07 12:18:56    312] Iteration  2: Total net bbox = 1.802e+05 (9.12e+04 8.90e+04)
[03/07 12:18:56    312]               Est.  stn bbox = 2.918e+05 (1.44e+05 1.48e+05)
[03/07 12:18:56    312]               cpu = 0:00:00.7 real = 0:00:00.0 mem = 1142.8M
[03/07 12:18:58    314] Iteration  3: Total net bbox = 1.758e+05 (1.21e+05 5.51e+04)
[03/07 12:18:58    314]               Est.  stn bbox = 2.880e+05 (1.92e+05 9.64e+04)
[03/07 12:18:58    314]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1142.8M
[03/07 12:19:00    316] Iteration  4: Total net bbox = 2.247e+05 (1.17e+05 1.07e+05)
[03/07 12:19:00    316]               Est.  stn bbox = 3.694e+05 (1.92e+05 1.77e+05)
[03/07 12:19:00    316]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1142.8M
[03/07 12:19:12    328] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:19:12    328] End delay calculation. (MEM=1161.93 CPU=0:00:02.7 REAL=0:00:03.0)
[03/07 12:19:13    329] nrCritNet: 1.72% ( 528 / 30727 ) cutoffSlk: -900.1ps stdDelay: 14.2ps
[03/07 12:19:14    329] Iteration  5: Total net bbox = 5.990e+05 (3.07e+05 2.92e+05)
[03/07 12:19:14    329]               Est.  stn bbox = 8.325e+05 (4.15e+05 4.17e+05)
[03/07 12:19:14    329]               cpu = 0:00:13.2 real = 0:00:14.0 mem = 1161.9M
[03/07 12:19:16    332] Iteration  6: Total net bbox = 3.846e+05 (1.70e+05 2.14e+05)
[03/07 12:19:16    332]               Est.  stn bbox = 5.873e+05 (2.67e+05 3.20e+05)
[03/07 12:19:16    332]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 1161.9M
[03/07 12:19:21    337] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:19:21    337] End delay calculation. (MEM=1161.93 CPU=0:00:02.7 REAL=0:00:03.0)
[03/07 12:19:22    338] nrCritNet: 1.72% ( 528 / 30727 ) cutoffSlk: -900.1ps stdDelay: 14.2ps
[03/07 12:19:22    338] Iteration  7: Total net bbox = 4.370e+05 (2.23e+05 2.14e+05)
[03/07 12:19:22    338]               Est.  stn bbox = 6.461e+05 (3.26e+05 3.20e+05)
[03/07 12:19:22    338]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 1161.9M
[03/07 12:19:23    339] Iteration  8: Total net bbox = 4.866e+05 (2.23e+05 2.64e+05)
[03/07 12:19:23    339]               Est.  stn bbox = 7.069e+05 (3.26e+05 3.81e+05)
[03/07 12:19:23    339]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1161.9M
[03/07 12:19:28    344] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:19:28    344] End delay calculation. (MEM=1161.93 CPU=0:00:02.9 REAL=0:00:03.0)
[03/07 12:19:29    345] nrCritNet: 1.72% ( 528 / 30727 ) cutoffSlk: -900.1ps stdDelay: 14.2ps
[03/07 12:19:29    345] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:29    345] enableMT= 3
[03/07 12:19:29    345] useHNameCompare= 3 (lazy mode)
[03/07 12:19:29    345] doMTMainInit= 1
[03/07 12:19:29    345] doMTFlushLazyWireDelete= 1
[03/07 12:19:29    345] useFastLRoute= 0
[03/07 12:19:29    345] useFastCRoute= 1
[03/07 12:19:29    345] doMTNetInitAdjWires= 1
[03/07 12:19:29    345] wireMPoolNoThreadCheck= 1
[03/07 12:19:29    345] allMPoolNoThreadCheck= 1
[03/07 12:19:29    345] doNotUseMPoolInCRoute= 1
[03/07 12:19:29    345] doMTSprFixZeroViaCodes= 1
[03/07 12:19:29    345] doMTDtrRoute1CleanupA= 1
[03/07 12:19:29    345] doMTDtrRoute1CleanupB= 1
[03/07 12:19:29    345] doMTWireLenCalc= 0
[03/07 12:19:29    345] doSkipQALenRecalc= 1
[03/07 12:19:29    345] doMTMainCleanup= 1
[03/07 12:19:29    345] doMTMoveCellTermsToMSLayer= 1
[03/07 12:19:29    345] doMTConvertWiresToNewViaCode= 1
[03/07 12:19:29    345] doMTRemoveAntenna= 1
[03/07 12:19:29    345] doMTCheckConnectivity= 1
[03/07 12:19:29    345] enableRuntimeLog= 0
[03/07 12:19:30    345] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:30    346] Iteration  9: Total net bbox = 5.030e+05 (2.39e+05 2.64e+05)
[03/07 12:19:30    346]               Est.  stn bbox = 7.277e+05 (3.47e+05 3.81e+05)
[03/07 12:19:30    346]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 1161.9M
[03/07 12:19:31    346] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:31    347] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:31    347] Iteration 10: Total net bbox = 5.284e+05 (2.39e+05 2.89e+05)
[03/07 12:19:31    347]               Est.  stn bbox = 7.596e+05 (3.47e+05 4.13e+05)
[03/07 12:19:31    347]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1161.9M
[03/07 12:19:36    351] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:19:36    351] End delay calculation. (MEM=1181 CPU=0:00:02.7 REAL=0:00:03.0)
[03/07 12:19:37    353] nrCritNet: 1.72% ( 528 / 30727 ) cutoffSlk: -900.1ps stdDelay: 14.2ps
[03/07 12:19:37    353] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:38    353] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:38    354] Iteration 11: Total net bbox = 5.961e+05 (2.79e+05 3.17e+05)
[03/07 12:19:38    354]               Est.  stn bbox = 8.380e+05 (3.91e+05 4.47e+05)
[03/07 12:19:38    354]               cpu = 0:00:07.3 real = 0:00:07.0 mem = 1181.0M
[03/07 12:19:39    355] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:39    355] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:40    356] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:41    356] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:42    358] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:43    359] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:44    359] Iteration 12: Total net bbox = 6.167e+05 (2.86e+05 3.31e+05)
[03/07 12:19:44    359]               Est.  stn bbox = 8.617e+05 (3.99e+05 4.63e+05)
[03/07 12:19:44    359]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 1181.0M
[03/07 12:19:44    360] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:45    360] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:46    362] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:47    363] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:53    368] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/07 12:19:53    368] End delay calculation. (MEM=1181 CPU=0:00:02.8 REAL=0:00:03.0)
[03/07 12:19:54    370] nrCritNet: 1.72% ( 528 / 30727 ) cutoffSlk: -900.1ps stdDelay: 14.2ps
[03/07 12:19:54    370] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:55    371] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:56    372] Iteration 13: Total net bbox = 6.543e+05 (3.17e+05 3.37e+05)
[03/07 12:19:56    372]               Est.  stn bbox = 9.034e+05 (4.33e+05 4.70e+05)
[03/07 12:19:56    372]               cpu = 0:00:12.3 real = 0:00:12.0 mem = 1181.0M
[03/07 12:19:57    373] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:58    373] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:19:59    375] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:00    376] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:02    378] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:03    379] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:05    380] Iteration 14: Total net bbox = 7.000e+05 (3.78e+05 3.22e+05)
[03/07 12:20:05    380]               Est.  stn bbox = 9.532e+05 (5.01e+05 4.53e+05)
[03/07 12:20:05    380]               cpu = 0:00:08.6 real = 0:00:09.0 mem = 1181.0M
[03/07 12:20:06    381] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:07    382] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:08    384] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:10    385] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/07 12:20:11    387] Iteration 15: Total net bbox = 6.972e+05 (3.86e+05 3.12e+05)
[03/07 12:20:11    387]               Est.  stn bbox = 9.505e+05 (5.10e+05 4.40e+05)
[03/07 12:20:11    387]               cpu = 0:00:06.5 real = 0:00:06.0 mem = 1181.0M
[03/07 12:20:11    387] Iteration 16: Total net bbox = 7.266e+05 (4.11e+05 3.16e+05)
[03/07 12:20:11    387]               Est.  stn bbox = 9.805e+05 (5.36e+05 4.44e+05)
[03/07 12:20:11    387]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1181.0M
[03/07 12:20:11    387] *** cost = 7.266e+05 (4.11e+05 3.16e+05) (cpu for global=0:01:16) real=0:01:16***
[03/07 12:20:11    387] Info: 0 clock gating cells identified, 0 (on average) moved
[03/07 12:20:12    388] #spOpts: N=65 mergeVia=F 
[03/07 12:20:12    388] Core basic site is core
[03/07 12:20:12    388] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:20:12    388] *** Starting refinePlace (0:06:28 mem=1078.0M) ***
[03/07 12:20:12    388] Total net bbox length = 7.268e+05 (4.110e+05 3.158e+05) (ext = 1.249e+04)
[03/07 12:20:12    388] Starting refinePlace ...
[03/07 12:20:12    388] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:20:12    388] default core: bins with density >  0.75 = 2.33 % ( 21 / 900 )
[03/07 12:20:12    388] Density distribution unevenness ratio = 11.881%
[03/07 12:20:13    389]   Spread Effort: high, standalone mode, useDDP on.
[03/07 12:20:13    389] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1082.5MB) @(0:06:28 - 0:06:29).
[03/07 12:20:13    389] Move report: preRPlace moves 20809 insts, mean move: 1.10 um, max move: 7.80 um
[03/07 12:20:13    389] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1090): (14.00, 434.80) --> (18.20, 438.40)
[03/07 12:20:13    389] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/07 12:20:13    389] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:20:13    389] Placement tweakage begins.
[03/07 12:20:13    389] wire length = 9.970e+05
[03/07 12:20:17    392] wire length = 9.032e+05
[03/07 12:20:17    392] Placement tweakage ends.
[03/07 12:20:17    392] Move report: tweak moves 18395 insts, mean move: 5.66 um, max move: 48.00 um
[03/07 12:20:17    392] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U195): (246.00, 112.60) --> (294.00, 112.60)
[03/07 12:20:17    392] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.6, real=0:00:04.0, mem=1090.0MB) @(0:06:29 - 0:06:33).
[03/07 12:20:17    393] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:20:17    393] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1090.0MB) @(0:06:33 - 0:06:33).
[03/07 12:20:17    393] Move report: Detail placement moves 23933 insts, mean move: 4.36 um, max move: 46.80 um
[03/07 12:20:17    393] 	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U195): (247.20, 112.60) --> (294.00, 112.60)
[03/07 12:20:17    393] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 1090.0MB
[03/07 12:20:17    393] Statistics of distance of Instance movement in refine placement:
[03/07 12:20:17    393]   maximum (X+Y) =        46.80 um
[03/07 12:20:17    393]   inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U195) with max move: (247.2, 112.6) -> (294, 112.6)
[03/07 12:20:17    393]   mean    (X+Y) =         4.36 um
[03/07 12:20:17    393] Total instances flipped for WireLenOpt: 2060
[03/07 12:20:17    393] Total instances flipped, including legalization: 3135
[03/07 12:20:17    393] Summary Report:
[03/07 12:20:17    393] Instances move: 23933 (out of 28344 movable)
[03/07 12:20:17    393] Mean displacement: 4.36 um
[03/07 12:20:17    393] Max displacement: 46.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U195) (247.2, 112.6) -> (294, 112.6)
[03/07 12:20:17    393] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/07 12:20:17    393] Total instances moved : 23933
[03/07 12:20:17    393] Total net bbox length = 6.547e+05 (3.396e+05 3.151e+05) (ext = 1.251e+04)
[03/07 12:20:17    393] Runtime: CPU: 0:00:04.8 REAL: 0:00:05.0 MEM: 1090.0MB
[03/07 12:20:17    393] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:05.0, mem=1090.0MB) @(0:06:28 - 0:06:33).
[03/07 12:20:17    393] *** Finished refinePlace (0:06:33 mem=1090.0M) ***
[03/07 12:20:17    393] *** Finished Initial Placement (cpu=0:01:27, real=0:01:27, mem=1090.0M) ***
[03/07 12:20:17    393] #spOpts: N=65 mergeVia=F 
[03/07 12:20:17    393] Core basic site is core
[03/07 12:20:17    393] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:20:17    393] default core: bins with density >  0.75 = 2.44 % ( 22 / 900 )
[03/07 12:20:17    393] Density distribution unevenness ratio = 11.794%
[03/07 12:20:17    393] Starting IO pin assignment...
[03/07 12:20:17    393] The design is not routed. Using flight-line based method for pin assignment.
[03/07 12:20:17    393] Completed IO pin assignment.
[03/07 12:20:17    393] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/07 12:20:17    393] [PSP] Started earlyGlobalRoute kernel
[03/07 12:20:17    393] [PSP] Initial Peak syMemory usage = 1090.0 MB
[03/07 12:20:17    393] (I)       Reading DB...
[03/07 12:20:17    393] (I)       congestionReportName   : 
[03/07 12:20:17    393] (I)       buildTerm2TermWires    : 1
[03/07 12:20:17    393] (I)       doTrackAssignment      : 1
[03/07 12:20:17    393] (I)       dumpBookshelfFiles     : 0
[03/07 12:20:17    393] (I)       numThreads             : 1
[03/07 12:20:17    393] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:20:17    393] (I)       honorPin               : false
[03/07 12:20:17    393] (I)       honorPinGuide          : true
[03/07 12:20:17    393] (I)       honorPartition         : false
[03/07 12:20:17    393] (I)       allowPartitionCrossover: false
[03/07 12:20:17    393] (I)       honorSingleEntry       : true
[03/07 12:20:17    393] (I)       honorSingleEntryStrong : true
[03/07 12:20:17    393] (I)       handleViaSpacingRule   : false
[03/07 12:20:17    393] (I)       PDConstraint           : none
[03/07 12:20:17    393] (I)       expBetterNDRHandling   : false
[03/07 12:20:17    393] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:20:17    393] (I)       routingEffortLevel     : 3
[03/07 12:20:17    393] [NR-eagl] minRouteLayer          : 2
[03/07 12:20:17    393] [NR-eagl] maxRouteLayer          : 4
[03/07 12:20:17    393] (I)       numRowsPerGCell        : 1
[03/07 12:20:17    393] (I)       speedUpLargeDesign     : 0
[03/07 12:20:17    393] (I)       speedUpBlkViolationClean: 0
[03/07 12:20:17    393] (I)       multiThreadingTA       : 0
[03/07 12:20:17    393] (I)       blockedPinEscape       : 1
[03/07 12:20:17    393] (I)       blkAwareLayerSwitching : 0
[03/07 12:20:17    393] (I)       betterClockWireModeling: 1
[03/07 12:20:17    393] (I)       punchThroughDistance   : 500.00
[03/07 12:20:17    393] (I)       scenicBound            : 1.15
[03/07 12:20:17    393] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:20:17    393] (I)       source-to-sink ratio   : 0.00
[03/07 12:20:17    393] (I)       targetCongestionRatioH : 1.00
[03/07 12:20:17    393] (I)       targetCongestionRatioV : 1.00
[03/07 12:20:17    393] (I)       layerCongestionRatio   : 0.70
[03/07 12:20:17    393] (I)       m1CongestionRatio      : 0.10
[03/07 12:20:17    393] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:20:17    393] (I)       localRouteEffort       : 1.00
[03/07 12:20:17    393] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:20:17    393] (I)       supplyScaleFactorH     : 1.00
[03/07 12:20:17    393] (I)       supplyScaleFactorV     : 1.00
[03/07 12:20:17    393] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:20:17    393] (I)       doubleCutViaModelingRatio: 0.00
[03/07 12:20:17    393] (I)       blockTrack             : 
[03/07 12:20:17    393] (I)       readTROption           : true
[03/07 12:20:17    393] (I)       extraSpacingBothSide   : false
[03/07 12:20:17    393] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:20:17    393] (I)       routeSelectedNetsOnly  : false
[03/07 12:20:17    393] (I)       before initializing RouteDB syMemory usage = 1101.3 MB
[03/07 12:20:17    393] (I)       starting read tracks
[03/07 12:20:17    393] (I)       build grid graph
[03/07 12:20:17    393] (I)       build grid graph start
[03/07 12:20:17    393] [NR-eagl] Layer1 has no routable track
[03/07 12:20:17    393] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:20:17    393] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:20:17    393] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:20:17    393] (I)       build grid graph end
[03/07 12:20:17    393] (I)       Layer1   numNetMinLayer=30727
[03/07 12:20:17    393] (I)       Layer2   numNetMinLayer=0
[03/07 12:20:17    393] (I)       Layer3   numNetMinLayer=0
[03/07 12:20:17    393] (I)       Layer4   numNetMinLayer=0
[03/07 12:20:17    393] (I)       numViaLayers=3
[03/07 12:20:17    393] (I)       end build via table
[03/07 12:20:17    393] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:20:17    393] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:20:17    393] (I)       readDataFromPlaceDB
[03/07 12:20:17    393] (I)       Read net information..
[03/07 12:20:17    393] [NR-eagl] Read numTotalNets=30727  numIgnoredNets=0
[03/07 12:20:17    393] (I)       Read testcase time = 0.010 seconds
[03/07 12:20:17    393] 
[03/07 12:20:17    393] (I)       totalPins=112296  totalGlobalPin=108448 (96.57%)
[03/07 12:20:17    393] (I)       Model blockage into capacity
[03/07 12:20:17    393] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 12:20:17    393] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:20:17    393] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 12:20:17    393] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 12:20:17    393] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 12:20:17    393] (I)       Modeling time = 0.030 seconds
[03/07 12:20:17    393] 
[03/07 12:20:17    393] (I)       Number of ignored nets = 0
[03/07 12:20:17    393] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 12:20:17    393] (I)       Number of clock nets = 1.  Ignored: No
[03/07 12:20:17    393] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 12:20:17    393] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 12:20:17    393] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 12:20:17    393] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 12:20:17    393] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 12:20:17    393] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 12:20:17    393] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 12:20:17    393] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 12:20:17    393] (I)       Before initializing earlyGlobalRoute syMemory usage = 1106.2 MB
[03/07 12:20:17    393] (I)       Layer1  viaCost=300.00
[03/07 12:20:17    393] (I)       Layer2  viaCost=100.00
[03/07 12:20:17    393] (I)       Layer3  viaCost=100.00
[03/07 12:20:17    393] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:20:17    393] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 12:20:17    393] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 12:20:17    393] (I)       Site Width          :   400  (dbu)
[03/07 12:20:17    393] (I)       Row Height          :  3600  (dbu)
[03/07 12:20:17    393] (I)       GCell Width         :  3600  (dbu)
[03/07 12:20:17    393] (I)       GCell Height        :  3600  (dbu)
[03/07 12:20:17    393] (I)       grid                :   308   306     4
[03/07 12:20:17    393] (I)       vertical capacity   :     0  3600     0  3600
[03/07 12:20:17    393] (I)       horizontal capacity :     0     0  3600     0
[03/07 12:20:17    393] (I)       Default wire width  :   180   200   200   200
[03/07 12:20:17    393] (I)       Default wire space  :   180   200   200   200
[03/07 12:20:17    393] (I)       Default pitch size  :   360   400   400   400
[03/07 12:20:17    393] (I)       First Track Coord   :     0   200   400   200
[03/07 12:20:17    393] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 12:20:17    393] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 12:20:17    393] (I)       Num of masks        :     1     1     1     1
[03/07 12:20:17    393] (I)       --------------------------------------------------------
[03/07 12:20:17    393] 
[03/07 12:20:17    393] [NR-eagl] ============ Routing rule table ============
[03/07 12:20:17    393] [NR-eagl] Rule id 0. Nets 30727 
[03/07 12:20:17    393] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 12:20:17    393] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 12:20:17    393] [NR-eagl] ========================================
[03/07 12:20:17    393] [NR-eagl] 
[03/07 12:20:17    393] (I)       After initializing earlyGlobalRoute syMemory usage = 1110.0 MB
[03/07 12:20:17    393] (I)       Loading and dumping file time : 0.22 seconds
[03/07 12:20:17    393] (I)       ============= Initialization =============
[03/07 12:20:17    393] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 12:20:17    393] [NR-eagl] Layer group 1: route 30727 net(s) in layer range [2, 4]
[03/07 12:20:17    393] (I)       ============  Phase 1a Route ============
[03/07 12:20:18    393] (I)       Phase 1a runs 0.14 seconds
[03/07 12:20:18    393] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=2
[03/07 12:20:18    393] (I)       Usage: 479587 = (249739 H, 229848 V) = (30.67% H, 16.09% V) = (4.495e+05um H, 4.137e+05um V)
[03/07 12:20:18    393] (I)       
[03/07 12:20:18    393] (I)       ============  Phase 1b Route ============
[03/07 12:20:18    393] (I)       Phase 1b runs 0.03 seconds
[03/07 12:20:18    393] (I)       Usage: 480156 = (250113 H, 230043 V) = (30.72% H, 16.10% V) = (4.502e+05um H, 4.141e+05um V)
[03/07 12:20:18    393] (I)       
[03/07 12:20:18    393] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.67% V. EstWL: 8.642808e+05um
[03/07 12:20:18    393] (I)       ============  Phase 1c Route ============
[03/07 12:20:18    393] (I)       Level2 Grid: 62 x 62
[03/07 12:20:18    393] (I)       Phase 1c runs 0.02 seconds
[03/07 12:20:18    393] (I)       Usage: 480159 = (250116 H, 230043 V) = (30.72% H, 16.10% V) = (4.502e+05um H, 4.141e+05um V)
[03/07 12:20:18    393] (I)       
[03/07 12:20:18    393] (I)       ============  Phase 1d Route ============
[03/07 12:20:18    393] (I)       Phase 1d runs 0.03 seconds
[03/07 12:20:18    393] (I)       Usage: 480257 = (250181 H, 230076 V) = (30.73% H, 16.11% V) = (4.503e+05um H, 4.141e+05um V)
[03/07 12:20:18    393] (I)       
[03/07 12:20:18    393] (I)       ============  Phase 1e Route ============
[03/07 12:20:18    393] (I)       Phase 1e runs 0.01 seconds
[03/07 12:20:18    393] (I)       Usage: 480257 = (250181 H, 230076 V) = (30.73% H, 16.11% V) = (4.503e+05um H, 4.141e+05um V)
[03/07 12:20:18    393] (I)       
[03/07 12:20:18    393] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.40% V. EstWL: 8.644626e+05um
[03/07 12:20:18    393] [NR-eagl] 
[03/07 12:20:18    393] (I)       ============  Phase 1l Route ============
[03/07 12:20:18    394] (I)       dpBasedLA: time=0.06  totalOF=5524  totalVia=219301  totalWL=480199  total(Via+WL)=699500 
[03/07 12:20:18    394] (I)       Total Global Routing Runtime: 0.45 seconds
[03/07 12:20:18    394] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.03% H + 0.21% V
[03/07 12:20:18    394] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.24% V
[03/07 12:20:18    394] (I)       
[03/07 12:20:18    394] (I)       ============= track Assignment ============
[03/07 12:20:18    394] (I)       extract Global 3D Wires
[03/07 12:20:18    394] (I)       Extract Global WL : time=0.01
[03/07 12:20:18    394] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 12:20:18    394] (I)       Initialization real time=0.01 seconds
[03/07 12:20:18    394] (I)       Kernel real time=0.42 seconds
[03/07 12:20:18    394] (I)       End Greedy Track Assignment
[03/07 12:20:18    394] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 112053
[03/07 12:20:18    394] [NR-eagl] Layer2(M2)(V) length: 3.082678e+05um, number of vias: 161756
[03/07 12:20:18    394] [NR-eagl] Layer3(M3)(H) length: 4.588253e+05um, number of vias: 11931
[03/07 12:20:18    394] [NR-eagl] Layer4(M4)(V) length: 1.209314e+05um, number of vias: 0
[03/07 12:20:18    394] [NR-eagl] Total length: 8.880245e+05um, number of vias: 285740
[03/07 12:20:18    394] [NR-eagl] End Peak syMemory usage = 1131.1 MB
[03/07 12:20:18    394] [NR-eagl] Early Global Router Kernel+IO runtime : 1.33 seconds
[03/07 12:20:18    394] **placeDesign ... cpu = 0: 1:35, real = 0: 1:35, mem = 1113.1M **
[03/07 12:20:18    394] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/07 12:20:18    394] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/07 12:20:19    394] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/07 12:20:19    394] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 12:20:19    394] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 12:20:19    394] -setupDynamicPowerViewAsDefaultView false
[03/07 12:20:19    394]                                            # bool, default=false, private
[03/07 12:20:19    394] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/07 12:20:19    394] #spOpts: N=65 
[03/07 12:20:19    394] Core basic site is core
[03/07 12:20:19    394] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:20:19    394] #spOpts: N=65 mergeVia=F 
[03/07 12:20:19    394] GigaOpt running with 1 threads.
[03/07 12:20:19    394] Info: 1 threads available for lower-level modules during optimization.
[03/07 12:20:19    394] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/07 12:20:19    394] 	Cell FILL1_LL, site bcore.
[03/07 12:20:19    394] 	Cell FILL_NW_HH, site bcore.
[03/07 12:20:19    394] 	Cell FILL_NW_LL, site bcore.
[03/07 12:20:19    394] 	Cell GFILL, site gacore.
[03/07 12:20:19    394] 	Cell GFILL10, site gacore.
[03/07 12:20:19    394] 	Cell GFILL2, site gacore.
[03/07 12:20:19    394] 	Cell GFILL3, site gacore.
[03/07 12:20:19    394] 	Cell GFILL4, site gacore.
[03/07 12:20:19    394] 	Cell LVLLHCD1, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHCD2, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHCD4, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHCD8, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHD1, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHD2, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHD4, site bcore.
[03/07 12:20:19    394] 	Cell LVLLHD8, site bcore.
[03/07 12:20:19    394] .
[03/07 12:20:19    394] Updating RC grid for preRoute extraction ...
[03/07 12:20:19    394] Initializing multi-corner capacitance tables ... 
[03/07 12:20:19    395] Initializing multi-corner resistance tables ...
[03/07 12:20:19    395] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/07 12:20:19    395] Type 'man IMPTS-403' for more detail.
[03/07 12:20:20    396] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/07 12:20:20    396] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1121.1M, totSessionCpu=0:06:36 **
[03/07 12:20:20    396] setTrialRouteMode -maxRouteLayer 4
[03/07 12:20:20    396] Added -handlePreroute to trialRouteMode
[03/07 12:20:20    396] *** optDesign -preCTS ***
[03/07 12:20:20    396] DRC Margin: user margin 0.0; extra margin 0.2
[03/07 12:20:20    396] Setup Target Slack: user slack 0; extra slack 0.1
[03/07 12:20:20    396] Hold Target Slack: user slack 0
[03/07 12:20:20    396] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/07 12:20:20    396] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 12:20:20    396] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 12:20:20    396] -setupDynamicPowerViewAsDefaultView false
[03/07 12:20:20    396]                                            # bool, default=false, private
[03/07 12:20:20    396] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/07 12:20:20    396] Type 'man IMPOPT-3195' for more detail.
[03/07 12:20:20    396] Start to check current routing status for nets...
[03/07 12:20:20    396] Using hname+ instead name for net compare
[03/07 12:20:20    396] All nets are already routed correctly.
[03/07 12:20:20    396] End to check current routing status for nets (mem=1121.1M)
[03/07 12:20:20    396] Extraction called for design 'fullchip' of instances=28344 and nets=30848 using extraction engine 'preRoute' .
[03/07 12:20:20    396] PreRoute RC Extraction called for design fullchip.
[03/07 12:20:20    396] RC Extraction called in multi-corner(2) mode.
[03/07 12:20:20    396] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 12:20:20    396] RCMode: PreRoute
[03/07 12:20:20    396]       RC Corner Indexes            0       1   
[03/07 12:20:20    396] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 12:20:20    396] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 12:20:20    396] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 12:20:20    396] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 12:20:20    396] Shrink Factor                : 1.00000
[03/07 12:20:20    396] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:20:20    396] Using capacitance table file ...
[03/07 12:20:20    396] Updating RC grid for preRoute extraction ...
[03/07 12:20:20    396] Initializing multi-corner capacitance tables ... 
[03/07 12:20:20    396] Initializing multi-corner resistance tables ...
[03/07 12:20:20    396] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1121.113M)
[03/07 12:20:21    396] ** Profile ** Start :  cpu=0:00:00.0, mem=1121.1M
[03/07 12:20:21    396] ** Profile ** Other data :  cpu=0:00:00.1, mem=1121.1M
[03/07 12:20:21    396] #################################################################################
[03/07 12:20:21    396] # Design Stage: PreRoute
[03/07 12:20:21    396] # Design Name: fullchip
[03/07 12:20:21    396] # Design Mode: 65nm
[03/07 12:20:21    396] # Analysis Mode: MMMC Non-OCV 
[03/07 12:20:21    396] # Parasitics Mode: No SPEF/RCDB
[03/07 12:20:21    396] # Signoff Settings: SI Off 
[03/07 12:20:21    396] #################################################################################
[03/07 12:20:21    397] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:20:21    397] Calculate delays in BcWc mode...
[03/07 12:20:22    397] Topological Sorting (CPU = 0:00:00.1, MEM = 1143.8M, InitMEM = 1139.4M)
[03/07 12:20:25    401] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:20:25    401] End delay calculation. (MEM=1217.54 CPU=0:00:03.6 REAL=0:00:03.0)
[03/07 12:20:25    401] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 1217.5M) ***
[03/07 12:20:26    402] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:06:42 mem=1217.5M)
[03/07 12:20:26    402] ** Profile ** Overall slacks :  cpu=0:00:05.4, mem=1217.5M
[03/07 12:20:27    402] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1217.5M
[03/07 12:20:27    402] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.900 |
|           TNS (ns):|-61070.8 |
|    Violating Paths:|  12373  |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    419 (419)     |   -0.804   |    419 (419)     |
|   max_tran     |   440 (18330)    |  -14.489   |   440 (18330)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.796%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1217.5M
[03/07 12:20:27    402] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1163.0M, totSessionCpu=0:06:43 **
[03/07 12:20:27    402] ** INFO : this run is activating medium effort placeOptDesign flow
[03/07 12:20:27    402] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:27    402] #spOpts: N=65 mergeVia=F 
[03/07 12:20:27    402] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:27    402] #spOpts: N=65 mergeVia=F 
[03/07 12:20:27    403] *** Starting optimizing excluded clock nets MEM= 1164.1M) ***
[03/07 12:20:27    403] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1164.1M) ***
[03/07 12:20:27    403] 
[03/07 12:20:27    403] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Type 'man IMPOPT-3663' for more detail.
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Power view               = WC_VIEW
[03/07 12:20:27    403] Number of VT partitions  = 2
[03/07 12:20:27    403] Standard cells in design = 811
[03/07 12:20:27    403] Instances in design      = 28344
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Instance distribution across the VT partitions:
[03/07 12:20:27    403] 
[03/07 12:20:27    403]  LVT : inst = 2832 (10.0%), cells = 335 (41%)
[03/07 12:20:27    403]    Lib tcbn65gpluswc        : inst = 2832 (10.0%)
[03/07 12:20:27    403] 
[03/07 12:20:27    403]  HVT : inst = 25512 (90.0%), cells = 457 (56%)
[03/07 12:20:27    403]    Lib tcbn65gpluswc        : inst = 25512 (90.0%)
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Reporting took 0 sec
[03/07 12:20:27    403] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:27    403] optDesignOneStep: Leakage Power Flow
[03/07 12:20:27    403] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:27    403] Info: 1 clock net  excluded from IPO operation.
[03/07 12:20:27    403] Design State:
[03/07 12:20:27    403]     #signal nets       :  30727
[03/07 12:20:27    403]     #routed signal nets:  0
[03/07 12:20:27    403]     #clock nets        :  0
[03/07 12:20:27    403]     #routed clock nets :  0
[03/07 12:20:27    403] OptMgr: Begin leakage power optimization
[03/07 12:20:27    403] OptMgr: Number of active setup views: 1
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Power Net Detected:
[03/07 12:20:27    403]     Voltage	    Name
[03/07 12:20:27    403]     0.00V	    VSS
[03/07 12:20:27    403]     0.90V	    VDD
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Begin Power Analysis
[03/07 12:20:27    403] 
[03/07 12:20:27    403]     0.00V	    VSS
[03/07 12:20:27    403]     0.90V	    VDD
[03/07 12:20:27    403] Begin Processing Timing Library for Power Calculation
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Begin Processing Timing Library for Power Calculation
[03/07 12:20:27    403] 
[03/07 12:20:27    403] 
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Begin Processing Power Net/Grid for Power Calculation
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=935.20MB/935.20MB)
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Begin Processing Timing Window Data for Power Calculation
[03/07 12:20:27    403] 
[03/07 12:20:27    403] clk(909.091MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=935.32MB/935.32MB)
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Begin Processing User Attributes
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=935.36MB/935.36MB)
[03/07 12:20:27    403] 
[03/07 12:20:27    403] Begin Processing Signal Activity
[03/07 12:20:27    403] 
[03/07 12:20:28    404] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=936.52MB/936.52MB)
[03/07 12:20:28    404] 
[03/07 12:20:28    404] Begin Power Computation
[03/07 12:20:28    404] 
[03/07 12:20:28    404]       ----------------------------------------------------------
[03/07 12:20:28    404]       # of cell(s) missing both power/leakage table: 0
[03/07 12:20:28    404]       # of cell(s) missing power table: 0
[03/07 12:20:28    404]       # of cell(s) missing leakage table: 0
[03/07 12:20:28    404]       # of MSMV cell(s) missing power_level: 0
[03/07 12:20:28    404]       ----------------------------------------------------------
[03/07 12:20:28    404] 
[03/07 12:20:28    404] 
[03/07 12:20:29    404] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=936.69MB/936.69MB)
[03/07 12:20:29    404] 
[03/07 12:20:29    404] Begin Processing User Attributes
[03/07 12:20:29    404] 
[03/07 12:20:29    404] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=936.69MB/936.69MB)
[03/07 12:20:29    404] 
[03/07 12:20:29    404] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=936.72MB/936.72MB)
[03/07 12:20:29    404] 
[03/07 12:20:29    405] OptMgr: Optimization mode is pre-route
[03/07 12:20:29    405] OptMgr: current WNS: -16.000 ns
[03/07 12:20:29    405] OptMgr: Using aggressive mode for Force Mode
[03/07 12:20:29    405] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:29    405] #spOpts: N=65 mergeVia=F 
[03/07 12:20:30    406] 
[03/07 12:20:30    406] Design leakage power (state independent) = 1.017 mW
[03/07 12:20:30    406] Resizable instances =  28344 (100.0%), leakage = 1.017 mW (100.0%)
[03/07 12:20:30    406] Leakage power distribution among resizable instances:
[03/07 12:20:30    406]  Total LVT =   2832 (10.0%), lkg = 0.088 mW ( 8.7%)
[03/07 12:20:30    406]    -ve slk =   2832 (10.0%), lkg = 0.088 mW ( 8.7%)
[03/07 12:20:30    406]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/07 12:20:30    406]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/07 12:20:30    406]  Total HVT =  25512 (90.0%), lkg = 0.929 mW (91.3%)
[03/07 12:20:30    406]    -ve slk =  25318 (89.3%), lkg = 0.926 mW (91.1%)
[03/07 12:20:30    406] 
[03/07 12:20:30    406] OptMgr: Begin forced downsizing
[03/07 12:20:31    407] OptMgr: 3250 instances resized in force mode
[03/07 12:20:31    407] OptMgr: Updating timing
[03/07 12:20:34    410] OptMgr: Design WNS: -31.307 ns
[03/07 12:20:35    411] OptMgr: 977 (30%) instances reverted to original cell
[03/07 12:20:35    411] OptMgr: Updating timing
[03/07 12:20:37    413] OptMgr: Design WNS: -16.000 ns
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Design leakage power (state independent) = 0.995 mW
[03/07 12:20:38    414] Resizable instances =  28344 (100.0%), leakage = 0.995 mW (100.0%)
[03/07 12:20:38    414] Leakage power distribution among resizable instances:
[03/07 12:20:38    414]  Total LVT =   1211 ( 4.3%), lkg = 0.052 mW ( 5.3%)
[03/07 12:20:38    414]    -ve slk =   1211 ( 4.3%), lkg = 0.052 mW ( 5.3%)
[03/07 12:20:38    414]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/07 12:20:38    414]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/07 12:20:38    414]  Total HVT =  27133 (95.7%), lkg = 0.942 mW (94.7%)
[03/07 12:20:38    414]    -ve slk =  26939 (95.0%), lkg = 0.940 mW (94.5%)
[03/07 12:20:38    414] 
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Summary: cell sizing
[03/07 12:20:38    414] 
[03/07 12:20:38    414]  2273 instances changed cell type
[03/07 12:20:38    414] 
[03/07 12:20:38    414]                        UpSize    DownSize   SameSize   Total
[03/07 12:20:38    414]                        ------    --------   --------   -----
[03/07 12:20:38    414]     Sequential            0          0          0          0
[03/07 12:20:38    414]  Combinational            0          0       2273       2273
[03/07 12:20:38    414] 
[03/07 12:20:38    414]     1 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/07 12:20:38    414]     1 instances changed cell type from       AO21D1   to     AO21D0
[03/07 12:20:38    414]    71 instances changed cell type from      AOI21D1   to    AOI21D0
[03/07 12:20:38    414]     1 instances changed cell type from      AOI22D1   to    AOI22D0
[03/07 12:20:38    414]     5 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/07 12:20:38    414]    48 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/07 12:20:38    414]    33 instances changed cell type from      CKND2D1   to    CKND2D0
[03/07 12:20:38    414]    19 instances changed cell type from      CKND2D1   to      ND2D0
[03/07 12:20:38    414]   193 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/07 12:20:38    414]    76 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/07 12:20:38    414]    98 instances changed cell type from       INR2D1   to     INR2D0
[03/07 12:20:38    414]    26 instances changed cell type from      INR2XD0   to     INR2D0
[03/07 12:20:38    414]    22 instances changed cell type from        INVD1   to      CKND0
[03/07 12:20:38    414]    18 instances changed cell type from        INVD1   to      INVD0
[03/07 12:20:38    414]   246 instances changed cell type from      IOA21D1   to    IOA21D0
[03/07 12:20:38    414]    10 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/07 12:20:38    414]    36 instances changed cell type from        ND2D0   to    CKND2D0
[03/07 12:20:38    414]    59 instances changed cell type from        ND2D1   to    CKND2D0
[03/07 12:20:38    414]   127 instances changed cell type from        ND2D2   to    CKND2D2
[03/07 12:20:38    414]     5 instances changed cell type from        ND2D3   to    CKND2D3
[03/07 12:20:38    414]     2 instances changed cell type from        ND2D4   to    CKND2D4
[03/07 12:20:38    414]     2 instances changed cell type from        ND3D1   to      ND3D0
[03/07 12:20:38    414]    20 instances changed cell type from        NR2D1   to      NR2D0
[03/07 12:20:38    414]    64 instances changed cell type from        NR2D1   to     NR2XD0
[03/07 12:20:38    414]     6 instances changed cell type from        NR2D2   to     NR2XD1
[03/07 12:20:38    414]    11 instances changed cell type from       NR2XD0   to      NR2D0
[03/07 12:20:38    414]     4 instances changed cell type from       OA21D1   to     OA21D0
[03/07 12:20:38    414]     1 instances changed cell type from     OAI211D1   to   OAI211D0
[03/07 12:20:38    414]    23 instances changed cell type from      OAI21D1   to    OAI21D0
[03/07 12:20:38    414]   917 instances changed cell type from      OAI22D1   to    OAI22D0
[03/07 12:20:38    414]    21 instances changed cell type from        OR2D1   to      OR2D0
[03/07 12:20:38    414]     2 instances changed cell type from       OR2XD1   to      OR2D0
[03/07 12:20:38    414]    59 instances changed cell type from       XNR2D1   to     XNR2D0
[03/07 12:20:38    414]     1 instances changed cell type from       XNR3D1   to     XNR3D0
[03/07 12:20:38    414]    45 instances changed cell type from       XOR3D1   to     XOR3D0
[03/07 12:20:38    414]   checkSum: 2273
[03/07 12:20:38    414] 
[03/07 12:20:38    414] 
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Begin Power Analysis
[03/07 12:20:38    414] 
[03/07 12:20:38    414]     0.00V	    VSS
[03/07 12:20:38    414]     0.90V	    VDD
[03/07 12:20:38    414] Begin Processing Timing Library for Power Calculation
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Begin Processing Timing Library for Power Calculation
[03/07 12:20:38    414] 
[03/07 12:20:38    414] 
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Begin Processing Power Net/Grid for Power Calculation
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.42MB/958.42MB)
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Begin Processing Timing Window Data for Power Calculation
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.42MB/958.42MB)
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Begin Processing User Attributes
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.42MB/958.42MB)
[03/07 12:20:38    414] 
[03/07 12:20:38    414] Begin Processing Signal Activity
[03/07 12:20:38    414] 
[03/07 12:20:39    415] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=962.24MB/962.24MB)
[03/07 12:20:39    415] 
[03/07 12:20:39    415] Begin Power Computation
[03/07 12:20:39    415] 
[03/07 12:20:39    415]       ----------------------------------------------------------
[03/07 12:20:39    415]       # of cell(s) missing both power/leakage table: 0
[03/07 12:20:39    415]       # of cell(s) missing power table: 0
[03/07 12:20:39    415]       # of cell(s) missing leakage table: 0
[03/07 12:20:39    415]       # of MSMV cell(s) missing power_level: 0
[03/07 12:20:39    415]       ----------------------------------------------------------
[03/07 12:20:39    415] 
[03/07 12:20:39    415] 
[03/07 12:20:40    416] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.24MB/962.24MB)
[03/07 12:20:40    416] 
[03/07 12:20:40    416] Begin Processing User Attributes
[03/07 12:20:40    416] 
[03/07 12:20:40    416] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=962.24MB/962.24MB)
[03/07 12:20:40    416] 
[03/07 12:20:40    416] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=962.24MB/962.24MB)
[03/07 12:20:40    416] 
[03/07 12:20:40    416] OptMgr: Leakage power optimization took: 13 seconds
[03/07 12:20:40    416] OptMgr: End leakage power optimization
[03/07 12:20:40    416] The useful skew maximum allowed delay is: 0.22
[03/07 12:20:40    416] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:40    416] optDesignOneStep: Leakage Power Flow
[03/07 12:20:40    416] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:41    416] Info: 1 clock net  excluded from IPO operation.
[03/07 12:20:41    417] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:41    417] #spOpts: N=65 
[03/07 12:20:42    417] *info: There are 18 candidate Buffer cells
[03/07 12:20:42    417] *info: There are 18 candidate Inverter cells
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Netlist preparation processing... 
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Constant propagation run...
[03/07 12:20:43    419] CPU of constant propagation run : 0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Dangling output instance removal run...
[03/07 12:20:43    419] CPU of dangling output instance removal run : 0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Dont care observability instance removal run...
[03/07 12:20:43    419] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Removed instances... 
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Replaced instances... 
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Removed 0 instance
[03/07 12:20:43    419] 	CPU for removing db instances : 0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] CPU of: netlist preparation :0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Mark undriven nets with IPOIgnored run...
[03/07 12:20:43    419] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1311.6M)
[03/07 12:20:43    419] *info: Marking 0 isolation instances dont touch
[03/07 12:20:43    419] *info: Marking 0 level shifter instances dont touch
[03/07 12:20:43    419] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:43    419] #spOpts: N=65 mergeVia=F 
[03/07 12:20:43    419] 
[03/07 12:20:43    419] Completed downsize cell map
[03/07 12:20:46    422] Forced downsizing resized 773 out of 28344 instances
[03/07 12:20:46    422]      #inst not ok to resize: 0
[03/07 12:20:46    422]      #inst with no smaller cells: 26117
[03/07 12:20:46    422] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:46    422] optDesignOneStep: Leakage Power Flow
[03/07 12:20:46    422] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:46    422] Info: 1 clock net  excluded from IPO operation.
[03/07 12:20:46    422] Begin: Area Reclaim Optimization
[03/07 12:20:47    423] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:47    423] #spOpts: N=65 mergeVia=F 
[03/07 12:20:47    423] Reclaim Optimization WNS Slack -21.180  TNS Slack -69178.435 Density 49.43
[03/07 12:20:47    423] +----------+---------+--------+----------+------------+--------+
[03/07 12:20:47    423] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/07 12:20:47    423] +----------+---------+--------+----------+------------+--------+
[03/07 12:20:47    423] |    49.43%|        -| -21.180|-69178.435|   0:00:00.0| 1411.5M|
[03/07 12:20:48    424] |    49.43%|        0| -21.180|-69178.438|   0:00:01.0| 1411.5M|
[03/07 12:20:49    425] |    49.43%|        1| -21.180|-69178.336|   0:00:01.0| 1411.5M|
[03/07 12:20:50    426] |    49.42%|       51| -21.180|-69170.422|   0:00:01.0| 1411.5M|
[03/07 12:20:50    426] |    49.42%|        0| -21.180|-69170.422|   0:00:00.0| 1411.5M|
[03/07 12:20:50    426] +----------+---------+--------+----------+------------+--------+
[03/07 12:20:50    426] Reclaim Optimization End WNS Slack -21.180  TNS Slack -69170.418 Density 49.42
[03/07 12:20:50    426] 
[03/07 12:20:50    426] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 44 **
[03/07 12:20:50    426] --------------------------------------------------------------
[03/07 12:20:50    426] |                                   | Total     | Sequential |
[03/07 12:20:50    426] --------------------------------------------------------------
[03/07 12:20:50    426] | Num insts resized                 |      44  |       0    |
[03/07 12:20:50    426] | Num insts undone                  |       7  |       0    |
[03/07 12:20:50    426] | Num insts Downsized               |      44  |       0    |
[03/07 12:20:50    426] | Num insts Samesized               |       0  |       0    |
[03/07 12:20:50    426] | Num insts Upsized                 |       0  |       0    |
[03/07 12:20:50    426] | Num multiple commits+uncommits    |       0  |       -    |
[03/07 12:20:50    426] --------------------------------------------------------------
[03/07 12:20:50    426] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
[03/07 12:20:50    426] Executing incremental physical updates
[03/07 12:20:50    426] Executing incremental physical updates
[03/07 12:20:50    426] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1250.64M, totSessionCpu=0:07:07).
[03/07 12:20:51    427] Leakage Power Opt: re-selecting buf/inv list 
[03/07 12:20:51    427] Summary for sequential cells idenfication: 
[03/07 12:20:51    427] Identified SBFF number: 199
[03/07 12:20:51    427] Identified MBFF number: 0
[03/07 12:20:51    427] Not identified SBFF number: 0
[03/07 12:20:51    427] Not identified MBFF number: 0
[03/07 12:20:51    427] Number of sequential cells which are not FFs: 104
[03/07 12:20:51    427] 
[03/07 12:20:51    427] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:51    427] optDesignOneStep: Leakage Power Flow
[03/07 12:20:51    427] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:20:51    427] Begin: GigaOpt high fanout net optimization
[03/07 12:20:51    427] Info: 1 clock net  excluded from IPO operation.
[03/07 12:20:51    427] Summary for sequential cells idenfication: 
[03/07 12:20:51    427] Identified SBFF number: 199
[03/07 12:20:51    427] Identified MBFF number: 0
[03/07 12:20:51    427] Not identified SBFF number: 0
[03/07 12:20:51    427] Not identified MBFF number: 0
[03/07 12:20:51    427] Number of sequential cells which are not FFs: 104
[03/07 12:20:51    427] 
[03/07 12:20:51    427] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:20:51    427] #spOpts: N=65 
[03/07 12:20:55    431] DEBUG: @coeDRVCandCache::init.
[03/07 12:20:55    431] +----------+---------+--------+----------+------------+--------+
[03/07 12:20:55    431] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/07 12:20:55    431] +----------+---------+--------+----------+------------+--------+
[03/07 12:20:55    431] |    49.42%|        -| -21.180|-69170.418|   0:00:00.0| 1384.2M|
[03/07 12:20:55    431] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:20:55    431] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:20:55    431] |    49.42%|        -| -21.180|-69170.418|   0:00:00.0| 1384.2M|
[03/07 12:20:55    431] +----------+---------+--------+----------+------------+--------+
[03/07 12:20:55    431] 
[03/07 12:20:55    431] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1384.2M) ***
[03/07 12:20:55    431] DEBUG: @coeDRVCandCache::cleanup.
[03/07 12:20:55    431] End: GigaOpt high fanout net optimization
[03/07 12:20:55    431] Begin: GigaOpt DRV Optimization
[03/07 12:20:55    431] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/07 12:20:55    431] Info: 1 clock net  excluded from IPO operation.
[03/07 12:20:55    431] PhyDesignGrid: maxLocalDensity 3.00
[03/07 12:20:55    431] #spOpts: N=65 mergeVia=F 
[03/07 12:20:58    434] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:20:58    434] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/07 12:20:58    434] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:20:58    434] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/07 12:20:58    434] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:20:58    434] DEBUG: @coeDRVCandCache::init.
[03/07 12:20:58    434] Info: violation cost 268331.968750 (cap = 1691.797607, tran = 266599.187500, len = 0.000000, fanout load = 0.000000, fanout count = 41.000000, glitch 0.000000)
[03/07 12:20:58    434] |   806   | 22400   |   737   |    737  |     0   |     0   |     0   |     0   | -21.18 |          0|          0|          0|  49.42  |            |           |
[03/07 12:21:13    449] Info: violation cost 13.675951 (cap = 0.007874, tran = 13.668077, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:21:13    449] |    25   |  1096   |     3   |      3  |     0   |     0   |     0   |     0   | -2.94 |        272|          0|        708|  49.81  |   0:00:15.0|    1412.5M|
[03/07 12:21:13    449] Info: violation cost 0.081658 (cap = 0.000000, tran = 0.081658, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 12:21:13    449] |     1   |    66   |     0   |      0  |     0   |     0   |     0   |     0   | -2.99 |          4|          0|         24|  49.81  |   0:00:00.0|    1412.5M|
[03/07 12:21:13    449] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:21:13    449] 
[03/07 12:21:13    449] *** Finish DRV Fixing (cpu=0:00:15.9 real=0:00:16.0 mem=1412.5M) ***
[03/07 12:21:13    449] 
[03/07 12:21:13    449] DEBUG: @coeDRVCandCache::cleanup.
[03/07 12:21:13    449] End: GigaOpt DRV Optimization
[03/07 12:21:13    449] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/07 12:21:13    449] Leakage Power Opt: resetting the buf/inv selection
[03/07 12:21:13    449] **optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1257.0M, totSessionCpu=0:07:30 **
[03/07 12:21:13    449] Leakage Power Opt: re-selecting buf/inv list 
[03/07 12:21:13    449] Summary for sequential cells idenfication: 
[03/07 12:21:13    449] Identified SBFF number: 199
[03/07 12:21:13    449] Identified MBFF number: 0
[03/07 12:21:13    449] Not identified SBFF number: 0
[03/07 12:21:13    449] Not identified MBFF number: 0
[03/07 12:21:13    449] Number of sequential cells which are not FFs: 104
[03/07 12:21:13    449] 
[03/07 12:21:13    449] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:21:13    449] optDesignOneStep: Leakage Power Flow
[03/07 12:21:13    449] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:21:13    449] Begin: GigaOpt Global Optimization
[03/07 12:21:13    449] *info: use new DP (enabled)
[03/07 12:21:13    450] Info: 1 clock net  excluded from IPO operation.
[03/07 12:21:13    450] PhyDesignGrid: maxLocalDensity 1.20
[03/07 12:21:13    450] #spOpts: N=65 mergeVia=F 
[03/07 12:21:14    450] Summary for sequential cells idenfication: 
[03/07 12:21:14    450] Identified SBFF number: 199
[03/07 12:21:14    450] Identified MBFF number: 0
[03/07 12:21:14    450] Not identified SBFF number: 0
[03/07 12:21:14    450] Not identified MBFF number: 0
[03/07 12:21:14    450] Number of sequential cells which are not FFs: 104
[03/07 12:21:14    450] 
[03/07 12:21:16    452] *info: 1 clock net excluded
[03/07 12:21:16    452] *info: 2 special nets excluded.
[03/07 12:21:16    452] *info: 121 no-driver nets excluded.
[03/07 12:21:21    457] ** GigaOpt Global Opt WNS Slack -2.993  TNS Slack -9774.506 
[03/07 12:21:21    457] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:21:21    457] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:21:21    457] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:21:21    457] |  -2.993|-9774.506|    49.81%|   0:00:00.0| 1401.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:21:21    457] |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:21:45    481] |  -2.819|-6684.089|    50.12%|   0:00:24.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:21:45    481] |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:22:06    502] |  -2.679|-5471.396|    50.91%|   0:00:21.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:22:06    502] |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:22:07    503] |  -2.679|-5471.396|    50.91%|   0:00:01.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:22:07    503] |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:22:46    542] |  -1.917|-3627.859|    51.80%|   0:00:39.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:22:46    542] |        |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/07 12:23:01    557] |  -1.917|-3658.872|    51.97%|   0:00:15.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:01    557] |        |         |          |            |        |          |         | q9_reg_13_/D                                       |
[03/07 12:23:10    566] |  -1.879|-3574.284|    52.22%|   0:00:09.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:10    566] |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
[03/07 12:23:12    568] |  -1.879|-3574.284|    52.22%|   0:00:02.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:12    568] |        |         |          |            |        |          |         | q15_reg_15_/D                                      |
[03/07 12:23:30    586] |  -1.653|-3165.403|    52.55%|   0:00:18.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:30    586] |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/07 12:23:40    596] |  -1.653|-3161.942|    52.57%|   0:00:10.0| 1459.6M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:40    596] |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/07 12:23:46    602] |  -1.653|-3117.353|    52.67%|   0:00:06.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:46    602] |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/07 12:23:47    603] |  -1.653|-3117.353|    52.67%|   0:00:01.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:23:47    603] |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/07 12:23:56    612] |  -1.565|-2974.093|    52.95%|   0:00:09.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:23:56    612] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:24:02    618] |  -1.565|-2973.935|    52.96%|   0:00:06.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:24:02    618] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:24:06    622] |  -1.565|-2960.090|    52.99%|   0:00:04.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:24:06    622] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:24:07    623] |  -1.565|-2960.090|    52.99%|   0:00:01.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:24:07    623] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:24:12    628] |  -1.565|-2942.030|    53.11%|   0:00:05.0| 1478.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:24:12    628] |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:24:12    628] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:24:12    628] 
[03/07 12:24:12    628] *** Finish pre-CTS Global Setup Fixing (cpu=0:02:50 real=0:02:51 mem=1478.7M) ***
[03/07 12:24:12    628] 
[03/07 12:24:12    628] *** Finish pre-CTS Setup Fixing (cpu=0:02:50 real=0:02:51 mem=1478.7M) ***
[03/07 12:24:12    628] ** GigaOpt Global Opt End WNS Slack -1.565  TNS Slack -2942.030 
[03/07 12:24:12    628] End: GigaOpt Global Optimization
[03/07 12:24:12    628] Leakage Power Opt: resetting the buf/inv selection
[03/07 12:24:12    628] 
[03/07 12:24:12    628] Active setup views:
[03/07 12:24:12    628]  WC_VIEW
[03/07 12:24:12    628]   Dominating endpoints: 0
[03/07 12:24:12    628]   Dominating TNS: -0.000
[03/07 12:24:12    628] 
[03/07 12:24:12    628] *** Timing NOT met, worst failing slack is -1.565
[03/07 12:24:12    628] *** Check timing (0:00:00.0)
[03/07 12:24:12    628] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:24:12    628] optDesignOneStep: Leakage Power Flow
[03/07 12:24:12    628] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:24:12    628] Info: 1 clock net  excluded from IPO operation.
[03/07 12:24:12    628] Begin: Area Reclaim Optimization
[03/07 12:24:13    629] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:24:13    629] #spOpts: N=65 mergeVia=F 
[03/07 12:24:13    629] Reclaim Optimization WNS Slack -1.565  TNS Slack -2942.030 Density 53.11
[03/07 12:24:13    629] +----------+---------+--------+---------+------------+--------+
[03/07 12:24:13    629] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/07 12:24:13    629] +----------+---------+--------+---------+------------+--------+
[03/07 12:24:13    629] |    53.11%|        -|  -1.565|-2942.030|   0:00:00.0| 1452.4M|
[03/07 12:24:16    632] |    53.11%|        6|  -1.565|-2940.759|   0:00:03.0| 1455.2M|
[03/07 12:24:16    632] |    53.11%|        0|  -1.565|-2940.759|   0:00:00.0| 1455.2M|
[03/07 12:24:18    634] |    53.07%|       45|  -1.565|-2940.726|   0:00:02.0| 1455.2M|
[03/07 12:24:25    641] |    52.78%|      968|  -1.565|-2938.680|   0:00:07.0| 1455.2M|
[03/07 12:24:26    642] |    52.77%|       57|  -1.565|-2938.762|   0:00:01.0| 1455.2M|
[03/07 12:24:26    642] |    52.77%|        6|  -1.565|-2938.774|   0:00:00.0| 1455.2M|
[03/07 12:24:26    642] |    52.77%|        0|  -1.565|-2938.774|   0:00:00.0| 1455.2M|
[03/07 12:24:26    642] +----------+---------+--------+---------+------------+--------+
[03/07 12:24:26    642] Reclaim Optimization End WNS Slack -1.565  TNS Slack -2938.774 Density 52.77
[03/07 12:24:26    642] 
[03/07 12:24:26    642] ** Summary: Restruct = 6 Buffer Deletion = 43 Declone = 10 Resize = 962 **
[03/07 12:24:26    642] --------------------------------------------------------------
[03/07 12:24:26    642] |                                   | Total     | Sequential |
[03/07 12:24:26    642] --------------------------------------------------------------
[03/07 12:24:26    642] | Num insts resized                 |     903  |       0    |
[03/07 12:24:26    642] | Num insts undone                  |      68  |       0    |
[03/07 12:24:26    642] | Num insts Downsized               |     903  |       0    |
[03/07 12:24:26    642] | Num insts Samesized               |       0  |       0    |
[03/07 12:24:26    642] | Num insts Upsized                 |       0  |       0    |
[03/07 12:24:26    642] | Num multiple commits+uncommits    |      61  |       -    |
[03/07 12:24:26    642] --------------------------------------------------------------
[03/07 12:24:26    642] ** Finished Core Area Reclaim Optimization (cpu = 0:00:14.0) (real = 0:00:14.0) **
[03/07 12:24:26    642] Executing incremental physical updates
[03/07 12:24:26    642] Executing incremental physical updates
[03/07 12:24:26    642] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1303.63M, totSessionCpu=0:10:43).
[03/07 12:24:27    643] setup target slack: 0.1
[03/07 12:24:27    643] extra slack: 0.1
[03/07 12:24:27    643] std delay: 0.0142
[03/07 12:24:27    643] real setup target slack: 0.0142
[03/07 12:24:27    643] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:24:27    643] #spOpts: N=65 
[03/07 12:24:27    643] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/07 12:24:27    643] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:24:27    643] [NR-eagl] Started earlyGlobalRoute kernel
[03/07 12:24:27    643] [NR-eagl] Initial Peak syMemory usage = 1303.6 MB
[03/07 12:24:27    643] (I)       Reading DB...
[03/07 12:24:27    643] (I)       congestionReportName   : 
[03/07 12:24:27    643] (I)       buildTerm2TermWires    : 0
[03/07 12:24:27    643] (I)       doTrackAssignment      : 1
[03/07 12:24:27    643] (I)       dumpBookshelfFiles     : 0
[03/07 12:24:27    643] (I)       numThreads             : 1
[03/07 12:24:27    643] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:24:27    643] (I)       honorPin               : false
[03/07 12:24:27    643] (I)       honorPinGuide          : true
[03/07 12:24:27    643] (I)       honorPartition         : false
[03/07 12:24:27    643] (I)       allowPartitionCrossover: false
[03/07 12:24:27    643] (I)       honorSingleEntry       : true
[03/07 12:24:27    643] (I)       honorSingleEntryStrong : true
[03/07 12:24:27    643] (I)       handleViaSpacingRule   : false
[03/07 12:24:27    643] (I)       PDConstraint           : none
[03/07 12:24:27    643] (I)       expBetterNDRHandling   : false
[03/07 12:24:27    643] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:24:27    643] (I)       routingEffortLevel     : 3
[03/07 12:24:27    643] [NR-eagl] minRouteLayer          : 2
[03/07 12:24:27    643] [NR-eagl] maxRouteLayer          : 4
[03/07 12:24:27    643] (I)       numRowsPerGCell        : 1
[03/07 12:24:27    643] (I)       speedUpLargeDesign     : 0
[03/07 12:24:27    643] (I)       speedUpBlkViolationClean: 0
[03/07 12:24:27    643] (I)       multiThreadingTA       : 0
[03/07 12:24:27    643] (I)       blockedPinEscape       : 1
[03/07 12:24:27    643] (I)       blkAwareLayerSwitching : 0
[03/07 12:24:27    643] (I)       betterClockWireModeling: 1
[03/07 12:24:27    643] (I)       punchThroughDistance   : 500.00
[03/07 12:24:27    643] (I)       scenicBound            : 1.15
[03/07 12:24:27    643] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:24:27    643] (I)       source-to-sink ratio   : 0.00
[03/07 12:24:27    643] (I)       targetCongestionRatioH : 1.00
[03/07 12:24:27    643] (I)       targetCongestionRatioV : 1.00
[03/07 12:24:27    643] (I)       layerCongestionRatio   : 0.70
[03/07 12:24:27    643] (I)       m1CongestionRatio      : 0.10
[03/07 12:24:27    643] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:24:27    643] (I)       localRouteEffort       : 1.00
[03/07 12:24:27    643] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:24:27    643] (I)       supplyScaleFactorH     : 1.00
[03/07 12:24:27    643] (I)       supplyScaleFactorV     : 1.00
[03/07 12:24:27    643] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:24:27    643] (I)       doubleCutViaModelingRatio: 0.00
[03/07 12:24:27    643] (I)       blockTrack             : 
[03/07 12:24:27    643] (I)       readTROption           : true
[03/07 12:24:27    643] (I)       extraSpacingBothSide   : false
[03/07 12:24:27    643] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:24:27    643] (I)       routeSelectedNetsOnly  : false
[03/07 12:24:27    643] (I)       before initializing RouteDB syMemory usage = 1324.3 MB
[03/07 12:24:27    643] (I)       starting read tracks
[03/07 12:24:27    643] (I)       build grid graph
[03/07 12:24:27    643] (I)       build grid graph start
[03/07 12:24:27    643] [NR-eagl] Layer1 has no routable track
[03/07 12:24:27    643] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:24:27    643] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:24:27    643] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:24:27    643] (I)       build grid graph end
[03/07 12:24:27    643] (I)       Layer1   numNetMinLayer=32207
[03/07 12:24:27    643] (I)       Layer2   numNetMinLayer=0
[03/07 12:24:27    643] (I)       Layer3   numNetMinLayer=0
[03/07 12:24:27    643] (I)       Layer4   numNetMinLayer=0
[03/07 12:24:27    643] (I)       numViaLayers=3
[03/07 12:24:27    643] (I)       end build via table
[03/07 12:24:27    643] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:24:27    643] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:24:27    643] (I)       readDataFromPlaceDB
[03/07 12:24:27    643] (I)       Read net information..
[03/07 12:24:27    643] [NR-eagl] Read numTotalNets=32207  numIgnoredNets=3
[03/07 12:24:27    643] (I)       Read testcase time = 0.010 seconds
[03/07 12:24:27    643] 
[03/07 12:24:27    643] (I)       totalPins=115249  totalGlobalPin=110077 (95.51%)
[03/07 12:24:27    643] (I)       Model blockage into capacity
[03/07 12:24:27    643] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 12:24:27    643] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:24:27    643] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 12:24:27    643] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 12:24:27    643] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 12:24:27    643] (I)       Modeling time = 0.030 seconds
[03/07 12:24:27    643] 
[03/07 12:24:27    643] (I)       Number of ignored nets = 3
[03/07 12:24:27    643] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 12:24:27    643] (I)       Number of clock nets = 1.  Ignored: No
[03/07 12:24:27    643] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 12:24:27    643] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 12:24:27    643] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 12:24:27    643] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 12:24:27    643] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 12:24:27    643] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 12:24:27    643] (I)       Number of two pin nets which has pins at the same location = 3.  Ignored: Yes
[03/07 12:24:27    643] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 12:24:27    643] (I)       Before initializing earlyGlobalRoute syMemory usage = 1329.4 MB
[03/07 12:24:27    643] (I)       Layer1  viaCost=300.00
[03/07 12:24:27    643] (I)       Layer2  viaCost=100.00
[03/07 12:24:27    643] (I)       Layer3  viaCost=100.00
[03/07 12:24:27    643] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:24:27    643] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 12:24:27    643] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 12:24:27    643] (I)       Site Width          :   400  (dbu)
[03/07 12:24:27    643] (I)       Row Height          :  3600  (dbu)
[03/07 12:24:27    643] (I)       GCell Width         :  3600  (dbu)
[03/07 12:24:27    643] (I)       GCell Height        :  3600  (dbu)
[03/07 12:24:27    643] (I)       grid                :   308   306     4
[03/07 12:24:27    643] (I)       vertical capacity   :     0  3600     0  3600
[03/07 12:24:27    643] (I)       horizontal capacity :     0     0  3600     0
[03/07 12:24:27    643] (I)       Default wire width  :   180   200   200   200
[03/07 12:24:27    643] (I)       Default wire space  :   180   200   200   200
[03/07 12:24:27    643] (I)       Default pitch size  :   360   400   400   400
[03/07 12:24:27    643] (I)       First Track Coord   :     0   200   400   200
[03/07 12:24:27    643] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 12:24:27    643] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 12:24:27    643] (I)       Num of masks        :     1     1     1     1
[03/07 12:24:27    643] (I)       --------------------------------------------------------
[03/07 12:24:27    643] 
[03/07 12:24:27    643] [NR-eagl] ============ Routing rule table ============
[03/07 12:24:27    643] [NR-eagl] Rule id 0. Nets 32204 
[03/07 12:24:27    643] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 12:24:27    643] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 12:24:27    643] [NR-eagl] ========================================
[03/07 12:24:27    643] [NR-eagl] 
[03/07 12:24:27    643] (I)       After initializing earlyGlobalRoute syMemory usage = 1333.2 MB
[03/07 12:24:27    643] (I)       Loading and dumping file time : 0.26 seconds
[03/07 12:24:27    643] (I)       ============= Initialization =============
[03/07 12:24:27    643] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 12:24:27    643] [NR-eagl] Layer group 1: route 32204 net(s) in layer range [2, 4]
[03/07 12:24:27    643] (I)       ============  Phase 1a Route ============
[03/07 12:24:27    643] (I)       Phase 1a runs 0.12 seconds
[03/07 12:24:27    643] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=2
[03/07 12:24:27    643] (I)       Usage: 485102 = (254996 H, 230106 V) = (31.32% H, 16.11% V) = (4.590e+05um H, 4.142e+05um V)
[03/07 12:24:27    643] (I)       
[03/07 12:24:27    643] (I)       ============  Phase 1b Route ============
[03/07 12:24:27    643] (I)       Phase 1b runs 0.04 seconds
[03/07 12:24:27    643] (I)       Usage: 485670 = (255333 H, 230337 V) = (31.36% H, 16.12% V) = (4.596e+05um H, 4.146e+05um V)
[03/07 12:24:27    643] (I)       
[03/07 12:24:27    643] (I)       earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.71% V. EstWL: 8.742060e+05um
[03/07 12:24:27    643] (I)       ============  Phase 1c Route ============
[03/07 12:24:27    643] (I)       Level2 Grid: 62 x 62
[03/07 12:24:27    643] (I)       Phase 1c runs 0.01 seconds
[03/07 12:24:27    643] (I)       Usage: 485676 = (255339 H, 230337 V) = (31.36% H, 16.12% V) = (4.596e+05um H, 4.146e+05um V)
[03/07 12:24:27    643] (I)       
[03/07 12:24:27    643] (I)       ============  Phase 1d Route ============
[03/07 12:24:27    643] (I)       Phase 1d runs 0.02 seconds
[03/07 12:24:27    643] (I)       Usage: 485787 = (255399 H, 230388 V) = (31.37% H, 16.13% V) = (4.597e+05um H, 4.147e+05um V)
[03/07 12:24:27    643] (I)       
[03/07 12:24:27    643] (I)       ============  Phase 1e Route ============
[03/07 12:24:27    643] (I)       Phase 1e runs 0.01 seconds
[03/07 12:24:27    643] (I)       Usage: 485787 = (255399 H, 230388 V) = (31.37% H, 16.13% V) = (4.597e+05um H, 4.147e+05um V)
[03/07 12:24:27    643] (I)       
[03/07 12:24:27    643] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.48% V. EstWL: 8.744166e+05um
[03/07 12:24:27    643] [NR-eagl] 
[03/07 12:24:27    643] (I)       ============  Phase 1l Route ============
[03/07 12:24:27    643] (I)       dpBasedLA: time=0.07  totalOF=5823  totalVia=223194  totalWL=485722  total(Via+WL)=708916 
[03/07 12:24:27    643] (I)       Total Global Routing Runtime: 0.44 seconds
[03/07 12:24:27    643] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.22% V
[03/07 12:24:27    643] [NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.26% V
[03/07 12:24:27    643] (I)       
[03/07 12:24:27    643] [NR-eagl] End Peak syMemory usage = 1333.2 MB
[03/07 12:24:27    643] [NR-eagl] Early Global Router Kernel+IO runtime : 0.73 seconds
[03/07 12:24:27    644] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[03/07 12:24:27    644] Local HotSpot Analysis: normalized congestion hotspot area = 0.26/0.26 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:24:27    644] HotSpot [1] box (254.80 456.40 298.00 499.60)
[03/07 12:24:27    644] HotSpot [1] area 0.26
[03/07 12:24:27    644] 
[03/07 12:24:27    644] ** np local hotspot detection info verbose **
[03/07 12:24:27    644] level 0: max group area = 1.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:24:27    644] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 12:24:27    644] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 12:24:27    644] 
[03/07 12:24:27    644] #spOpts: N=65 
[03/07 12:24:27    644] Apply auto density screen in post-place stage.
[03/07 12:24:28    644] Auto density screen increases utilization from 0.528 to 0.528
[03/07 12:24:28    644] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1333.2M
[03/07 12:24:28    644] *** Starting refinePlace (0:10:44 mem=1333.2M) ***
[03/07 12:24:28    644] Total net bbox length = 7.051e+05 (3.690e+05 3.361e+05) (ext = 8.294e+03)
[03/07 12:24:28    644] default core: bins with density >  0.75 = 5.89 % ( 53 / 900 )
[03/07 12:24:28    644] Density distribution unevenness ratio = 11.759%
[03/07 12:24:28    644] RPlace IncrNP: Rollback Lev = -5
[03/07 12:24:28    644] RPlace: Density =1.004444, incremental np is triggered.
[03/07 12:24:28    644] incr SKP is on..., with optDC mode
[03/07 12:24:28    644] tdgpInitIgnoreNetLoadFix on 
[03/07 12:24:29    645] (cpu=0:00:01.1 mem=1333.2M) ***
[03/07 12:24:29    645] *** Build Virtual Sizing Timing Model
[03/07 12:24:29    645] (cpu=0:00:01.5 mem=1333.2M) ***
[03/07 12:24:33    648] Congestion driven padding in post-place stage.
[03/07 12:24:33    648] Congestion driven padding increases utilization from 0.781 to 0.783
[03/07 12:24:33    648] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 1407.1M
[03/07 12:26:39    775] default core: bins with density >  0.75 = 2.33 % ( 21 / 900 )
[03/07 12:26:39    775] Density distribution unevenness ratio = 11.277%
[03/07 12:26:39    775] RPlace postIncrNP: Density = 1.004444 -> 0.838889.
[03/07 12:26:39    775] RPlace postIncrNP Info: Density distribution changes:
[03/07 12:26:39    775] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:26:39    775] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:26:39    775] [1.00 - 1.05] :	 1 (0.11%) -> 0 (0.00%)
[03/07 12:26:39    775] [0.95 - 1.00] :	 1 (0.11%) -> 0 (0.00%)
[03/07 12:26:39    775] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:26:39    775] [0.85 - 0.90] :	 7 (0.78%) -> 0 (0.00%)
[03/07 12:26:39    775] [0.80 - 0.85] :	 16 (1.78%) -> 3 (0.33%)
[03/07 12:26:39    775] [CPU] RefinePlace/IncrNP (cpu=0:02:11, real=0:02:11, mem=1515.2MB) @(0:10:44 - 0:12:55).
[03/07 12:26:39    775] Move report: incrNP moves 29804 insts, mean move: 22.50 um, max move: 365.80 um
[03/07 12:26:39    775] 	Max move on inst (core_instance/psum_mem_instance/U197): (30.40, 530.20) --> (356.60, 490.60)
[03/07 12:26:39    775] Move report: Timing Driven Placement moves 29804 insts, mean move: 22.50 um, max move: 365.80 um
[03/07 12:26:39    775] 	Max move on inst (core_instance/psum_mem_instance/U197): (30.40, 530.20) --> (356.60, 490.60)
[03/07 12:26:39    775] 	Runtime: CPU: 0:02:11 REAL: 0:02:11 MEM: 1515.2MB
[03/07 12:26:39    775] Starting refinePlace ...
[03/07 12:26:39    775] default core: bins with density >  0.75 = 2.33 % ( 21 / 900 )
[03/07 12:26:39    775] Density distribution unevenness ratio = 11.247%
[03/07 12:26:40    775]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:26:40    775] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1515.2MB) @(0:12:55 - 0:12:56).
[03/07 12:26:40    775] Move report: preRPlace moves 3077 insts, mean move: 0.45 um, max move: 3.60 um
[03/07 12:26:40    775] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U992): (170.40, 413.20) --> (166.80, 413.20)
[03/07 12:26:40    775] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/07 12:26:40    775] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:26:40    775] Placement tweakage begins.
[03/07 12:26:40    775] wire length = 7.922e+05
[03/07 12:26:43    778] wire length = 7.606e+05
[03/07 12:26:43    778] Placement tweakage ends.
[03/07 12:26:43    778] Move report: tweak moves 2576 insts, mean move: 3.10 um, max move: 27.20 um
[03/07 12:26:43    778] 	Max move on inst (core_instance/mac_array_instance/FE_OFC1261_q_temp_378_): (215.40, 449.20) --> (188.20, 449.20)
[03/07 12:26:43    778] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:03.0, mem=1515.2MB) @(0:12:56 - 0:12:59).
[03/07 12:26:43    778] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:26:43    778] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1515.2MB) @(0:12:59 - 0:12:59).
[03/07 12:26:43    778] Move report: Detail placement moves 5075 insts, mean move: 1.78 um, max move: 26.80 um
[03/07 12:26:43    778] 	Max move on inst (core_instance/mac_array_instance/FE_OFC1261_q_temp_378_): (215.00, 449.20) --> (188.20, 449.20)
[03/07 12:26:43    778] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1515.2MB
[03/07 12:26:43    778] Statistics of distance of Instance movement in refine placement:
[03/07 12:26:43    778]   maximum (X+Y) =       365.80 um
[03/07 12:26:43    778]   inst (core_instance/psum_mem_instance/U197) with max move: (30.4, 530.2) -> (356.6, 490.6)
[03/07 12:26:43    778]   mean    (X+Y) =        22.52 um
[03/07 12:26:43    778] Total instances flipped for WireLenOpt: 1988
[03/07 12:26:43    778] Total instances flipped, including legalization: 8
[03/07 12:26:43    778] Summary Report:
[03/07 12:26:43    778] Instances move: 29803 (out of 29824 movable)
[03/07 12:26:43    778] Mean displacement: 22.52 um
[03/07 12:26:43    778] Max displacement: 365.80 um (Instance: core_instance/psum_mem_instance/U197) (30.4, 530.2) -> (356.6, 490.6)
[03/07 12:26:43    778] 	Length: 26 sites, height: 1 rows, site name: core, cell type: INR2XD4
[03/07 12:26:43    778] Total instances moved : 29803
[03/07 12:26:43    778] Total net bbox length = 5.780e+05 (2.730e+05 3.050e+05) (ext = 7.693e+03)
[03/07 12:26:43    778] Runtime: CPU: 0:02:15 REAL: 0:02:15 MEM: 1515.2MB
[03/07 12:26:43    778] [CPU] RefinePlace/total (cpu=0:02:15, real=0:02:15, mem=1515.2MB) @(0:10:44 - 0:12:59).
[03/07 12:26:43    778] *** Finished refinePlace (0:12:59 mem=1515.2M) ***
[03/07 12:26:43    778] #spOpts: N=65 
[03/07 12:26:43    779] default core: bins with density >  0.75 = 2.22 % ( 20 / 900 )
[03/07 12:26:43    779] Density distribution unevenness ratio = 11.230%
[03/07 12:26:43    779] Trial Route Overflow 0(H) 0(V)
[03/07 12:26:43    779] Starting congestion repair ...
[03/07 12:26:43    779] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/07 12:26:43    779] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:26:43    779] (I)       Reading DB...
[03/07 12:26:44    779] (I)       congestionReportName   : 
[03/07 12:26:44    779] (I)       buildTerm2TermWires    : 1
[03/07 12:26:44    779] (I)       doTrackAssignment      : 1
[03/07 12:26:44    779] (I)       dumpBookshelfFiles     : 0
[03/07 12:26:44    779] (I)       numThreads             : 1
[03/07 12:26:44    779] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:26:44    779] (I)       honorPin               : false
[03/07 12:26:44    779] (I)       honorPinGuide          : true
[03/07 12:26:44    779] (I)       honorPartition         : false
[03/07 12:26:44    779] (I)       allowPartitionCrossover: false
[03/07 12:26:44    779] (I)       honorSingleEntry       : true
[03/07 12:26:44    779] (I)       honorSingleEntryStrong : true
[03/07 12:26:44    779] (I)       handleViaSpacingRule   : false
[03/07 12:26:44    779] (I)       PDConstraint           : none
[03/07 12:26:44    779] (I)       expBetterNDRHandling   : false
[03/07 12:26:44    779] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:26:44    779] (I)       routingEffortLevel     : 3
[03/07 12:26:44    779] [NR-eagl] minRouteLayer          : 2
[03/07 12:26:44    779] [NR-eagl] maxRouteLayer          : 4
[03/07 12:26:44    779] (I)       numRowsPerGCell        : 1
[03/07 12:26:44    779] (I)       speedUpLargeDesign     : 0
[03/07 12:26:44    779] (I)       speedUpBlkViolationClean: 0
[03/07 12:26:44    779] (I)       multiThreadingTA       : 0
[03/07 12:26:44    779] (I)       blockedPinEscape       : 1
[03/07 12:26:44    779] (I)       blkAwareLayerSwitching : 0
[03/07 12:26:44    779] (I)       betterClockWireModeling: 1
[03/07 12:26:44    779] (I)       punchThroughDistance   : 500.00
[03/07 12:26:44    779] (I)       scenicBound            : 1.15
[03/07 12:26:44    779] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:26:44    779] (I)       source-to-sink ratio   : 0.00
[03/07 12:26:44    779] (I)       targetCongestionRatioH : 1.00
[03/07 12:26:44    779] (I)       targetCongestionRatioV : 1.00
[03/07 12:26:44    779] (I)       layerCongestionRatio   : 0.70
[03/07 12:26:44    779] (I)       m1CongestionRatio      : 0.10
[03/07 12:26:44    779] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:26:44    779] (I)       localRouteEffort       : 1.00
[03/07 12:26:44    779] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:26:44    779] (I)       supplyScaleFactorH     : 1.00
[03/07 12:26:44    779] (I)       supplyScaleFactorV     : 1.00
[03/07 12:26:44    779] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:26:44    779] (I)       doubleCutViaModelingRatio: 0.00
[03/07 12:26:44    779] (I)       blockTrack             : 
[03/07 12:26:44    779] (I)       readTROption           : true
[03/07 12:26:44    779] (I)       extraSpacingBothSide   : false
[03/07 12:26:44    779] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:26:44    779] (I)       routeSelectedNetsOnly  : false
[03/07 12:26:44    779] (I)       before initializing RouteDB syMemory usage = 1515.2 MB
[03/07 12:26:44    779] (I)       starting read tracks
[03/07 12:26:44    779] (I)       build grid graph
[03/07 12:26:44    779] (I)       build grid graph start
[03/07 12:26:44    779] [NR-eagl] Layer1 has no routable track
[03/07 12:26:44    779] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:26:44    779] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:26:44    779] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:26:44    779] (I)       build grid graph end
[03/07 12:26:44    779] (I)       Layer1   numNetMinLayer=32207
[03/07 12:26:44    779] (I)       Layer2   numNetMinLayer=0
[03/07 12:26:44    779] (I)       Layer3   numNetMinLayer=0
[03/07 12:26:44    779] (I)       Layer4   numNetMinLayer=0
[03/07 12:26:44    779] (I)       numViaLayers=3
[03/07 12:26:44    779] (I)       end build via table
[03/07 12:26:44    779] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:26:44    779] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:26:44    779] (I)       readDataFromPlaceDB
[03/07 12:26:44    779] (I)       Read net information..
[03/07 12:26:44    779] [NR-eagl] Read numTotalNets=32207  numIgnoredNets=0
[03/07 12:26:44    779] (I)       Read testcase time = 0.010 seconds
[03/07 12:26:44    779] 
[03/07 12:26:44    779] (I)       totalPins=115255  totalGlobalPin=113931 (98.85%)
[03/07 12:26:44    779] (I)       Model blockage into capacity
[03/07 12:26:44    779] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 12:26:44    779] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:26:44    779] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 12:26:44    779] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 12:26:44    779] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 12:26:44    779] (I)       Modeling time = 0.030 seconds
[03/07 12:26:44    779] 
[03/07 12:26:44    779] (I)       Number of ignored nets = 0
[03/07 12:26:44    779] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 12:26:44    779] (I)       Number of clock nets = 1.  Ignored: No
[03/07 12:26:44    779] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 12:26:44    779] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 12:26:44    779] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 12:26:44    779] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 12:26:44    779] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 12:26:44    779] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 12:26:44    779] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 12:26:44    779] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 12:26:44    779] (I)       Before initializing earlyGlobalRoute syMemory usage = 1515.2 MB
[03/07 12:26:44    779] (I)       Layer1  viaCost=300.00
[03/07 12:26:44    779] (I)       Layer2  viaCost=100.00
[03/07 12:26:44    779] (I)       Layer3  viaCost=100.00
[03/07 12:26:44    779] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:26:44    779] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 12:26:44    779] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 12:26:44    779] (I)       Site Width          :   400  (dbu)
[03/07 12:26:44    779] (I)       Row Height          :  3600  (dbu)
[03/07 12:26:44    779] (I)       GCell Width         :  3600  (dbu)
[03/07 12:26:44    779] (I)       GCell Height        :  3600  (dbu)
[03/07 12:26:44    779] (I)       grid                :   308   306     4
[03/07 12:26:44    779] (I)       vertical capacity   :     0  3600     0  3600
[03/07 12:26:44    779] (I)       horizontal capacity :     0     0  3600     0
[03/07 12:26:44    779] (I)       Default wire width  :   180   200   200   200
[03/07 12:26:44    779] (I)       Default wire space  :   180   200   200   200
[03/07 12:26:44    779] (I)       Default pitch size  :   360   400   400   400
[03/07 12:26:44    779] (I)       First Track Coord   :     0   200   400   200
[03/07 12:26:44    779] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 12:26:44    779] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 12:26:44    779] (I)       Num of masks        :     1     1     1     1
[03/07 12:26:44    779] (I)       --------------------------------------------------------
[03/07 12:26:44    779] 
[03/07 12:26:44    779] [NR-eagl] ============ Routing rule table ============
[03/07 12:26:44    779] [NR-eagl] Rule id 0. Nets 32207 
[03/07 12:26:44    779] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 12:26:44    779] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 12:26:44    779] [NR-eagl] ========================================
[03/07 12:26:44    779] [NR-eagl] 
[03/07 12:26:44    779] (I)       After initializing earlyGlobalRoute syMemory usage = 1515.2 MB
[03/07 12:26:44    779] (I)       Loading and dumping file time : 0.25 seconds
[03/07 12:26:44    779] (I)       ============= Initialization =============
[03/07 12:26:44    779] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 12:26:44    779] [NR-eagl] Layer group 1: route 32207 net(s) in layer range [2, 4]
[03/07 12:26:44    779] (I)       ============  Phase 1a Route ============
[03/07 12:26:44    779] (I)       Phase 1a runs 0.12 seconds
[03/07 12:26:44    779] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/07 12:26:44    779] (I)       Usage: 407603 = (198586 H, 209017 V) = (24.39% H, 14.63% V) = (3.575e+05um H, 3.762e+05um V)
[03/07 12:26:44    779] (I)       
[03/07 12:26:44    779] (I)       ============  Phase 1b Route ============
[03/07 12:26:44    779] (I)       Phase 1b runs 0.03 seconds
[03/07 12:26:44    779] (I)       Usage: 407742 = (198685 H, 209057 V) = (24.40% H, 14.63% V) = (3.576e+05um H, 3.763e+05um V)
[03/07 12:26:44    779] (I)       
[03/07 12:26:44    779] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 7.339356e+05um
[03/07 12:26:44    779] (I)       ============  Phase 1c Route ============
[03/07 12:26:44    779] (I)       Level2 Grid: 62 x 62
[03/07 12:26:44    779] (I)       Phase 1c runs 0.02 seconds
[03/07 12:26:44    779] (I)       Usage: 407742 = (198685 H, 209057 V) = (24.40% H, 14.63% V) = (3.576e+05um H, 3.763e+05um V)
[03/07 12:26:44    779] (I)       
[03/07 12:26:44    779] (I)       ============  Phase 1d Route ============
[03/07 12:26:44    779] (I)       Phase 1d runs 0.02 seconds
[03/07 12:26:44    779] (I)       Usage: 407803 = (198722 H, 209081 V) = (24.41% H, 14.64% V) = (3.577e+05um H, 3.763e+05um V)
[03/07 12:26:44    779] (I)       
[03/07 12:26:44    779] (I)       ============  Phase 1e Route ============
[03/07 12:26:44    779] (I)       Phase 1e runs 0.01 seconds
[03/07 12:26:44    779] (I)       Usage: 407803 = (198722 H, 209081 V) = (24.41% H, 14.64% V) = (3.577e+05um H, 3.763e+05um V)
[03/07 12:26:44    779] (I)       
[03/07 12:26:44    779] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.06% V. EstWL: 7.340454e+05um
[03/07 12:26:44    779] [NR-eagl] 
[03/07 12:26:44    779] (I)       ============  Phase 1l Route ============
[03/07 12:26:44    779] (I)       dpBasedLA: time=0.07  totalOF=1757  totalVia=218248  totalWL=407789  total(Via+WL)=626037 
[03/07 12:26:44    779] (I)       Total Global Routing Runtime: 0.41 seconds
[03/07 12:26:44    779] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[03/07 12:26:44    779] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[03/07 12:26:44    779] (I)       
[03/07 12:26:44    779] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 12:26:44    779] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:26:44    779] 
[03/07 12:26:44    779] ** np local hotspot detection info verbose **
[03/07 12:26:44    779] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:26:44    779] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 12:26:44    779] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 12:26:44    779] 
[03/07 12:26:44    779] describeCongestion: hCong = 0.00 vCong = 0.00
[03/07 12:26:44    779] Skipped repairing congestion.
[03/07 12:26:44    779] (I)       ============= track Assignment ============
[03/07 12:26:44    779] (I)       extract Global 3D Wires
[03/07 12:26:44    779] (I)       Extract Global WL : time=0.01
[03/07 12:26:44    779] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 12:26:44    779] (I)       Initialization real time=0.01 seconds
[03/07 12:26:45    780] (I)       Kernel real time=0.42 seconds
[03/07 12:26:45    780] (I)       End Greedy Track Assignment
[03/07 12:26:45    780] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 115012
[03/07 12:26:45    780] [NR-eagl] Layer2(M2)(V) length: 3.214120e+05um, number of vias: 173952
[03/07 12:26:45    780] [NR-eagl] Layer3(M3)(H) length: 3.667801e+05um, number of vias: 5091
[03/07 12:26:45    780] [NR-eagl] Layer4(M4)(V) length: 6.519840e+04um, number of vias: 0
[03/07 12:26:45    780] [NR-eagl] Total length: 7.533905e+05um, number of vias: 294055
[03/07 12:26:45    780] End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
[03/07 12:26:45    780] Start to check current routing status for nets...
[03/07 12:26:45    780] Using hname+ instead name for net compare
[03/07 12:26:45    780] All nets are already routed correctly.
[03/07 12:26:45    780] End to check current routing status for nets (mem=1354.4M)
[03/07 12:26:45    780] Extraction called for design 'fullchip' of instances=29824 and nets=32335 using extraction engine 'preRoute' .
[03/07 12:26:45    780] PreRoute RC Extraction called for design fullchip.
[03/07 12:26:45    780] RC Extraction called in multi-corner(2) mode.
[03/07 12:26:45    780] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 12:26:45    780] RCMode: PreRoute
[03/07 12:26:45    780]       RC Corner Indexes            0       1   
[03/07 12:26:45    780] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 12:26:45    780] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 12:26:45    780] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 12:26:45    780] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 12:26:45    780] Shrink Factor                : 1.00000
[03/07 12:26:45    780] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:26:45    780] Using capacitance table file ...
[03/07 12:26:45    780] Updating RC grid for preRoute extraction ...
[03/07 12:26:45    780] Initializing multi-corner capacitance tables ... 
[03/07 12:26:45    780] Initializing multi-corner resistance tables ...
[03/07 12:26:45    781] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1354.441M)
[03/07 12:26:46    782] Compute RC Scale Done ...
[03/07 12:26:46    782] **optDesign ... cpu = 0:06:26, real = 0:06:26, mem = 1335.3M, totSessionCpu=0:13:02 **
[03/07 12:26:46    782] #################################################################################
[03/07 12:26:46    782] # Design Stage: PreRoute
[03/07 12:26:46    782] # Design Name: fullchip
[03/07 12:26:46    782] # Design Mode: 65nm
[03/07 12:26:46    782] # Analysis Mode: MMMC Non-OCV 
[03/07 12:26:46    782] # Parasitics Mode: No SPEF/RCDB
[03/07 12:26:46    782] # Signoff Settings: SI Off 
[03/07 12:26:46    782] #################################################################################
[03/07 12:26:47    783] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:26:47    783] Calculate delays in BcWc mode...
[03/07 12:26:47    783] Topological Sorting (CPU = 0:00:00.1, MEM = 1349.7M, InitMEM = 1345.2M)
[03/07 12:26:51    786] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:26:51    786] End delay calculation. (MEM=1423.54 CPU=0:00:03.6 REAL=0:00:03.0)
[03/07 12:26:51    786] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1423.5M) ***
[03/07 12:26:52    787] *** Timing NOT met, worst failing slack is -1.505
[03/07 12:26:52    787] *** Check timing (0:00:05.5)
[03/07 12:26:52    787] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:26:52    787] optDesignOneStep: Leakage Power Flow
[03/07 12:26:52    787] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:26:52    787] Begin: GigaOpt Optimization in TNS mode
[03/07 12:26:52    787] Effort level <high> specified for reg2reg path_group
[03/07 12:26:54    789] Info: 1 clock net  excluded from IPO operation.
[03/07 12:26:54    789] PhyDesignGrid: maxLocalDensity 0.95
[03/07 12:26:54    789] #spOpts: N=65 
[03/07 12:26:54    789] Core basic site is core
[03/07 12:26:54    789] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:26:57    792] *info: 1 clock net excluded
[03/07 12:26:57    792] *info: 2 special nets excluded.
[03/07 12:26:57    792] *info: 128 no-driver nets excluded.
[03/07 12:26:58    793] ** GigaOpt Optimizer WNS Slack -1.505 TNS Slack -2775.514 Density 52.77
[03/07 12:26:58    793] Optimizer TNS Opt
[03/07 12:26:58    793] Active Path Group: reg2reg  
[03/07 12:26:58    793] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:26:58    793] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:26:58    793] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:26:58    793] |  -1.505|   -1.505|-2737.670|-2775.514|    52.77%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:26:58    793] |        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
[03/07 12:26:58    794] |  -1.478|   -1.478|-2712.175|-2750.020|    52.77%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:26:58    794] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/07 12:26:58    794] |  -1.437|   -1.437|-2709.154|-2746.999|    52.77%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:26:58    794] |        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
[03/07 12:26:59    794] |  -1.418|   -1.418|-2664.214|-2702.058|    52.77%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:26:59    794] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/07 12:26:59    794] |  -1.397|   -1.397|-2652.708|-2690.552|    52.77%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:26:59    794] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/07 12:26:59    795] |  -1.378|   -1.378|-2622.136|-2659.981|    52.78%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:26:59    795] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/07 12:26:59    795] |  -1.365|   -1.365|-2621.171|-2659.015|    52.78%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:26:59    795] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/07 12:27:00    795] |  -1.343|   -1.343|-2608.515|-2646.360|    52.79%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:00    795] |        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
[03/07 12:27:00    795] |  -1.329|   -1.329|-2585.786|-2623.631|    52.79%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:00    795] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 12:27:00    795] |  -1.321|   -1.321|-2582.477|-2620.321|    52.80%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:00    795] |        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
[03/07 12:27:00    795] |  -1.303|   -1.303|-2569.735|-2607.580|    52.80%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:00    795] |        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
[03/07 12:27:01    796] |  -1.291|   -1.291|-2547.360|-2585.205|    52.80%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:01    796] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:01    796] |  -1.289|   -1.289|-2531.571|-2569.415|    52.80%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:01    796] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:01    796] |  -1.277|   -1.277|-2527.480|-2565.324|    52.80%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:01    796] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:01    796] |  -1.270|   -1.270|-2515.634|-2553.478|    52.80%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:01    796] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:01    797] |  -1.254|   -1.254|-2493.002|-2530.846|    52.81%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:01    797] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:02    797] |  -1.249|   -1.249|-2479.828|-2517.672|    52.81%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:02    797] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:02    797] |  -1.244|   -1.244|-2476.643|-2514.487|    52.81%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:02    797] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:02    797] |  -1.239|   -1.239|-2471.502|-2509.346|    52.81%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:02    797] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:02    797] |  -1.225|   -1.225|-2465.583|-2503.428|    52.81%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:02    797] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:27:03    798] |  -1.216|   -1.216|-2445.712|-2483.556|    52.81%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:03    798] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/07 12:27:03    798] |  -1.212|   -1.212|-2436.707|-2474.551|    52.82%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:03    798] |        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
[03/07 12:27:03    798] |  -1.198|   -1.198|-2433.940|-2471.785|    52.82%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:03    798] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:04    799] |  -1.188|   -1.188|-2415.061|-2452.906|    52.82%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:04    799] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:04    799] |  -1.184|   -1.184|-2402.396|-2440.240|    52.82%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:04    799] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:04    800] |  -1.181|   -1.181|-2395.677|-2433.521|    52.83%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:04    800] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:05    800] |  -1.166|   -1.166|-2381.017|-2418.862|    52.83%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:05    800] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:06    801] |  -1.169|   -1.169|-2371.388|-2409.235|    52.84%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:06    801] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:06    801] |  -1.169|   -1.169|-2370.164|-2408.011|    52.84%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:06    801] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:06    801] |  -1.161|   -1.161|-2362.996|-2400.843|    52.84%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:06    801] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:07    802] |  -1.161|   -1.161|-2346.576|-2384.423|    52.85%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:07    802] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:07    802] |  -1.161|   -1.161|-2344.996|-2382.843|    52.85%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:07    802] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:07    802] |  -1.155|   -1.155|-2342.757|-2380.604|    52.86%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:07    802] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:07    803] |  -1.149|   -1.149|-2334.426|-2372.273|    52.86%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:07    803] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:08    803] |  -1.147|   -1.147|-2323.552|-2361.399|    52.87%|   0:00:01.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:08    803] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:08    803] |  -1.147|   -1.147|-2321.337|-2359.184|    52.87%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:08    803] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:08    803] |  -1.142|   -1.142|-2320.155|-2358.002|    52.88%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:08    803] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:09    804] |  -1.142|   -1.142|-2315.558|-2353.405|    52.88%|   0:00:00.0| 1518.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:09    804] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:09    804] |  -1.138|   -1.138|-2314.473|-2352.320|    52.89%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:09    804] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:09    804] |  -1.137|   -1.137|-2297.194|-2335.041|    52.89%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:09    804] |        |         |         |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 12:27:09    805] |  -1.137|   -1.137|-2296.287|-2334.134|    52.90%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:09    805] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:09    805] |  -1.134|   -1.134|-2295.645|-2333.492|    52.90%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:09    805] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:10    805] |  -1.130|   -1.130|-2287.137|-2324.984|    52.90%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:10    805] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:10    805] |  -1.127|   -1.127|-2282.188|-2320.034|    52.91%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:10    805] |        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/07 12:27:11    806] |  -1.127|   -1.127|-2279.076|-2316.923|    52.92%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:11    806] |        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/07 12:27:11    806] |  -1.121|   -1.121|-2277.357|-2315.204|    52.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:11    806] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:11    807] |  -1.121|   -1.121|-2271.178|-2309.025|    52.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:11    807] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:11    807] |  -1.121|   -1.121|-2271.097|-2308.944|    52.93%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:11    807] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:12    807] |  -1.120|   -1.120|-2269.377|-2307.223|    52.94%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:12    807] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:12    807] |  -1.121|   -1.121|-2267.553|-2305.400|    52.94%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:12    807] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:12    807] |  -1.118|   -1.118|-2266.661|-2304.508|    52.94%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:12    807] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:27:12    807] |  -1.118|   -1.118|-2264.775|-2302.622|    52.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:12    807] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:27:12    807] |  -1.118|   -1.118|-2264.380|-2302.227|    52.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:12    807] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:27:12    807] |  -1.112|   -1.112|-2262.499|-2300.346|    52.95%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:12    807] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:27:13    808] |  -1.110|   -1.110|-2252.955|-2290.802|    52.95%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:13    808] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:27:13    808] |  -1.110|   -1.110|-2251.930|-2289.777|    52.96%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:13    808] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:27:13    808] |  -1.107|   -1.107|-2251.633|-2289.480|    52.96%|   0:00:00.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:13    808] |        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/07 12:27:14    809] |  -1.107|   -1.107|-2248.514|-2286.361|    52.96%|   0:00:01.0| 1508.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:14    809] |        |         |         |         |          |            |        |          |         | q11_reg_14_/D                                      |
[03/07 12:27:14    809] |  -1.106|   -1.106|-2247.419|-2285.266|    52.97%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:14    809] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:14    809] |  -1.106|   -1.106|-2244.816|-2282.663|    52.98%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:14    809] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:14    809] |  -1.104|   -1.104|-2243.033|-2280.880|    52.98%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:14    809] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:14    810] |  -1.104|   -1.104|-2241.321|-2279.168|    52.99%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:14    810] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:15    810] |  -1.100|   -1.100|-2240.517|-2278.364|    52.99%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:15    810] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:15    810] |  -1.099|   -1.099|-2231.630|-2269.477|    52.99%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:15    810] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:15    810] |  -1.099|   -1.099|-2231.070|-2268.917|    52.99%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:15    810] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:15    811] |  -1.099|   -1.099|-2230.624|-2268.471|    52.99%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:15    811] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:16    811] |  -1.099|   -1.099|-2229.613|-2267.460|    53.00%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:16    811] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:16    811] |  -1.095|   -1.095|-2229.444|-2267.291|    53.01%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:16    811] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:16    812] |  -1.092|   -1.092|-2225.765|-2263.612|    53.01%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:16    812] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:17    812] |  -1.092|   -1.092|-2223.312|-2261.159|    53.02%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:17    812] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:17    813] |  -1.090|   -1.090|-2221.522|-2259.369|    53.04%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:17    813] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:18    813] |  -1.090|   -1.090|-2220.238|-2258.085|    53.04%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:18    813] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:18    813] |  -1.089|   -1.089|-2216.306|-2254.153|    53.05%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:18    813] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:18    813] |  -1.089|   -1.089|-2215.204|-2253.051|    53.05%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:18    813] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:18    814] |  -1.084|   -1.084|-2213.829|-2251.676|    53.05%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:18    814] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:27:19    814] |  -1.084|   -1.084|-2209.469|-2247.316|    53.06%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:19    814] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:27:19    814] |  -1.084|   -1.084|-2209.367|-2247.214|    53.06%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:19    814] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:27:19    814] |  -1.078|   -1.078|-2207.541|-2245.388|    53.06%|   0:00:00.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:19    814] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:20    815] |  -1.078|   -1.078|-2205.280|-2243.127|    53.07%|   0:00:01.0| 1509.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:20    815] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:21    816] |  -1.076|   -1.076|-2201.748|-2239.595|    53.09%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:21    816] |        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 12:27:21    816] |  -1.076|   -1.076|-2200.551|-2238.398|    53.09%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:21    816] |        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 12:27:21    816] |  -1.076|   -1.076|-2200.474|-2238.321|    53.09%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:21    816] |        |         |         |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 12:27:21    817] |  -1.075|   -1.075|-2197.733|-2235.580|    53.11%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:27:21    817] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:22    817] |  -1.076|   -1.076|-2196.209|-2234.056|    53.11%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:27:22    817] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:22    817] |  -1.074|   -1.074|-2194.633|-2232.480|    53.12%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:22    817] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:22    817] |  -1.069|   -1.069|-2193.829|-2231.677|    53.13%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:22    817] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:23    818] |  -1.069|   -1.069|-2191.160|-2229.008|    53.13%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:23    818] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:23    818] |  -1.069|   -1.069|-2190.514|-2228.362|    53.13%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:23    818] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:23    818] |  -1.068|   -1.068|-2186.789|-2224.636|    53.14%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:27:23    818] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/07 12:27:23    819] |  -1.068|   -1.068|-2185.100|-2222.948|    53.15%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:27:23    819] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/07 12:27:24    819] |  -1.066|   -1.066|-2183.785|-2221.632|    53.16%|   0:00:01.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:24    819] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:24    819] |  -1.066|   -1.066|-2182.553|-2220.401|    53.16%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:24    819] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:24    819] |  -1.064|   -1.064|-2182.271|-2220.119|    53.17%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:27:24    819] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:24    820] |  -1.064|   -1.064|-2181.774|-2219.621|    53.17%|   0:00:00.0| 1510.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:27:24    820] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:25    820] |  -1.062|   -1.062|-2180.233|-2218.080|    53.18%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:25    820] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:25    820] |  -1.062|   -1.062|-2179.589|-2217.436|    53.18%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:25    820] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:27:25    820] |  -1.060|   -1.060|-2178.315|-2216.162|    53.19%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:25    820] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:25    821] |  -1.060|   -1.060|-2177.167|-2215.015|    53.19%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:25    821] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:25    821] |  -1.060|   -1.060|-2176.677|-2214.525|    53.19%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:25    821] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:26    821] |  -1.056|   -1.056|-2167.700|-2205.547|    53.20%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:26    821] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/07 12:27:26    821] |  -1.055|   -1.055|-2165.459|-2203.306|    53.20%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:26    821] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:26    821] |  -1.055|   -1.055|-2165.105|-2202.953|    53.20%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:26    821] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:26    822] |  -1.055|   -1.055|-2164.762|-2202.609|    53.20%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:26    822] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:27:27    822] |  -1.052|   -1.052|-2162.790|-2200.637|    53.21%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:27    822] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:27    822] |  -1.052|   -1.052|-2161.984|-2199.831|    53.21%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:27    822] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:28    823] |  -1.051|   -1.051|-2160.069|-2197.916|    53.22%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:28    823] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:28    823] |  -1.050|   -1.050|-2158.698|-2196.548|    53.23%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:28    823] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:28    823] |  -1.048|   -1.048|-2157.900|-2195.750|    53.23%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:27:28    823] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/07 12:27:29    824] |  -1.049|   -1.049|-2157.426|-2195.276|    53.23%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:29    824] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:29    824] |  -1.048|   -1.048|-2157.094|-2194.945|    53.24%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:27:29    824] |        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
[03/07 12:27:29    824] |  -1.047|   -1.047|-2156.116|-2193.967|    53.25%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:27:29    824] |        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
[03/07 12:27:30    825] |  -1.046|   -1.046|-2154.366|-2192.217|    53.26%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:30    825] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:27:31    826] |  -1.044|   -1.044|-2144.020|-2181.871|    53.28%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:31    826] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:32    827] |  -1.044|   -1.044|-2140.978|-2178.829|    53.30%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:32    827] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:32    827] |  -1.044|   -1.044|-2140.335|-2178.186|    53.30%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:32    827] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:32    827] |  -1.043|   -1.043|-2137.702|-2175.553|    53.32%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:32    827] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:32    827] |  -1.043|   -1.043|-2137.520|-2175.371|    53.33%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:32    827] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:33    828] |  -1.043|   -1.043|-2133.264|-2171.115|    53.33%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:33    828] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:33    828] |  -1.043|   -1.043|-2131.949|-2169.800|    53.35%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:33    828] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:33    828] |  -1.043|   -1.043|-2131.784|-2169.635|    53.35%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:33    828] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:33    829] |  -1.043|   -1.043|-2131.264|-2169.115|    53.35%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:33    829] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:34    829] |  -1.043|   -1.043|-2130.944|-2168.795|    53.35%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:34    829] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:27:35    830] |  -1.043|   -1.043|-2124.260|-2162.111|    53.38%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:35    830] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:35    831] |  -1.043|   -1.043|-2124.052|-2161.904|    53.38%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:35    831] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:36    832] |  -1.043|   -1.043|-2119.458|-2157.309|    53.42%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:36    832] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:37    832] |  -1.043|   -1.043|-2119.115|-2156.966|    53.43%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:37    832] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:37    833] |  -1.043|   -1.043|-2117.168|-2155.019|    53.44%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:37    833] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:38    833] |  -1.043|   -1.043|-2116.183|-2154.034|    53.45%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:38    833] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:38    833] |  -1.043|   -1.043|-2116.163|-2154.014|    53.45%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:38    833] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:40    835] |  -1.043|   -1.043|-2112.326|-2150.177|    53.47%|   0:00:02.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:40    835] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:40    835] |  -1.043|   -1.043|-2111.981|-2149.832|    53.47%|   0:00:00.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:40    835] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:41    836] |  -1.043|   -1.043|-2107.142|-2144.993|    53.51%|   0:00:01.0| 1511.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:41    836] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:42    837] |  -1.043|   -1.043|-2105.823|-2143.674|    53.52%|   0:00:01.0| 1512.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:42    837] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:42    837] |  -1.043|   -1.043|-2105.699|-2143.551|    53.52%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:42    837] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:42    837] |  -1.043|   -1.043|-2104.648|-2142.499|    53.53%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:42    837] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:42    838] |  -1.043|   -1.043|-2104.495|-2142.346|    53.53%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:42    838] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:42    838] |  -1.043|   -1.043|-2104.250|-2142.101|    53.53%|   0:00:00.0| 1512.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:42    838] |        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 12:27:45    840] |  -1.043|   -1.043|-2098.864|-2136.715|    53.56%|   0:00:03.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:45    840] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/07 12:27:45    840] |  -1.043|   -1.043|-2098.495|-2136.346|    53.57%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:45    840] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/07 12:27:46    841] |  -1.043|   -1.043|-2094.567|-2132.418|    53.61%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:46    841] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/07 12:27:46    841] |  -1.043|   -1.043|-2094.446|-2132.297|    53.61%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:46    841] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/07 12:27:47    842] |  -1.043|   -1.043|-2092.786|-2130.637|    53.62%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:47    842] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/07 12:27:47    842] |  -1.043|   -1.043|-2091.703|-2129.554|    53.62%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:27:47    842] |        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
[03/07 12:27:49    844] |  -1.043|   -1.043|-2089.521|-2127.372|    53.64%|   0:00:02.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:49    844] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:27:49    844] |  -1.043|   -1.043|-2088.859|-2126.710|    53.65%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:49    844] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:27:50    845] |  -1.043|   -1.043|-2087.571|-2125.424|    53.66%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:50    845] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:50    845] |  -1.043|   -1.043|-2086.599|-2124.451|    53.68%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:50    845] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:50    845] |  -1.043|   -1.043|-2086.590|-2124.443|    53.68%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:50    845] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:51    846] |  -1.043|   -1.043|-2086.192|-2124.044|    53.69%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:51    846] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:27:52    848] |  -1.043|   -1.043|-2082.929|-2120.785|    53.72%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:52    848] |        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
[03/07 12:27:52    848] |  -1.043|   -1.043|-2082.894|-2120.750|    53.72%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:52    848] |        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
[03/07 12:27:53    848] |  -1.043|   -1.043|-2081.746|-2119.602|    53.74%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:53    848] |        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
[03/07 12:27:53    848] |  -1.043|   -1.043|-2081.477|-2119.333|    53.75%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:27:53    848] |        |         |         |         |          |            |        |          |         | q13_reg_19_/D                                      |
[03/07 12:27:54    849] |  -1.043|   -1.043|-2079.565|-2117.421|    53.75%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:54    849] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:54    850] |  -1.043|   -1.043|-2079.022|-2116.878|    53.76%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:54    850] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:55    850] |  -1.043|   -1.043|-2078.931|-2116.787|    53.76%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:55    850] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:55    850] |  -1.043|   -1.043|-2078.846|-2116.703|    53.76%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:27:55    850] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:27:57    853] |  -1.043|   -1.043|-2075.364|-2113.221|    53.80%|   0:00:02.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:57    853] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:57    853] |  -1.043|   -1.043|-2075.222|-2113.079|    53.81%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:57    853] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:58    854] |  -1.043|   -1.043|-2072.227|-2110.084|    53.84%|   0:00:01.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:58    854] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:58    854] |  -1.043|   -1.043|-2072.196|-2110.054|    53.84%|   0:00:00.0| 1513.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:58    854] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:59    854] |  -1.043|   -1.043|-2071.211|-2109.069|    53.84%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:59    854] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:59    854] |  -1.043|   -1.043|-2071.124|-2108.981|    53.84%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:59    854] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:59    855] |  -1.043|   -1.043|-2070.087|-2107.944|    53.86%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:59    855] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:27:59    855] |  -1.043|   -1.043|-2069.861|-2107.718|    53.87%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:27:59    855] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:28:00    855] |  -1.043|   -1.043|-2068.522|-2106.380|    53.88%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:00    855] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:28:00    855] |  -1.043|   -1.043|-2068.363|-2106.220|    53.88%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:00    855] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:28:00    855] |  -1.043|   -1.043|-2067.643|-2105.501|    53.89%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:00    855] |        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
[03/07 12:28:03    858] |  -1.043|   -1.043|-2062.674|-2100.532|    53.91%|   0:00:03.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:03    858] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/07 12:28:03    858] |  -1.043|   -1.043|-2062.607|-2100.465|    53.91%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:03    858] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/07 12:28:03    858] |  -1.043|   -1.043|-2061.346|-2099.203|    53.93%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:03    858] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/07 12:28:03    858] |  -1.043|   -1.043|-2061.342|-2099.200|    53.93%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:03    858] |        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
[03/07 12:28:04    859] |  -1.043|   -1.043|-2059.801|-2097.658|    53.94%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:04    859] |        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
[03/07 12:28:05    860] |  -1.043|   -1.043|-2057.910|-2095.769|    53.94%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:05    860] |        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
[03/07 12:28:05    860] |  -1.043|   -1.043|-2057.897|-2095.756|    53.94%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:05    860] |        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
[03/07 12:28:05    860] |  -1.043|   -1.043|-2056.708|-2094.563|    53.96%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:05    860] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/07 12:28:05    861] |  -1.043|   -1.043|-2056.650|-2094.506|    53.96%|   0:00:00.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:05    861] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/07 12:28:06    861] |  -1.043|   -1.043|-2056.601|-2094.457|    53.97%|   0:00:01.0| 1514.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:06    861] |        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
[03/07 12:28:08    863] |  -1.043|   -1.043|-2052.584|-2090.440|    54.00%|   0:00:02.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:08    863] |        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/07 12:28:08    863] |  -1.043|   -1.043|-2050.854|-2088.710|    54.00%|   0:00:00.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:08    863] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:09    864] |  -1.043|   -1.043|-2047.727|-2085.584|    54.05%|   0:00:01.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:09    864] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:09    864] |  -1.043|   -1.043|-2047.405|-2085.261|    54.06%|   0:00:00.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:09    864] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:10    865] |  -1.043|   -1.043|-2046.706|-2084.563|    54.06%|   0:00:01.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:10    865] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:10    865] |  -1.043|   -1.043|-2046.647|-2084.503|    54.06%|   0:00:00.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:10    865] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:10    865] |  -1.043|   -1.043|-2046.377|-2084.233|    54.07%|   0:00:00.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:10    865] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:10    865] |  -1.043|   -1.043|-2046.257|-2084.114|    54.07%|   0:00:00.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:10    865] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:10    866] |  -1.043|   -1.043|-2045.957|-2083.813|    54.08%|   0:00:00.0| 1515.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:10    866] |        |         |         |         |          |            |        |          |         | q8_reg_19_/D                                       |
[03/07 12:28:12    867] |  -1.044|   -1.044|-2044.278|-2082.135|    54.09%|   0:00:02.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:12    867] |        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
[03/07 12:28:12    867] |  -1.044|   -1.044|-2043.839|-2081.696|    54.10%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:12    867] |        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
[03/07 12:28:12    867] |  -1.044|   -1.044|-2041.223|-2079.084|    54.10%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:12    867] |        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
[03/07 12:28:12    867] |  -1.044|   -1.044|-2040.996|-2078.857|    54.10%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:12    867] |        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
[03/07 12:28:14    869] |  -1.044|   -1.044|-2039.473|-2077.336|    54.11%|   0:00:02.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:14    869] |        |         |         |         |          |            |        |          |         | q4_reg_13_/D                                       |
[03/07 12:28:14    870] |  -1.043|   -1.043|-2038.876|-2076.739|    54.12%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:14    870] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/07 12:28:15    870] |  -1.043|   -1.043|-2038.832|-2076.697|    54.12%|   0:00:01.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:15    870] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/07 12:28:15    870] |  -1.043|   -1.043|-2038.810|-2076.675|    54.12%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:15    870] |        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/07 12:28:16    871] |  -1.043|   -1.043|-2037.873|-2075.737|    54.14%|   0:00:01.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:16    871] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:16    871] |  -1.043|   -1.043|-2037.868|-2075.733|    54.14%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:16    871] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:16    871] |  -1.043|   -1.043|-2037.851|-2075.716|    54.14%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:16    871] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:16    872] |  -1.043|   -1.043|-2037.831|-2075.695|    54.15%|   0:00:00.0| 1516.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:16    872] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:18    873] |  -1.043|   -1.043|-2036.219|-2074.086|    54.16%|   0:00:02.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:18    873] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/07 12:28:18    874] |  -1.043|   -1.043|-2035.156|-2073.023|    54.17%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:18    874] |        |         |         |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/07 12:28:20    875] |  -1.043|   -1.043|-2031.792|-2069.664|    54.18%|   0:00:02.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:20    875] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:28:20    876] |  -1.043|   -1.043|-2031.157|-2069.030|    54.19%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:20    876] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:28:20    876] |  -1.043|   -1.043|-2031.100|-2068.974|    54.19%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:20    876] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:28:21    876] |  -1.043|   -1.043|-2031.005|-2068.878|    54.19%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:21    876] |        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 12:28:22    877] |  -1.043|   -1.043|-2030.218|-2068.091|    54.19%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:22    877] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/07 12:28:23    878] |  -1.043|   -1.043|-2029.891|-2067.764|    54.21%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:23    878] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:28:23    878] |  -1.043|   -1.043|-2029.808|-2067.681|    54.21%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:23    878] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:28:23    878] |  -1.043|   -1.043|-2029.624|-2067.496|    54.21%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:23    878] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:28:23    878] |  -1.043|   -1.043|-2029.486|-2067.359|    54.21%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:23    878] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/07 12:28:23    878] |  -1.043|   -1.043|-2029.468|-2067.340|    54.21%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:23    878] |        |         |         |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/07 12:28:24    879] |  -1.043|   -1.043|-2027.863|-2065.735|    54.22%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:24    879] |        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/07 12:28:24    880] |  -1.043|   -1.043|-2027.833|-2065.706|    54.22%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:24    880] |        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/07 12:28:25    880] |  -1.043|   -1.043|-2027.711|-2065.583|    54.22%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:25    880] |        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/07 12:28:25    880] |  -1.043|   -1.043|-2027.370|-2065.242|    54.22%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:25    880] |        |         |         |         |          |            |        |          |         | q7_reg_10_/D                                       |
[03/07 12:28:26    881] |  -1.043|   -1.043|-2023.071|-2060.943|    54.23%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:26    881] |        |         |         |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/07 12:28:26    881] |  -1.043|   -1.043|-2022.948|-2060.820|    54.23%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:26    881] |        |         |         |         |          |            |        |          |         | q13_reg_8_/D                                       |
[03/07 12:28:27    882] |  -1.040|   -1.040|-2020.945|-2058.818|    54.24%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:27    882] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:27    882] |  -1.040|   -1.040|-2020.660|-2058.534|    54.24%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:27    882] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:27    882] |  -1.040|   -1.040|-2020.371|-2058.244|    54.24%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:27    882] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:27    882] |  -1.040|   -1.040|-2019.854|-2057.727|    54.25%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:27    882] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:27    882] |  -1.040|   -1.040|-2019.783|-2057.657|    54.25%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:27    882] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:28    883] |  -1.040|   -1.040|-2019.520|-2057.393|    54.26%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:28    883] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:28    883] |  -1.040|   -1.040|-2019.484|-2057.357|    54.26%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:28    883] |        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:28:29    884] |  -1.040|   -1.040|-2018.314|-2056.187|    54.27%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:29    884] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:29    884] |  -1.040|   -1.040|-2018.181|-2056.054|    54.27%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:29    884] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:29    885] |  -1.040|   -1.040|-2016.137|-2054.010|    54.29%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:29    885] |        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
[03/07 12:28:30    885] |  -1.040|   -1.040|-2015.542|-2053.416|    54.30%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:30    885] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/07 12:28:30    885] |  -1.040|   -1.040|-2014.145|-2052.018|    54.30%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:30    885] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/07 12:28:30    885] |  -1.040|   -1.040|-2013.863|-2051.736|    54.30%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:30    885] |        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/07 12:28:31    886] |  -1.040|   -1.040|-2013.457|-2051.332|    54.31%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:31    886] |        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/07 12:28:32    887] |  -1.040|   -1.040|-2013.358|-2051.236|    54.31%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:32    887] |        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 12:28:32    887] |  -1.040|   -1.040|-2013.256|-2051.134|    54.31%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:32    887] |        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 12:28:32    887] |  -1.040|   -1.040|-2013.246|-2051.123|    54.31%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:32    887] |        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 12:28:33    888] |  -1.040|   -1.040|-2012.080|-2049.958|    54.32%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:33    888] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/07 12:28:33    888] |  -1.040|   -1.040|-2011.995|-2049.872|    54.32%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:33    888] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/07 12:28:33    889] |  -1.040|   -1.040|-2011.952|-2049.829|    54.32%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:33    889] |        |         |         |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/07 12:28:34    889] |  -1.040|   -1.040|-2011.784|-2049.661|    54.33%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:34    889] |        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:28:35    890] |  -1.040|   -1.040|-2011.427|-2049.305|    54.33%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:35    890] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:28:35    890] |  -1.040|   -1.040|-2011.417|-2049.294|    54.33%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:35    890] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:28:35    890] |  -1.040|   -1.040|-2011.327|-2049.204|    54.34%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:35    890] |        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:28:36    891] |  -1.040|   -1.040|-2010.089|-2047.966|    54.34%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:36    891] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/07 12:28:36    891] |  -1.040|   -1.040|-2009.918|-2047.795|    54.34%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:36    891] |        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
[03/07 12:28:36    891] |  -1.040|   -1.040|-2008.391|-2046.269|    54.34%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:36    891] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:28:36    891] |  -1.040|   -1.040|-2007.769|-2045.647|    54.34%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:36    891] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:28:37    892] |  -1.040|   -1.040|-2007.459|-2045.337|    54.34%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:37    892] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:28:37    892] |  -1.040|   -1.040|-2007.414|-2045.291|    54.34%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:37    892] |        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:28:37    892] |  -1.040|   -1.040|-2006.976|-2044.857|    54.34%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:37    892] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/07 12:28:37    893] |  -1.040|   -1.040|-2006.733|-2044.614|    54.35%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:37    893] |        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
[03/07 12:28:38    893] |  -1.040|   -1.040|-2004.491|-2042.372|    54.35%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:38    893] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:28:38    893] |  -1.040|   -1.040|-2004.413|-2042.294|    54.35%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:38    893] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:28:38    893] |  -1.040|   -1.040|-2004.386|-2042.267|    54.35%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:38    893] |        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:28:38    893] |  -1.040|   -1.040|-2003.326|-2041.207|    54.36%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:38    893] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:28:38    894] |  -1.040|   -1.040|-2001.876|-2039.758|    54.36%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:38    894] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:28:39    894] |  -1.040|   -1.040|-2001.457|-2039.339|    54.36%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:39    894] |        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:28:39    894] |  -1.040|   -1.040|-2001.327|-2039.210|    54.36%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:39    894] |        |         |         |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/07 12:28:39    895] |  -1.040|   -1.040|-2000.768|-2038.651|    54.36%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:39    895] |        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
[03/07 12:28:40    895] |  -1.040|   -1.040|-1997.498|-2035.381|    54.36%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:40    895] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/07 12:28:40    895] |  -1.040|   -1.040|-1997.443|-2035.327|    54.36%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:40    895] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/07 12:28:40    895] |  -1.040|   -1.040|-1997.293|-2035.177|    54.36%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:40    895] |        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/07 12:28:41    896] |  -1.040|   -1.040|-1997.032|-2034.916|    54.36%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:41    896] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 12:28:41    896] |  -1.040|   -1.040|-1996.378|-2034.263|    54.37%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:41    896] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 12:28:41    896] |  -1.040|   -1.040|-1996.359|-2034.244|    54.37%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:41    896] |        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 12:28:41    897] |  -1.040|   -1.040|-1995.909|-2033.797|    54.37%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:41    897] |        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
[03/07 12:28:42    897] |  -1.040|   -1.040|-1995.897|-2033.787|    54.37%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:42    897] |        |         |         |         |          |            |        |          |         | q15_reg_5_/D                                       |
[03/07 12:28:42    897] |  -1.040|   -1.040|-1995.880|-2033.770|    54.38%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:42    897] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 12:28:42    897] |  -1.040|   -1.040|-1995.873|-2033.763|    54.38%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:42    897] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 12:28:42    897] |  -1.040|   -1.040|-1995.756|-2033.646|    54.38%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:42    897] |        |         |         |         |          |            |        |          |         | q14_reg_4_/D                                       |
[03/07 12:28:43    898] |  -1.040|   -1.040|-1995.624|-2033.513|    54.39%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:43    898] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/07 12:28:43    898] |  -1.040|   -1.040|-1994.734|-2032.624|    54.39%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:43    898] |        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
[03/07 12:28:43    898] |  -1.040|   -1.040|-1994.309|-2032.199|    54.39%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:43    898] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 12:28:43    898] |  -1.040|   -1.040|-1993.872|-2031.762|    54.39%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:43    898] |        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 12:28:44    899] |  -1.040|   -1.040|-1993.630|-2031.520|    54.39%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:28:44    899] |        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
[03/07 12:28:44    899] |  -1.040|   -1.040|-1991.221|-2029.111|    54.39%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:44    899] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/07 12:28:44    899] |  -1.040|   -1.040|-1991.068|-2028.958|    54.39%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:44    899] |        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/07 12:28:44    900] |  -1.040|   -1.040|-1990.696|-2028.586|    54.40%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:44    900] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/07 12:28:44    900] |  -1.040|   -1.040|-1990.146|-2028.036|    54.40%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:44    900] |        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/07 12:28:45    900] |  -1.040|   -1.040|-1989.892|-2027.782|    54.40%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:45    900] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/07 12:28:45    900] |  -1.040|   -1.040|-1989.881|-2027.771|    54.40%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:45    900] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/07 12:28:45    900] |  -1.040|   -1.040|-1989.468|-2027.358|    54.40%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:45    900] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/07 12:28:45    900] |  -1.040|   -1.040|-1989.347|-2027.236|    54.41%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:45    900] |        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/07 12:28:45    900] |  -1.040|   -1.040|-1989.165|-2027.055|    54.41%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:45    900] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:28:45    901] |  -1.040|   -1.040|-1988.338|-2026.228|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:45    901] |        |         |         |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:28:45    901] |  -1.040|   -1.040|-1988.181|-2026.071|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:45    901] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:28:46    901] |  -1.040|   -1.040|-1987.712|-2025.602|    54.42%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:46    901] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:28:46    901] |  -1.040|   -1.040|-1987.653|-2025.543|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:46    901] |        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:28:46    901] |  -1.040|   -1.040|-1987.638|-2025.528|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:46    901] |        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/07 12:28:46    902] |  -1.040|   -1.040|-1987.270|-2025.160|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:46    902] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:28:46    902] |  -1.040|   -1.040|-1987.003|-2024.893|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:46    902] |        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:28:47    902] |  -1.040|   -1.040|-1986.911|-2024.803|    54.42%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:47    902] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/07 12:28:47    902] |  -1.040|   -1.040|-1986.830|-2024.726|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:47    902] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/07 12:28:47    902] |  -1.040|   -1.040|-1986.816|-2024.712|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:47    902] |        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
[03/07 12:28:47    902] |  -1.040|   -1.040|-1986.634|-2024.531|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:47    902] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/07 12:28:47    902] |  -1.040|   -1.040|-1986.219|-2024.116|    54.42%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:47    902] |        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
[03/07 12:28:47    903] |  -1.040|   -1.040|-1985.692|-2023.589|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:47    903] |        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
[03/07 12:28:47    903] |  -1.040|   -1.040|-1985.666|-2023.563|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:47    903] |        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
[03/07 12:28:48    903] |  -1.040|   -1.040|-1985.625|-2023.522|    54.43%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:48    903] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/07 12:28:48    903] |  -1.040|   -1.040|-1985.480|-2023.381|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:48    903] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/07 12:28:48    903] |  -1.040|   -1.040|-1985.316|-2023.218|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:48    903] |        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
[03/07 12:28:48    903] |  -1.040|   -1.040|-1985.305|-2023.208|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:48    903] |        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/07 12:28:48    904] |  -1.040|   -1.040|-1984.942|-2022.849|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:48    904] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/07 12:28:49    904] |  -1.040|   -1.040|-1984.773|-2022.680|    54.43%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:28:49    904] |        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
[03/07 12:28:49    904] |  -1.040|   -1.040|-1984.756|-2022.663|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:28:49    904] |        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
[03/07 12:28:49    904] |  -1.040|   -1.040|-1984.683|-2022.591|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:49    904] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/07 12:28:49    904] |  -1.040|   -1.040|-1984.622|-2022.529|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:28:49    904] |        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
[03/07 12:28:49    905] |  -1.040|   -1.040|-1984.201|-2022.108|    54.43%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:28:49    905] |        |         |         |         |          |            |        |          |         | q8_reg_1_/D                                        |
[03/07 12:28:50    905] |  -1.040|   -1.040|-1984.139|-2022.046|    54.44%|   0:00:01.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:28:50    905] |        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
[03/07 12:28:50    905] |  -1.040|   -1.040|-1984.097|-2022.004|    54.44%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:28:50    905] |        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
[03/07 12:28:50    905] |  -1.040|   -1.040|-1980.480|-2018.387|    54.44%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory2_reg_32_/D  |
[03/07 12:28:50    905] |  -1.040|   -1.040|-1978.785|-2016.692|    54.44%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_24_/D  |
[03/07 12:28:50    906] |  -1.040|   -1.040|-1978.640|-2016.547|    54.45%|   0:00:00.0| 1517.7M|        NA|       NA| NA                                                 |
[03/07 12:28:50    906] |  -1.040|   -1.040|-1978.640|-2016.547|    54.45%|   0:00:00.0| 1517.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:28:50    906] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:28:50    906] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:28:50    906] 
[03/07 12:28:50    906] *** Finish Core Optimize Step (cpu=0:01:52 real=0:01:52 mem=1517.7M) ***
[03/07 12:28:50    906] 
[03/07 12:28:50    906] *** Finished Optimize Step Cumulative (cpu=0:01:52 real=0:01:52 mem=1517.7M) ***
[03/07 12:28:50    906] ** GigaOpt Optimizer WNS Slack -1.040 TNS Slack -2016.547 Density 54.45
[03/07 12:28:50    906] Placement Snapshot: Density distribution:
[03/07 12:28:50    906] [1.00 -  +++]: 24 (2.67%)
[03/07 12:28:50    906] [0.95 - 1.00]: 5 (0.56%)
[03/07 12:28:50    906] [0.90 - 0.95]: 7 (0.78%)
[03/07 12:28:50    906] [0.85 - 0.90]: 8 (0.89%)
[03/07 12:28:50    906] [0.80 - 0.85]: 19 (2.11%)
[03/07 12:28:50    906] [0.75 - 0.80]: 25 (2.78%)
[03/07 12:28:50    906] [0.70 - 0.75]: 29 (3.22%)
[03/07 12:28:50    906] [0.65 - 0.70]: 25 (2.78%)
[03/07 12:28:50    906] [0.60 - 0.65]: 56 (6.22%)
[03/07 12:28:50    906] [0.55 - 0.60]: 93 (10.33%)
[03/07 12:28:50    906] [0.50 - 0.55]: 115 (12.78%)
[03/07 12:28:50    906] [0.45 - 0.50]: 136 (15.11%)
[03/07 12:28:50    906] [0.40 - 0.45]: 125 (13.89%)
[03/07 12:28:50    906] [0.35 - 0.40]: 110 (12.22%)
[03/07 12:28:50    906] [0.30 - 0.35]: 61 (6.78%)
[03/07 12:28:50    906] [0.25 - 0.30]: 41 (4.56%)
[03/07 12:28:50    906] [0.20 - 0.25]: 12 (1.33%)
[03/07 12:28:50    906] [0.15 - 0.20]: 6 (0.67%)
[03/07 12:28:50    906] [0.10 - 0.15]: 2 (0.22%)
[03/07 12:28:50    906] [0.05 - 0.10]: 1 (0.11%)
[03/07 12:28:50    906] [0.00 - 0.05]: 0 (0.00%)
[03/07 12:28:50    906] Begin: Area Reclaim Optimization
[03/07 12:28:51    906] Reclaim Optimization WNS Slack -1.040  TNS Slack -2016.547 Density 54.45
[03/07 12:28:51    906] +----------+---------+--------+---------+------------+--------+
[03/07 12:28:51    906] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/07 12:28:51    906] +----------+---------+--------+---------+------------+--------+
[03/07 12:28:51    906] |    54.45%|        -|  -1.040|-2016.547|   0:00:00.0| 1517.7M|
[03/07 12:28:53    908] |    54.37%|      110|  -1.040|-2016.742|   0:00:02.0| 1517.7M|
[03/07 12:28:56    912] |    54.26%|      307|  -1.038|-2015.506|   0:00:03.0| 1517.7M|
[03/07 12:28:57    912] |    54.26%|        2|  -1.038|-2015.506|   0:00:01.0| 1517.7M|
[03/07 12:28:57    912] |    54.26%|        0|  -1.038|-2015.506|   0:00:00.0| 1517.7M|
[03/07 12:28:57    912] +----------+---------+--------+---------+------------+--------+
[03/07 12:28:57    912] Reclaim Optimization End WNS Slack -1.038  TNS Slack -2015.506 Density 54.26
[03/07 12:28:57    912] 
[03/07 12:28:57    912] ** Summary: Restruct = 0 Buffer Deletion = 53 Declone = 78 Resize = 264 **
[03/07 12:28:57    912] --------------------------------------------------------------
[03/07 12:28:57    912] |                                   | Total     | Sequential |
[03/07 12:28:57    912] --------------------------------------------------------------
[03/07 12:28:57    912] | Num insts resized                 |     263  |       0    |
[03/07 12:28:57    912] | Num insts undone                  |      44  |       0    |
[03/07 12:28:57    912] | Num insts Downsized               |     263  |       0    |
[03/07 12:28:57    912] | Num insts Samesized               |       0  |       0    |
[03/07 12:28:57    912] | Num insts Upsized                 |       0  |       0    |
[03/07 12:28:57    912] | Num multiple commits+uncommits    |       3  |       -    |
[03/07 12:28:57    912] --------------------------------------------------------------
[03/07 12:28:57    912] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.1) (real = 0:00:07.0) **
[03/07 12:28:57    912] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1515.25M, totSessionCpu=0:15:12).
[03/07 12:28:57    912] Placement Snapshot: Density distribution:
[03/07 12:28:57    912] [1.00 -  +++]: 24 (2.67%)
[03/07 12:28:57    912] [0.95 - 1.00]: 5 (0.56%)
[03/07 12:28:57    912] [0.90 - 0.95]: 7 (0.78%)
[03/07 12:28:57    912] [0.85 - 0.90]: 8 (0.89%)
[03/07 12:28:57    912] [0.80 - 0.85]: 20 (2.22%)
[03/07 12:28:57    912] [0.75 - 0.80]: 24 (2.67%)
[03/07 12:28:57    912] [0.70 - 0.75]: 29 (3.22%)
[03/07 12:28:57    912] [0.65 - 0.70]: 25 (2.78%)
[03/07 12:28:57    912] [0.60 - 0.65]: 57 (6.33%)
[03/07 12:28:57    912] [0.55 - 0.60]: 94 (10.44%)
[03/07 12:28:57    912] [0.50 - 0.55]: 115 (12.78%)
[03/07 12:28:57    912] [0.45 - 0.50]: 139 (15.44%)
[03/07 12:28:57    912] [0.40 - 0.45]: 124 (13.78%)
[03/07 12:28:57    912] [0.35 - 0.40]: 111 (12.33%)
[03/07 12:28:57    912] [0.30 - 0.35]: 61 (6.78%)
[03/07 12:28:57    912] [0.25 - 0.30]: 38 (4.22%)
[03/07 12:28:57    912] [0.20 - 0.25]: 13 (1.44%)
[03/07 12:28:57    912] [0.15 - 0.20]: 3 (0.33%)
[03/07 12:28:57    912] [0.10 - 0.15]: 3 (0.33%)
[03/07 12:28:57    912] [0.05 - 0.10]: 0 (0.00%)
[03/07 12:28:57    912] [0.00 - 0.05]: 0 (0.00%)
[03/07 12:28:57    912] ** GigaOpt Optimizer WNS Slack -1.038 TNS Slack -2015.506 Density 54.26
[03/07 12:28:57    912] 
[03/07 12:28:57    912] *** Finish pre-CTS Setup Fixing (cpu=0:01:59 real=0:01:59 mem=1515.3M) ***
[03/07 12:28:57    912] 
[03/07 12:28:57    912] End: GigaOpt Optimization in TNS mode
[03/07 12:28:57    913] setup target slack: 0.1
[03/07 12:28:57    913] extra slack: 0.1
[03/07 12:28:57    913] std delay: 0.0142
[03/07 12:28:57    913] real setup target slack: 0.0142
[03/07 12:28:57    913] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:28:57    913] #spOpts: N=65 
[03/07 12:28:57    913] [NR-eagl] Detected a user setting of 'getNanoRouteMode -routeTopRoutingLayer 4' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 4'.
[03/07 12:28:57    913] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:28:57    913] [NR-eagl] Started earlyGlobalRoute kernel
[03/07 12:28:57    913] [NR-eagl] Initial Peak syMemory usage = 1379.7 MB
[03/07 12:28:57    913] (I)       Reading DB...
[03/07 12:28:58    913] (I)       congestionReportName   : 
[03/07 12:28:58    913] (I)       buildTerm2TermWires    : 0
[03/07 12:28:58    913] (I)       doTrackAssignment      : 1
[03/07 12:28:58    913] (I)       dumpBookshelfFiles     : 0
[03/07 12:28:58    913] (I)       numThreads             : 1
[03/07 12:28:58    913] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:28:58    913] (I)       honorPin               : false
[03/07 12:28:58    913] (I)       honorPinGuide          : true
[03/07 12:28:58    913] (I)       honorPartition         : false
[03/07 12:28:58    913] (I)       allowPartitionCrossover: false
[03/07 12:28:58    913] (I)       honorSingleEntry       : true
[03/07 12:28:58    913] (I)       honorSingleEntryStrong : true
[03/07 12:28:58    913] (I)       handleViaSpacingRule   : false
[03/07 12:28:58    913] (I)       PDConstraint           : none
[03/07 12:28:58    913] (I)       expBetterNDRHandling   : false
[03/07 12:28:58    913] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:28:58    913] (I)       routingEffortLevel     : 3
[03/07 12:28:58    913] [NR-eagl] minRouteLayer          : 2
[03/07 12:28:58    913] [NR-eagl] maxRouteLayer          : 4
[03/07 12:28:58    913] (I)       numRowsPerGCell        : 1
[03/07 12:28:58    913] (I)       speedUpLargeDesign     : 0
[03/07 12:28:58    913] (I)       speedUpBlkViolationClean: 0
[03/07 12:28:58    913] (I)       multiThreadingTA       : 0
[03/07 12:28:58    913] (I)       blockedPinEscape       : 1
[03/07 12:28:58    913] (I)       blkAwareLayerSwitching : 0
[03/07 12:28:58    913] (I)       betterClockWireModeling: 1
[03/07 12:28:58    913] (I)       punchThroughDistance   : 500.00
[03/07 12:28:58    913] (I)       scenicBound            : 1.15
[03/07 12:28:58    913] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:28:58    913] (I)       source-to-sink ratio   : 0.00
[03/07 12:28:58    913] (I)       targetCongestionRatioH : 1.00
[03/07 12:28:58    913] (I)       targetCongestionRatioV : 1.00
[03/07 12:28:58    913] (I)       layerCongestionRatio   : 0.70
[03/07 12:28:58    913] (I)       m1CongestionRatio      : 0.10
[03/07 12:28:58    913] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:28:58    913] (I)       localRouteEffort       : 1.00
[03/07 12:28:58    913] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:28:58    913] (I)       supplyScaleFactorH     : 1.00
[03/07 12:28:58    913] (I)       supplyScaleFactorV     : 1.00
[03/07 12:28:58    913] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:28:58    913] (I)       doubleCutViaModelingRatio: 0.00
[03/07 12:28:58    913] (I)       blockTrack             : 
[03/07 12:28:58    913] (I)       readTROption           : true
[03/07 12:28:58    913] (I)       extraSpacingBothSide   : false
[03/07 12:28:58    913] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:28:58    913] (I)       routeSelectedNetsOnly  : false
[03/07 12:28:58    913] (I)       before initializing RouteDB syMemory usage = 1407.8 MB
[03/07 12:28:58    913] (I)       starting read tracks
[03/07 12:28:58    913] (I)       build grid graph
[03/07 12:28:58    913] (I)       build grid graph start
[03/07 12:28:58    913] [NR-eagl] Layer1 has no routable track
[03/07 12:28:58    913] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:28:58    913] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:28:58    913] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:28:58    913] (I)       build grid graph end
[03/07 12:28:58    913] (I)       Layer1   numNetMinLayer=33487
[03/07 12:28:58    913] (I)       Layer2   numNetMinLayer=0
[03/07 12:28:58    913] (I)       Layer3   numNetMinLayer=0
[03/07 12:28:58    913] (I)       Layer4   numNetMinLayer=0
[03/07 12:28:58    913] (I)       numViaLayers=3
[03/07 12:28:58    913] (I)       end build via table
[03/07 12:28:58    913] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:28:58    913] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:28:58    913] (I)       readDataFromPlaceDB
[03/07 12:28:58    913] (I)       Read net information..
[03/07 12:28:58    913] [NR-eagl] Read numTotalNets=33487  numIgnoredNets=7
[03/07 12:28:58    913] (I)       Read testcase time = 0.020 seconds
[03/07 12:28:58    913] 
[03/07 12:28:58    913] (I)       totalPins=118909  totalGlobalPin=115089 (96.79%)
[03/07 12:28:58    913] (I)       Model blockage into capacity
[03/07 12:28:58    913] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 12:28:58    913] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:28:58    913] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 12:28:58    913] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 12:28:58    913] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 12:28:58    913] (I)       Modeling time = 0.030 seconds
[03/07 12:28:58    913] 
[03/07 12:28:58    913] (I)       Number of ignored nets = 7
[03/07 12:28:58    913] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 12:28:58    913] (I)       Number of clock nets = 1.  Ignored: No
[03/07 12:28:58    913] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 12:28:58    913] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 12:28:58    913] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 12:28:58    913] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 12:28:58    913] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 12:28:58    913] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 12:28:58    913] (I)       Number of two pin nets which has pins at the same location = 7.  Ignored: Yes
[03/07 12:28:58    913] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 12:28:58    913] (I)       Before initializing earlyGlobalRoute syMemory usage = 1413.2 MB
[03/07 12:28:58    913] (I)       Layer1  viaCost=300.00
[03/07 12:28:58    913] (I)       Layer2  viaCost=100.00
[03/07 12:28:58    913] (I)       Layer3  viaCost=100.00
[03/07 12:28:58    913] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:28:58    913] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 12:28:58    913] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 12:28:58    913] (I)       Site Width          :   400  (dbu)
[03/07 12:28:58    913] (I)       Row Height          :  3600  (dbu)
[03/07 12:28:58    913] (I)       GCell Width         :  3600  (dbu)
[03/07 12:28:58    913] (I)       GCell Height        :  3600  (dbu)
[03/07 12:28:58    913] (I)       grid                :   308   306     4
[03/07 12:28:58    913] (I)       vertical capacity   :     0  3600     0  3600
[03/07 12:28:58    913] (I)       horizontal capacity :     0     0  3600     0
[03/07 12:28:58    913] (I)       Default wire width  :   180   200   200   200
[03/07 12:28:58    913] (I)       Default wire space  :   180   200   200   200
[03/07 12:28:58    913] (I)       Default pitch size  :   360   400   400   400
[03/07 12:28:58    913] (I)       First Track Coord   :     0   200   400   200
[03/07 12:28:58    913] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 12:28:58    913] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 12:28:58    913] (I)       Num of masks        :     1     1     1     1
[03/07 12:28:58    913] (I)       --------------------------------------------------------
[03/07 12:28:58    913] 
[03/07 12:28:58    913] [NR-eagl] ============ Routing rule table ============
[03/07 12:28:58    913] [NR-eagl] Rule id 0. Nets 33480 
[03/07 12:28:58    913] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 12:28:58    913] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 12:28:58    913] [NR-eagl] ========================================
[03/07 12:28:58    913] [NR-eagl] 
[03/07 12:28:58    913] (I)       After initializing earlyGlobalRoute syMemory usage = 1417.0 MB
[03/07 12:28:58    913] (I)       Loading and dumping file time : 0.31 seconds
[03/07 12:28:58    913] (I)       ============= Initialization =============
[03/07 12:28:58    913] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 12:28:58    913] [NR-eagl] Layer group 1: route 33480 net(s) in layer range [2, 4]
[03/07 12:28:58    913] (I)       ============  Phase 1a Route ============
[03/07 12:28:58    913] (I)       Phase 1a runs 0.12 seconds
[03/07 12:28:58    913] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=1
[03/07 12:28:58    913] (I)       Usage: 411129 = (201071 H, 210058 V) = (24.70% H, 14.70% V) = (3.619e+05um H, 3.781e+05um V)
[03/07 12:28:58    913] (I)       
[03/07 12:28:58    913] (I)       ============  Phase 1b Route ============
[03/07 12:28:58    913] (I)       Phase 1b runs 0.03 seconds
[03/07 12:28:58    913] (I)       Usage: 411305 = (201182 H, 210123 V) = (24.71% H, 14.71% V) = (3.621e+05um H, 3.782e+05um V)
[03/07 12:28:58    913] (I)       
[03/07 12:28:58    913] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.40% V. EstWL: 7.403490e+05um
[03/07 12:28:58    913] (I)       ============  Phase 1c Route ============
[03/07 12:28:58    913] (I)       Level2 Grid: 62 x 62
[03/07 12:28:58    913] (I)       Phase 1c runs 0.02 seconds
[03/07 12:28:58    913] (I)       Usage: 411320 = (201197 H, 210123 V) = (24.71% H, 14.71% V) = (3.622e+05um H, 3.782e+05um V)
[03/07 12:28:58    913] (I)       
[03/07 12:28:58    913] (I)       ============  Phase 1d Route ============
[03/07 12:28:58    913] (I)       Phase 1d runs 0.03 seconds
[03/07 12:28:58    913] (I)       Usage: 411357 = (201228 H, 210129 V) = (24.72% H, 14.71% V) = (3.622e+05um H, 3.782e+05um V)
[03/07 12:28:58    913] (I)       
[03/07 12:28:58    913] (I)       ============  Phase 1e Route ============
[03/07 12:28:58    913] (I)       Phase 1e runs 0.01 seconds
[03/07 12:28:58    913] (I)       Usage: 411357 = (201228 H, 210129 V) = (24.72% H, 14.71% V) = (3.622e+05um H, 3.782e+05um V)
[03/07 12:28:58    913] (I)       
[03/07 12:28:58    913] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.36% V. EstWL: 7.404426e+05um
[03/07 12:28:58    913] [NR-eagl] 
[03/07 12:28:58    913] (I)       ============  Phase 1l Route ============
[03/07 12:28:58    914] (I)       dpBasedLA: time=0.07  totalOF=2903  totalVia=222360  totalWL=411343  total(Via+WL)=633703 
[03/07 12:28:58    914] (I)       Total Global Routing Runtime: 0.45 seconds
[03/07 12:28:58    914] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.14% V
[03/07 12:28:58    914] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.32% V
[03/07 12:28:58    914] (I)       
[03/07 12:28:58    914] [NR-eagl] End Peak syMemory usage = 1417.0 MB
[03/07 12:28:58    914] [NR-eagl] Early Global Router Kernel+IO runtime : 0.77 seconds
[03/07 12:28:58    914] Local HotSpot Analysis: normalized max congestion hotspot area = 1.84, normalized total congestion hotspot area = 7.08 (area is in unit of 4 std-cell row bins)
[03/07 12:28:58    914] Local HotSpot Analysis: normalized congestion hotspot area = 1.84/7.08 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:28:58    914] HotSpot [1] box (53.20 341.20 139.60 398.80)
[03/07 12:28:58    914] HotSpot [1] area 2.36
[03/07 12:28:58    914] HotSpot [2] box (154.00 182.80 182.80 211.60)
[03/07 12:28:58    914] HotSpot [2] area 0.52
[03/07 12:28:58    914] HotSpot [3] box (10.00 427.60 38.80 470.80)
[03/07 12:28:58    914] HotSpot [3] area 0.52
[03/07 12:28:58    914] HotSpot [4] box (226.00 24.40 269.20 67.60)
[03/07 12:28:58    914] HotSpot [4] area 0.26
[03/07 12:28:58    914] HotSpot [5] box (168.40 139.60 197.20 168.40)
[03/07 12:28:58    914] HotSpot [5] area 0.26
[03/07 12:28:58    914] Top 5 hotspots total area: 3.93
[03/07 12:28:58    914] 
[03/07 12:28:58    914] ** np local hotspot detection info verbose **
[03/07 12:28:58    914] level 0: max group area = 2.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:28:58    914] level 1: max group area = 4.00 (0.00%) total group area = 4.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 12:28:58    914] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 12:28:58    914] 
[03/07 12:28:58    914] #spOpts: N=65 
[03/07 12:28:58    914] Apply auto density screen in post-place stage.
[03/07 12:28:58    914] Auto density screen increases utilization from 0.543 to 0.543
[03/07 12:28:58    914] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1417.0M
[03/07 12:28:58    914] *** Starting refinePlace (0:15:14 mem=1417.0M) ***
[03/07 12:28:58    914] Total net bbox length = 5.845e+05 (2.775e+05 3.071e+05) (ext = 7.693e+03)
[03/07 12:28:59    914] default core: bins with density >  0.75 = 6.11 % ( 55 / 900 )
[03/07 12:28:59    914] Density distribution unevenness ratio = 11.445%
[03/07 12:28:59    914] RPlace IncrNP: Rollback Lev = -5
[03/07 12:28:59    914] RPlace: Density =0.973333, incremental np is triggered.
[03/07 12:28:59    914] incr SKP is on..., with optDC mode
[03/07 12:28:59    914] tdgpInitIgnoreNetLoadFix on 
[03/07 12:29:02    917] Congestion driven padding in post-place stage.
[03/07 12:29:02    917] Congestion driven padding increases utilization from 0.779 to 0.781
[03/07 12:29:02    917] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1444.9M
[03/07 12:30:58   1033] default core: bins with density >  0.75 = 5.33 % ( 48 / 900 )
[03/07 12:30:58   1033] Density distribution unevenness ratio = 11.999%
[03/07 12:30:58   1033] RPlace postIncrNP: Density = 0.973333 -> 0.874444.
[03/07 12:30:58   1033] RPlace postIncrNP Info: Density distribution changes:
[03/07 12:30:58   1033] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:30:58   1033] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:30:58   1033] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:30:58   1033] [0.95 - 1.00] :	 2 (0.22%) -> 0 (0.00%)
[03/07 12:30:58   1033] [0.90 - 0.95] :	 2 (0.22%) -> 0 (0.00%)
[03/07 12:30:58   1033] [0.85 - 0.90] :	 2 (0.22%) -> 1 (0.11%)
[03/07 12:30:58   1033] [0.80 - 0.85] :	 12 (1.33%) -> 11 (1.22%)
[03/07 12:30:58   1033] [CPU] RefinePlace/IncrNP (cpu=0:02:00, real=0:02:00, mem=1540.5MB) @(0:15:14 - 0:17:14).
[03/07 12:30:58   1033] Move report: incrNP moves 31097 insts, mean move: 8.20 um, max move: 75.00 um
[03/07 12:30:58   1033] 	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_1555_0): (236.80, 445.60) --> (235.60, 519.40)
[03/07 12:30:58   1033] Move report: Timing Driven Placement moves 31097 insts, mean move: 8.20 um, max move: 75.00 um
[03/07 12:30:58   1033] 	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_1555_0): (236.80, 445.60) --> (235.60, 519.40)
[03/07 12:30:58   1033] 	Runtime: CPU: 0:02:00 REAL: 0:02:00 MEM: 1540.5MB
[03/07 12:30:58   1033] Starting refinePlace ...
[03/07 12:30:58   1033] default core: bins with density >  0.75 = 5.33 % ( 48 / 900 )
[03/07 12:30:58   1033] Density distribution unevenness ratio = 11.980%
[03/07 12:30:59   1034]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:30:59   1034] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1540.5MB) @(0:17:14 - 0:17:15).
[03/07 12:30:59   1034] Move report: preRPlace moves 3970 insts, mean move: 0.45 um, max move: 6.00 um
[03/07 12:30:59   1034] 	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U415): (137.60, 339.40) --> (140.00, 335.80)
[03/07 12:30:59   1034] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/07 12:30:59   1034] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:30:59   1034] Placement tweakage begins.
[03/07 12:30:59   1034] wire length = 7.745e+05
[03/07 12:31:02   1037] wire length = 7.434e+05
[03/07 12:31:02   1037] Placement tweakage ends.
[03/07 12:31:02   1037] Move report: tweak moves 2665 insts, mean move: 2.90 um, max move: 23.60 um
[03/07 12:31:02   1037] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC314_n81): (91.80, 402.40) --> (115.40, 402.40)
[03/07 12:31:02   1037] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.8, real=0:00:03.0, mem=1540.5MB) @(0:17:15 - 0:17:17).
[03/07 12:31:02   1037] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:31:02   1037] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1540.5MB) @(0:17:17 - 0:17:18).
[03/07 12:31:02   1037] Move report: Detail placement moves 5899 insts, mean move: 1.54 um, max move: 23.60 um
[03/07 12:31:02   1037] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC314_n81): (91.80, 402.40) --> (115.40, 402.40)
[03/07 12:31:02   1037] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1540.5MB
[03/07 12:31:02   1037] Statistics of distance of Instance movement in refine placement:
[03/07 12:31:02   1037]   maximum (X+Y) =        74.60 um
[03/07 12:31:02   1037]   inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_1702_0) with max move: (264.4, 449.2) -> (263.6, 523)
[03/07 12:31:02   1037]   mean    (X+Y) =         8.22 um
[03/07 12:31:02   1037] Total instances flipped for WireLenOpt: 2039
[03/07 12:31:02   1037] Total instances flipped, including legalization: 18
[03/07 12:31:02   1037] Summary Report:
[03/07 12:31:02   1037] Instances move: 31100 (out of 31188 movable)
[03/07 12:31:02   1037] Mean displacement: 8.22 um
[03/07 12:31:02   1037] Max displacement: 74.60 um (Instance: core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RC_1702_0) (264.4, 449.2) -> (263.6, 523)
[03/07 12:31:02   1037] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/07 12:31:02   1037] Total instances moved : 31100
[03/07 12:31:02   1037] Total net bbox length = 5.692e+05 (2.697e+05 2.995e+05) (ext = 7.753e+03)
[03/07 12:31:02   1037] Runtime: CPU: 0:02:04 REAL: 0:02:04 MEM: 1540.5MB
[03/07 12:31:02   1037] [CPU] RefinePlace/total (cpu=0:02:04, real=0:02:04, mem=1540.5MB) @(0:15:14 - 0:17:18).
[03/07 12:31:02   1037] *** Finished refinePlace (0:17:18 mem=1540.5M) ***
[03/07 12:31:02   1037] #spOpts: N=65 
[03/07 12:31:02   1037] default core: bins with density >  0.75 = 5.33 % ( 48 / 900 )
[03/07 12:31:02   1037] Density distribution unevenness ratio = 11.968%
[03/07 12:31:02   1037] Trial Route Overflow 0(H) 0(V)
[03/07 12:31:02   1037] Starting congestion repair ...
[03/07 12:31:02   1037] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/07 12:31:02   1037] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:31:02   1037] (I)       Reading DB...
[03/07 12:31:02   1038] (I)       congestionReportName   : 
[03/07 12:31:02   1038] (I)       buildTerm2TermWires    : 1
[03/07 12:31:02   1038] (I)       doTrackAssignment      : 1
[03/07 12:31:02   1038] (I)       dumpBookshelfFiles     : 0
[03/07 12:31:02   1038] (I)       numThreads             : 1
[03/07 12:31:02   1038] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:31:02   1038] (I)       honorPin               : false
[03/07 12:31:02   1038] (I)       honorPinGuide          : true
[03/07 12:31:02   1038] (I)       honorPartition         : false
[03/07 12:31:02   1038] (I)       allowPartitionCrossover: false
[03/07 12:31:02   1038] (I)       honorSingleEntry       : true
[03/07 12:31:02   1038] (I)       honorSingleEntryStrong : true
[03/07 12:31:02   1038] (I)       handleViaSpacingRule   : false
[03/07 12:31:02   1038] (I)       PDConstraint           : none
[03/07 12:31:02   1038] (I)       expBetterNDRHandling   : false
[03/07 12:31:02   1038] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:31:02   1038] (I)       routingEffortLevel     : 3
[03/07 12:31:02   1038] [NR-eagl] minRouteLayer          : 2
[03/07 12:31:02   1038] [NR-eagl] maxRouteLayer          : 4
[03/07 12:31:02   1038] (I)       numRowsPerGCell        : 1
[03/07 12:31:02   1038] (I)       speedUpLargeDesign     : 0
[03/07 12:31:02   1038] (I)       speedUpBlkViolationClean: 0
[03/07 12:31:02   1038] (I)       multiThreadingTA       : 0
[03/07 12:31:02   1038] (I)       blockedPinEscape       : 1
[03/07 12:31:02   1038] (I)       blkAwareLayerSwitching : 0
[03/07 12:31:02   1038] (I)       betterClockWireModeling: 1
[03/07 12:31:02   1038] (I)       punchThroughDistance   : 500.00
[03/07 12:31:02   1038] (I)       scenicBound            : 1.15
[03/07 12:31:02   1038] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:31:02   1038] (I)       source-to-sink ratio   : 0.00
[03/07 12:31:02   1038] (I)       targetCongestionRatioH : 1.00
[03/07 12:31:02   1038] (I)       targetCongestionRatioV : 1.00
[03/07 12:31:02   1038] (I)       layerCongestionRatio   : 0.70
[03/07 12:31:02   1038] (I)       m1CongestionRatio      : 0.10
[03/07 12:31:02   1038] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:31:02   1038] (I)       localRouteEffort       : 1.00
[03/07 12:31:02   1038] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:31:02   1038] (I)       supplyScaleFactorH     : 1.00
[03/07 12:31:02   1038] (I)       supplyScaleFactorV     : 1.00
[03/07 12:31:02   1038] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:31:02   1038] (I)       doubleCutViaModelingRatio: 0.00
[03/07 12:31:02   1038] (I)       blockTrack             : 
[03/07 12:31:02   1038] (I)       readTROption           : true
[03/07 12:31:02   1038] (I)       extraSpacingBothSide   : false
[03/07 12:31:02   1038] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:31:02   1038] (I)       routeSelectedNetsOnly  : false
[03/07 12:31:02   1038] (I)       before initializing RouteDB syMemory usage = 1540.5 MB
[03/07 12:31:02   1038] (I)       starting read tracks
[03/07 12:31:02   1038] (I)       build grid graph
[03/07 12:31:02   1038] (I)       build grid graph start
[03/07 12:31:02   1038] [NR-eagl] Layer1 has no routable track
[03/07 12:31:02   1038] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:31:02   1038] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:31:02   1038] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:31:02   1038] (I)       build grid graph end
[03/07 12:31:02   1038] (I)       Layer1   numNetMinLayer=33487
[03/07 12:31:02   1038] (I)       Layer2   numNetMinLayer=0
[03/07 12:31:02   1038] (I)       Layer3   numNetMinLayer=0
[03/07 12:31:02   1038] (I)       Layer4   numNetMinLayer=0
[03/07 12:31:02   1038] (I)       numViaLayers=3
[03/07 12:31:02   1038] (I)       end build via table
[03/07 12:31:02   1038] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:31:02   1038] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:31:02   1038] (I)       readDataFromPlaceDB
[03/07 12:31:02   1038] (I)       Read net information..
[03/07 12:31:02   1038] [NR-eagl] Read numTotalNets=33487  numIgnoredNets=0
[03/07 12:31:02   1038] (I)       Read testcase time = 0.010 seconds
[03/07 12:31:02   1038] 
[03/07 12:31:02   1038] (I)       totalPins=118923  totalGlobalPin=117131 (98.49%)
[03/07 12:31:02   1038] (I)       Model blockage into capacity
[03/07 12:31:02   1038] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 12:31:02   1038] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:31:02   1038] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 12:31:02   1038] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 12:31:02   1038] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 12:31:02   1038] (I)       Modeling time = 0.020 seconds
[03/07 12:31:02   1038] 
[03/07 12:31:02   1038] (I)       Number of ignored nets = 0
[03/07 12:31:02   1038] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 12:31:02   1038] (I)       Number of clock nets = 1.  Ignored: No
[03/07 12:31:02   1038] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 12:31:02   1038] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 12:31:02   1038] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 12:31:02   1038] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 12:31:02   1038] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 12:31:02   1038] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 12:31:02   1038] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 12:31:02   1038] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 12:31:02   1038] (I)       Before initializing earlyGlobalRoute syMemory usage = 1540.5 MB
[03/07 12:31:02   1038] (I)       Layer1  viaCost=300.00
[03/07 12:31:02   1038] (I)       Layer2  viaCost=100.00
[03/07 12:31:02   1038] (I)       Layer3  viaCost=100.00
[03/07 12:31:02   1038] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:31:02   1038] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 12:31:02   1038] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 12:31:02   1038] (I)       Site Width          :   400  (dbu)
[03/07 12:31:02   1038] (I)       Row Height          :  3600  (dbu)
[03/07 12:31:02   1038] (I)       GCell Width         :  3600  (dbu)
[03/07 12:31:02   1038] (I)       GCell Height        :  3600  (dbu)
[03/07 12:31:02   1038] (I)       grid                :   308   306     4
[03/07 12:31:02   1038] (I)       vertical capacity   :     0  3600     0  3600
[03/07 12:31:02   1038] (I)       horizontal capacity :     0     0  3600     0
[03/07 12:31:02   1038] (I)       Default wire width  :   180   200   200   200
[03/07 12:31:02   1038] (I)       Default wire space  :   180   200   200   200
[03/07 12:31:02   1038] (I)       Default pitch size  :   360   400   400   400
[03/07 12:31:02   1038] (I)       First Track Coord   :     0   200   400   200
[03/07 12:31:02   1038] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 12:31:02   1038] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 12:31:02   1038] (I)       Num of masks        :     1     1     1     1
[03/07 12:31:02   1038] (I)       --------------------------------------------------------
[03/07 12:31:02   1038] 
[03/07 12:31:02   1038] [NR-eagl] ============ Routing rule table ============
[03/07 12:31:02   1038] [NR-eagl] Rule id 0. Nets 33487 
[03/07 12:31:02   1038] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 12:31:02   1038] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 12:31:02   1038] [NR-eagl] ========================================
[03/07 12:31:02   1038] [NR-eagl] 
[03/07 12:31:02   1038] (I)       After initializing earlyGlobalRoute syMemory usage = 1540.5 MB
[03/07 12:31:02   1038] (I)       Loading and dumping file time : 0.26 seconds
[03/07 12:31:03   1038] (I)       ============= Initialization =============
[03/07 12:31:03   1038] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 12:31:03   1038] [NR-eagl] Layer group 1: route 33487 net(s) in layer range [2, 4]
[03/07 12:31:03   1038] (I)       ============  Phase 1a Route ============
[03/07 12:31:03   1038] (I)       Phase 1a runs 0.12 seconds
[03/07 12:31:03   1038] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/07 12:31:03   1038] (I)       Usage: 399938 = (195724 H, 204214 V) = (24.04% H, 14.30% V) = (3.523e+05um H, 3.676e+05um V)
[03/07 12:31:03   1038] (I)       
[03/07 12:31:03   1038] (I)       ============  Phase 1b Route ============
[03/07 12:31:03   1038] (I)       Phase 1b runs 0.03 seconds
[03/07 12:31:03   1038] (I)       Usage: 400098 = (195844 H, 204254 V) = (24.05% H, 14.30% V) = (3.525e+05um H, 3.677e+05um V)
[03/07 12:31:03   1038] (I)       
[03/07 12:31:03   1038] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.11% V. EstWL: 7.201764e+05um
[03/07 12:31:03   1038] (I)       ============  Phase 1c Route ============
[03/07 12:31:03   1038] (I)       Level2 Grid: 62 x 62
[03/07 12:31:03   1038] (I)       Phase 1c runs 0.02 seconds
[03/07 12:31:03   1038] (I)       Usage: 400100 = (195846 H, 204254 V) = (24.05% H, 14.30% V) = (3.525e+05um H, 3.677e+05um V)
[03/07 12:31:03   1038] (I)       
[03/07 12:31:03   1038] (I)       ============  Phase 1d Route ============
[03/07 12:31:03   1038] (I)       Phase 1d runs 0.03 seconds
[03/07 12:31:03   1038] (I)       Usage: 400169 = (195888 H, 204281 V) = (24.06% H, 14.30% V) = (3.526e+05um H, 3.677e+05um V)
[03/07 12:31:03   1038] (I)       
[03/07 12:31:03   1038] (I)       ============  Phase 1e Route ============
[03/07 12:31:03   1038] (I)       Phase 1e runs 0.01 seconds
[03/07 12:31:03   1038] (I)       Usage: 400169 = (195888 H, 204281 V) = (24.06% H, 14.30% V) = (3.526e+05um H, 3.677e+05um V)
[03/07 12:31:03   1038] (I)       
[03/07 12:31:03   1038] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 7.203042e+05um
[03/07 12:31:03   1038] [NR-eagl] 
[03/07 12:31:03   1038] (I)       ============  Phase 1l Route ============
[03/07 12:31:03   1038] (I)       dpBasedLA: time=0.07  totalOF=1833  totalVia=222534  totalWL=400150  total(Via+WL)=622684 
[03/07 12:31:03   1038] (I)       Total Global Routing Runtime: 0.44 seconds
[03/07 12:31:03   1038] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[03/07 12:31:03   1038] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[03/07 12:31:03   1038] (I)       
[03/07 12:31:03   1038] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 12:31:03   1038] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:31:03   1038] 
[03/07 12:31:03   1038] ** np local hotspot detection info verbose **
[03/07 12:31:03   1038] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:31:03   1038] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 12:31:03   1038] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 12:31:03   1038] 
[03/07 12:31:03   1038] describeCongestion: hCong = 0.00 vCong = 0.00
[03/07 12:31:03   1038] Skipped repairing congestion.
[03/07 12:31:03   1038] (I)       ============= track Assignment ============
[03/07 12:31:03   1038] (I)       extract Global 3D Wires
[03/07 12:31:03   1038] (I)       Extract Global WL : time=0.02
[03/07 12:31:03   1038] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 12:31:03   1038] (I)       Initialization real time=0.01 seconds
[03/07 12:31:03   1039] (I)       Kernel real time=0.44 seconds
[03/07 12:31:03   1039] (I)       End Greedy Track Assignment
[03/07 12:31:04   1039] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 118680
[03/07 12:31:04   1039] [NR-eagl] Layer2(M2)(V) length: 3.182816e+05um, number of vias: 177750
[03/07 12:31:04   1039] [NR-eagl] Layer3(M3)(H) length: 3.615739e+05um, number of vias: 4921
[03/07 12:31:04   1039] [NR-eagl] Layer4(M4)(V) length: 6.020183e+04um, number of vias: 0
[03/07 12:31:04   1039] [NR-eagl] Total length: 7.400573e+05um, number of vias: 301351
[03/07 12:31:04   1039] End of congRepair (cpu=0:00:01.6, real=0:00:02.0)
[03/07 12:31:04   1039] Start to check current routing status for nets...
[03/07 12:31:04   1039] Using hname+ instead name for net compare
[03/07 12:31:04   1039] All nets are already routed correctly.
[03/07 12:31:04   1039] End to check current routing status for nets (mem=1371.8M)
[03/07 12:31:04   1039] Extraction called for design 'fullchip' of instances=31188 and nets=33617 using extraction engine 'preRoute' .
[03/07 12:31:04   1039] PreRoute RC Extraction called for design fullchip.
[03/07 12:31:04   1039] RC Extraction called in multi-corner(2) mode.
[03/07 12:31:04   1039] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 12:31:04   1039] RCMode: PreRoute
[03/07 12:31:04   1039]       RC Corner Indexes            0       1   
[03/07 12:31:04   1039] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 12:31:04   1039] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 12:31:04   1039] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 12:31:04   1039] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 12:31:04   1039] Shrink Factor                : 1.00000
[03/07 12:31:04   1039] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:31:04   1039] Using capacitance table file ...
[03/07 12:31:04   1039] Updating RC grid for preRoute extraction ...
[03/07 12:31:04   1039] Initializing multi-corner capacitance tables ... 
[03/07 12:31:04   1039] Initializing multi-corner resistance tables ...
[03/07 12:31:04   1040] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1371.754M)
[03/07 12:31:05   1041] Compute RC Scale Done ...
[03/07 12:31:05   1041] **optDesign ... cpu = 0:10:45, real = 0:10:45, mem = 1354.9M, totSessionCpu=0:17:21 **
[03/07 12:31:06   1041] Include MVT Delays for Hold Opt
[03/07 12:31:06   1041] #################################################################################
[03/07 12:31:06   1041] # Design Stage: PreRoute
[03/07 12:31:06   1041] # Design Name: fullchip
[03/07 12:31:06   1041] # Design Mode: 65nm
[03/07 12:31:06   1041] # Analysis Mode: MMMC Non-OCV 
[03/07 12:31:06   1041] # Parasitics Mode: No SPEF/RCDB
[03/07 12:31:06   1041] # Signoff Settings: SI Off 
[03/07 12:31:06   1041] #################################################################################
[03/07 12:31:07   1042] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:31:07   1042] Calculate delays in BcWc mode...
[03/07 12:31:07   1042] Topological Sorting (CPU = 0:00:00.1, MEM = 1357.7M, InitMEM = 1352.9M)
[03/07 12:31:11   1046] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 12:31:11   1046] End delay calculation. (MEM=1431.54 CPU=0:00:03.7 REAL=0:00:04.0)
[03/07 12:31:11   1046] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1431.5M) ***
[03/07 12:31:12   1047] *** Timing NOT met, worst failing slack is -1.110
[03/07 12:31:12   1047] *** Check timing (0:00:00.0)
[03/07 12:31:12   1047] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:31:12   1047] optDesignOneStep: Leakage Power Flow
[03/07 12:31:12   1047] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:31:12   1047] Begin: GigaOpt Optimization in WNS mode
[03/07 12:31:12   1048] Info: 1 clock net  excluded from IPO operation.
[03/07 12:31:12   1048] PhyDesignGrid: maxLocalDensity 1.00
[03/07 12:31:12   1048] #spOpts: N=65 
[03/07 12:31:12   1048] Core basic site is core
[03/07 12:31:12   1048] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:31:12   1048] Summary for sequential cells idenfication: 
[03/07 12:31:12   1048] Identified SBFF number: 199
[03/07 12:31:12   1048] Identified MBFF number: 0
[03/07 12:31:12   1048] Not identified SBFF number: 0
[03/07 12:31:12   1048] Not identified MBFF number: 0
[03/07 12:31:12   1048] Number of sequential cells which are not FFs: 104
[03/07 12:31:12   1048] 
[03/07 12:31:15   1051] *info: 1 clock net excluded
[03/07 12:31:15   1051] *info: 2 special nets excluded.
[03/07 12:31:15   1051] *info: 130 no-driver nets excluded.
[03/07 12:31:17   1052] ** GigaOpt Optimizer WNS Slack -1.110 TNS Slack -2118.256 Density 54.26
[03/07 12:31:17   1052] Optimizer WNS Pass 0
[03/07 12:31:17   1052] Active Path Group: reg2reg  
[03/07 12:31:17   1053] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:31:17   1053] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:31:17   1053] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:31:17   1053] |  -1.110|   -1.110|-2093.848|-2118.256|    54.26%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:17   1053] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:18   1053] |  -1.102|   -1.102|-2078.176|-2102.583|    54.26%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:18   1053] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:18   1053] |  -1.086|   -1.086|-2074.862|-2099.270|    54.26%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:18   1053] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:31:18   1053] |  -1.077|   -1.077|-2073.669|-2098.077|    54.26%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:18   1053] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:18   1053] |  -1.068|   -1.068|-2069.490|-2093.898|    54.26%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:18   1053] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:31:18   1054] |  -1.061|   -1.061|-2066.818|-2091.226|    54.26%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:18   1054] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:18   1054] |  -1.054|   -1.054|-2058.985|-2083.393|    54.27%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:31:18   1054] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:18   1054] |  -1.048|   -1.048|-2053.271|-2077.679|    54.27%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:18   1054] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:31:19   1054] |  -1.038|   -1.038|-2047.948|-2072.356|    54.27%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:19   1054] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:19   1054] |  -1.029|   -1.029|-2030.369|-2054.777|    54.27%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:31:19   1054] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:19   1055] |  -1.021|   -1.021|-2025.475|-2049.884|    54.27%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:19   1055] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:31:20   1055] |  -1.020|   -1.020|-2022.198|-2046.606|    54.28%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:20   1055] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:31:20   1055] |  -1.012|   -1.012|-2019.780|-2044.188|    54.28%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:31:20   1055] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:20   1056] |  -1.008|   -1.008|-2004.948|-2029.356|    54.28%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:20   1056] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:21   1056] |  -1.002|   -1.002|-1999.608|-2024.016|    54.28%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:21   1056] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:31:21   1056] |  -1.002|   -1.002|-1992.859|-2017.267|    54.29%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:21   1056] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:21   1056] |  -0.994|   -0.994|-1992.291|-2016.699|    54.29%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:21   1056] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:22   1057] |  -0.993|   -0.993|-1987.530|-2011.938|    54.30%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:22   1057] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:22   1057] |  -0.986|   -0.986|-1984.874|-2009.282|    54.30%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:22   1057] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:22   1058] |  -0.985|   -0.985|-1975.033|-1999.441|    54.30%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:22   1058] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:23   1058] |  -0.978|   -0.978|-1972.263|-1996.671|    54.31%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:23   1058] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:23   1058] |  -0.976|   -0.976|-1963.216|-1987.624|    54.32%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:31:23   1058] |        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
[03/07 12:31:23   1059] |  -0.971|   -0.971|-1959.677|-1984.085|    54.32%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:31:23   1059] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:31:24   1059] |  -0.969|   -0.969|-1948.141|-1972.549|    54.33%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:24   1059] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:24   1059] |  -0.963|   -0.963|-1942.956|-1967.364|    54.33%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:31:24   1059] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:31:25   1060] |  -0.961|   -0.961|-1932.558|-1956.966|    54.34%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:25   1060] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:25   1060] |  -0.961|   -0.961|-1930.510|-1954.918|    54.35%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:25   1060] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:25   1060] |  -0.954|   -0.954|-1929.434|-1953.842|    54.35%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:25   1060] |        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:31:26   1061] |  -0.954|   -0.954|-1918.183|-1942.591|    54.36%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:26   1061] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:26   1061] |  -0.953|   -0.953|-1916.042|-1940.450|    54.36%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:26   1061] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:26   1061] |  -0.953|   -0.953|-1914.090|-1938.498|    54.36%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:26   1061] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:26   1061] |  -0.953|   -0.953|-1913.424|-1937.832|    54.37%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:26   1061] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:26   1061] |  -0.948|   -0.948|-1913.089|-1937.498|    54.37%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:26   1061] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:27   1062] |  -0.948|   -0.948|-1903.999|-1928.407|    54.38%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:27   1062] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:27   1062] |  -0.948|   -0.948|-1902.719|-1927.127|    54.38%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:27   1062] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:27   1062] |  -0.941|   -0.941|-1902.252|-1926.660|    54.39%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:27   1062] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:28   1063] |  -0.941|   -0.941|-1893.551|-1917.959|    54.41%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:28   1063] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:28   1063] |  -0.941|   -0.941|-1891.377|-1915.785|    54.41%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:28   1063] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:28   1063] |  -0.934|   -0.934|-1890.984|-1915.392|    54.41%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:31:28   1063] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:31:29   1064] |  -0.933|   -0.933|-1880.750|-1905.158|    54.43%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:31:29   1064] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:29   1065] |  -0.932|   -0.932|-1878.140|-1902.548|    54.44%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:29   1065] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:30   1065] |  -0.932|   -0.932|-1876.508|-1900.917|    54.44%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:30   1065] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:30   1065] |  -0.932|   -0.932|-1876.033|-1900.441|    54.44%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:30   1065] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:30   1065] |  -0.928|   -0.928|-1874.575|-1898.984|    54.45%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:30   1065] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:31   1066] |  -0.928|   -0.928|-1866.441|-1890.849|    54.47%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:31   1066] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:31   1066] |  -0.928|   -0.928|-1865.855|-1890.263|    54.47%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:31   1066] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:31   1066] |  -0.927|   -0.927|-1865.051|-1889.459|    54.47%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:31   1066] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:31   1067] |  -0.927|   -0.927|-1864.058|-1888.466|    54.48%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:31   1067] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:31   1067] |  -0.927|   -0.927|-1864.029|-1888.437|    54.48%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:31   1067] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:31   1067] |  -0.920|   -0.920|-1863.358|-1887.766|    54.48%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:31   1067] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:33   1068] |  -0.920|   -0.920|-1851.090|-1875.498|    54.50%|   0:00:02.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:31:33   1068] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:33   1068] |  -0.918|   -0.918|-1848.550|-1872.958|    54.51%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:33   1068] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:31:33   1069] |  -0.918|   -0.918|-1843.892|-1868.300|    54.52%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:33   1069] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:31:33   1069] |  -0.918|   -0.918|-1843.750|-1868.158|    54.52%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:33   1069] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:31:34   1069] |  -0.915|   -0.915|-1841.141|-1865.549|    54.53%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:34   1069] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:31:34   1069] |  -0.915|   -0.915|-1838.490|-1862.898|    54.54%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:34   1069] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:31:34   1069] |  -0.915|   -0.915|-1838.275|-1862.683|    54.54%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:34   1069] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:31:34   1070] |  -0.912|   -0.912|-1836.961|-1861.369|    54.55%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:34   1070] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:35   1070] |  -0.912|   -0.912|-1833.826|-1858.234|    54.56%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:35   1070] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:35   1070] |  -0.912|   -0.912|-1833.090|-1857.498|    54.57%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:35   1070] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:35   1071] |  -0.910|   -0.910|-1832.098|-1856.506|    54.57%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:35   1071] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:36   1071] |  -0.910|   -0.910|-1829.101|-1853.509|    54.58%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:36   1071] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:36   1071] |  -0.910|   -0.910|-1828.403|-1852.812|    54.58%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:36   1071] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:37   1072] |  -0.908|   -0.908|-1827.516|-1851.924|    54.59%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:37   1072] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:31:37   1072] |  -0.908|   -0.908|-1825.053|-1849.461|    54.60%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:37   1072] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:31:37   1072] |  -0.908|   -0.908|-1824.585|-1848.993|    54.60%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:37   1072] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:31:37   1073] |  -0.905|   -0.905|-1823.277|-1847.685|    54.61%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:37   1073] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:38   1073] |  -0.905|   -0.905|-1820.082|-1844.490|    54.62%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:38   1073] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:38   1073] |  -0.903|   -0.903|-1819.327|-1843.735|    54.63%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:38   1073] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:38   1074] |  -0.903|   -0.903|-1817.616|-1842.024|    54.63%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:38   1074] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:39   1074] |  -0.903|   -0.903|-1817.515|-1841.923|    54.63%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:39   1074] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:39   1074] |  -0.901|   -0.901|-1815.488|-1839.896|    54.65%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:39   1074] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:39   1075] |  -0.901|   -0.901|-1812.739|-1837.147|    54.66%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:39   1075] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:39   1075] |  -0.900|   -0.900|-1812.422|-1836.830|    54.66%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:39   1075] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:40   1075] |  -0.900|   -0.900|-1812.099|-1836.507|    54.66%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:31:40   1075] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:40   1075] |  -0.899|   -0.899|-1810.342|-1834.750|    54.66%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:40   1075] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:40   1075] |  -0.899|   -0.899|-1809.231|-1833.639|    54.67%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:40   1075] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:40   1075] |  -0.899|   -0.899|-1809.046|-1833.454|    54.67%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:40   1075] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:40   1076] |  -0.895|   -0.895|-1808.846|-1833.254|    54.67%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:40   1076] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/07 12:31:41   1076] |  -0.895|   -0.895|-1805.727|-1830.135|    54.69%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:41   1076] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/07 12:31:41   1076] |  -0.895|   -0.895|-1804.250|-1828.658|    54.69%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:41   1076] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/07 12:31:41   1077] |  -0.894|   -0.894|-1802.693|-1827.101|    54.70%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:41   1077] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:42   1077] |  -0.894|   -0.894|-1801.905|-1826.313|    54.70%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:42   1077] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:42   1077] |  -0.892|   -0.892|-1801.296|-1825.704|    54.70%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:42   1077] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:42   1078] |  -0.892|   -0.892|-1798.318|-1822.726|    54.71%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:42   1078] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:42   1078] |  -0.892|   -0.892|-1798.125|-1822.533|    54.72%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:42   1078] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:31:43   1078] |  -0.890|   -0.890|-1795.457|-1819.865|    54.72%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:43   1078] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:44   1079] |  -0.890|   -0.890|-1791.322|-1815.730|    54.74%|   0:00:01.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:44   1079] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:44   1079] |  -0.890|   -0.890|-1790.637|-1815.045|    54.74%|   0:00:00.0| 1526.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:44   1079] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:31:44   1079] |  -0.888|   -0.888|-1790.296|-1814.704|    54.74%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:44   1079] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:44   1079] |  -0.888|   -0.888|-1788.167|-1812.575|    54.75%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:44   1079] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:45   1080] |  -0.887|   -0.887|-1787.275|-1811.683|    54.76%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:45   1080] |        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
[03/07 12:31:45   1080] |  -0.887|   -0.887|-1786.573|-1810.981|    54.77%|   0:00:01.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:45   1080] |        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
[03/07 12:31:45   1080] |  -0.885|   -0.885|-1785.752|-1810.161|    54.77%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:45   1080] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:31:45   1081] |  -0.885|   -0.885|-1783.420|-1807.828|    54.78%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:45   1081] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:31:46   1081] |  -0.882|   -0.882|-1782.340|-1806.749|    54.79%|   0:00:01.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:46   1081] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:47   1082] |  -0.882|   -0.882|-1777.106|-1801.515|    54.80%|   0:00:01.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:47   1082] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:47   1082] |  -0.882|   -0.882|-1776.645|-1801.053|    54.80%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:47   1082] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:47   1082] |  -0.881|   -0.881|-1775.603|-1800.011|    54.81%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:47   1082] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:47   1083] |  -0.880|   -0.880|-1774.738|-1799.146|    54.81%|   0:00:00.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:47   1083] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:31:48   1083] |  -0.880|   -0.880|-1773.294|-1797.702|    54.82%|   0:00:01.0| 1513.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:48   1083] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:31:48   1083] |  -0.877|   -0.877|-1771.222|-1795.630|    54.82%|   0:00:00.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:48   1083] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:49   1084] |  -0.878|   -0.878|-1768.037|-1792.446|    54.83%|   0:00:01.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:49   1084] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:49   1084] |  -0.878|   -0.878|-1767.242|-1791.651|    54.83%|   0:00:00.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:49   1084] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:31:49   1084] |  -0.875|   -0.875|-1766.636|-1791.045|    54.84%|   0:00:00.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:49   1084] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:49   1085] |  -0.875|   -0.875|-1762.222|-1786.631|    54.85%|   0:00:00.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:49   1085] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:50   1085] |  -0.875|   -0.875|-1762.100|-1786.510|    54.85%|   0:00:01.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:50   1085] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:31:51   1086] |  -0.872|   -0.872|-1760.334|-1784.744|    54.87%|   0:00:01.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:31:51   1086] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:31:51   1087] |  -0.868|   -0.868|-1758.995|-1783.405|    54.88%|   0:00:00.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:51   1087] |        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
[03/07 12:31:54   1089] |  -0.868|   -0.868|-1755.854|-1780.265|    54.91%|   0:00:03.0| 1514.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:54   1089] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:31:55   1090] |  -0.867|   -0.867|-1754.692|-1779.102|    54.91%|   0:00:01.0| 1515.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:31:55   1090] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/07 12:31:55   1091] |  -0.866|   -0.866|-1753.926|-1778.337|    54.92%|   0:00:00.0| 1515.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:55   1091] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:31:56   1092] |  -0.869|   -0.869|-1752.703|-1777.115|    54.92%|   0:00:01.0| 1515.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:56   1092] |        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
[03/07 12:31:57   1092] |  -0.865|   -0.865|-1752.621|-1777.033|    54.92%|   0:00:01.0| 1515.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:31:57   1092] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:31:58   1093] |  -0.863|   -0.863|-1748.467|-1772.879|    54.93%|   0:00:01.0| 1515.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:31:58   1093] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:31:59   1095] |  -0.859|   -0.859|-1745.717|-1770.128|    54.95%|   0:00:01.0| 1516.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:31:59   1095] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:32:05   1100] |  -0.857|   -0.857|-1741.323|-1765.736|    54.97%|   0:00:06.0| 1517.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:05   1100] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:32:07   1102] |  -0.855|   -0.855|-1739.459|-1763.872|    54.98%|   0:00:02.0| 1517.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:07   1102] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:09   1104] |  -0.855|   -0.855|-1736.381|-1760.794|    55.00%|   0:00:02.0| 1517.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:09   1104] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:10   1106] |  -0.854|   -0.854|-1735.171|-1759.584|    55.00%|   0:00:01.0| 1517.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:10   1106] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:32:11   1107] |  -0.853|   -0.853|-1732.817|-1757.230|    55.01%|   0:00:01.0| 1518.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:11   1107] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:13   1108] |  -0.851|   -0.851|-1726.461|-1750.874|    55.02%|   0:00:02.0| 1518.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:32:13   1108] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:32:14   1109] |  -0.849|   -0.849|-1723.334|-1747.747|    55.03%|   0:00:01.0| 1518.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:14   1109] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:16   1111] |  -0.848|   -0.848|-1720.402|-1744.815|    55.05%|   0:00:02.0| 1519.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:32:16   1111] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:32:17   1112] |  -0.846|   -0.846|-1718.850|-1743.263|    55.05%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:32:17   1112] |        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
[03/07 12:32:19   1114] |  -0.845|   -0.845|-1713.685|-1738.098|    55.07%|   0:00:02.0| 1519.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:19   1114] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:20   1115] |  -0.844|   -0.844|-1712.109|-1736.522|    55.08%|   0:00:01.0| 1519.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:32:20   1115] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:32:23   1118] |  -0.843|   -0.843|-1709.795|-1734.208|    55.09%|   0:00:03.0| 1520.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:23   1118] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:23   1119] |  -0.841|   -0.841|-1707.834|-1732.247|    55.10%|   0:00:00.0| 1520.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:32:23   1119] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/07 12:32:27   1123] |  -0.840|   -0.840|-1704.884|-1729.297|    55.11%|   0:00:04.0| 1521.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:32:27   1123] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:32:33   1128] |  -0.839|   -0.839|-1701.574|-1725.988|    55.13%|   0:00:06.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:33   1128] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:33   1129] |  -0.839|   -0.839|-1701.184|-1725.598|    55.13%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:33   1129] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:34   1129] |  -0.837|   -0.837|-1698.253|-1722.667|    55.19%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:32:34   1129] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:32:35   1130] |  -0.836|   -0.836|-1695.680|-1720.093|    55.21%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:32:35   1130] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:32:37   1132] |  -0.836|   -0.836|-1694.750|-1719.164|    55.21%|   0:00:02.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:32:37   1132] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:32:37   1132] |  -0.836|   -0.836|-1693.687|-1718.100|    55.22%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:32:37   1132] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:32:37   1133] |  -0.834|   -0.834|-1691.376|-1715.790|    55.26%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:37   1133] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:40   1135] |  -0.833|   -0.833|-1689.764|-1714.178|    55.27%|   0:00:03.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:40   1135] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:41   1136] |  -0.832|   -0.832|-1689.149|-1713.563|    55.28%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:41   1136] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:42   1138] |  -0.832|   -0.832|-1688.501|-1712.915|    55.29%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:42   1138] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:43   1138] |  -0.832|   -0.832|-1688.469|-1712.883|    55.29%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:43   1138] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:43   1138] |  -0.831|   -0.831|-1686.595|-1711.009|    55.32%|   0:00:00.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:43   1138] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:32:44   1139] |  -0.830|   -0.830|-1683.653|-1708.067|    55.35%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:44   1139] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:45   1141] |  -0.828|   -0.828|-1681.445|-1705.859|    55.36%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:45   1141] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:47   1142] |  -0.827|   -0.827|-1679.662|-1704.076|    55.38%|   0:00:02.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:47   1142] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:49   1144] |  -0.826|   -0.826|-1678.015|-1702.429|    55.39%|   0:00:02.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:32:49   1144] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:32:52   1148] |  -0.826|   -0.826|-1677.506|-1701.920|    55.41%|   0:00:03.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:32:52   1148] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:32:53   1148] |  -0.825|   -0.825|-1677.277|-1701.690|    55.41%|   0:00:01.0| 1522.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:53   1148] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:55   1150] |  -0.825|   -0.825|-1673.649|-1698.063|    55.42%|   0:00:02.0| 1525.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:32:55   1150] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:32:55   1151] |  -0.824|   -0.824|-1673.587|-1698.000|    55.43%|   0:00:00.0| 1525.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:32:55   1151] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:33:00   1155] |  -0.823|   -0.823|-1671.075|-1695.489|    55.44%|   0:00:05.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:33:00   1155] |        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
[03/07 12:33:01   1157] |  -0.822|   -0.822|-1668.748|-1693.161|    55.45%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:01   1157] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:04   1159] |  -0.822|   -0.822|-1668.103|-1692.516|    55.46%|   0:00:03.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:04   1159] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:04   1159] |  -0.822|   -0.822|-1667.519|-1691.932|    55.46%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:04   1159] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:05   1160] |  -0.821|   -0.821|-1663.797|-1688.211|    55.51%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:05   1160] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:07   1162] |  -0.821|   -0.821|-1662.169|-1686.583|    55.53%|   0:00:02.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:07   1162] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:07   1162] |  -0.821|   -0.821|-1662.070|-1686.484|    55.53%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:07   1162] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:07   1162] |  -0.821|   -0.821|-1661.234|-1685.647|    55.53%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:07   1162] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:08   1163] |  -0.819|   -0.819|-1660.828|-1685.242|    55.56%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:33:08   1163] |        |         |         |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/07 12:33:09   1164] |  -0.819|   -0.819|-1660.111|-1684.525|    55.57%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:09   1164] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:09   1165] |  -0.819|   -0.819|-1659.404|-1683.817|    55.58%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:09   1165] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:10   1165] |  -0.818|   -0.818|-1658.276|-1682.689|    55.60%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:10   1165] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:10   1166] |  -0.818|   -0.818|-1657.093|-1681.507|    55.60%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:10   1166] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:10   1166] |  -0.818|   -0.818|-1656.467|-1680.880|    55.60%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:10   1166] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:10   1166] |  -0.818|   -0.818|-1656.409|-1680.823|    55.60%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:10   1166] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:11   1166] |  -0.817|   -0.817|-1656.240|-1680.654|    55.61%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:11   1166] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:13   1168] |  -0.817|   -0.817|-1654.600|-1679.013|    55.62%|   0:00:02.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:13   1168] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:13   1168] |  -0.817|   -0.817|-1654.599|-1679.013|    55.63%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:13   1168] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:13   1168] |  -0.816|   -0.816|-1654.331|-1678.745|    55.65%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:13   1168] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:15   1170] |  -0.816|   -0.816|-1654.073|-1678.487|    55.66%|   0:00:02.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:15   1170] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:15   1170] |  -0.816|   -0.816|-1653.760|-1678.174|    55.66%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:15   1170] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:15   1171] |  -0.815|   -0.815|-1652.577|-1676.991|    55.69%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:15   1171] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:33:18   1173] |  -0.814|   -0.814|-1652.394|-1676.808|    55.70%|   0:00:03.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:18   1173] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:18   1174] |  -0.814|   -0.814|-1651.930|-1676.344|    55.70%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:18   1174] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:19   1174] |  -0.814|   -0.814|-1651.264|-1675.678|    55.73%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:19   1174] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:19   1174] |  -0.814|   -0.814|-1651.221|-1675.634|    55.73%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:19   1174] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:21   1176] |  -0.816|   -0.816|-1650.169|-1674.583|    55.75%|   0:00:02.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:21   1176] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:22   1177] |  -0.816|   -0.816|-1649.929|-1674.343|    55.78%|   0:00:01.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:22   1177] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:22   1178] |  -0.816|   -0.816|-1649.976|-1674.390|    55.81%|   0:00:00.0| 1526.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:22   1178] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:22   1178] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:33:22   1178] 
[03/07 12:33:22   1178] *** Finish Core Optimize Step (cpu=0:02:05 real=0:02:05 mem=1526.4M) ***
[03/07 12:33:22   1178] Active Path Group: default 
[03/07 12:33:22   1178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:33:22   1178] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:33:22   1178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:33:22   1178] |  -0.178|   -0.816| -25.886|-1674.390|    55.81%|   0:00:00.0| 1526.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_30_/D        |
[03/07 12:33:22   1178] |  -0.141|   -0.816| -23.494|-1671.998|    55.81%|   0:00:00.0| 1526.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_158_/E |
[03/07 12:33:22   1178] |  -0.140|   -0.816| -22.121|-1670.625|    55.81%|   0:00:00.0| 1526.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_37_/D        |
[03/07 12:33:23   1178] |  -0.126|   -0.816| -21.524|-1670.027|    55.81%|   0:00:01.0| 1526.4M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_158_/E |
[03/07 12:33:23   1178] |  -0.116|   -0.816| -16.445|-1664.949|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_37_/D        |
[03/07 12:33:23   1178] |  -0.107|   -0.816| -14.863|-1663.366|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_11_/D            |
[03/07 12:33:23   1178] |  -0.094|   -0.816| -14.844|-1663.348|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_30_/D        |
[03/07 12:33:23   1178] |  -0.085|   -0.816| -14.473|-1662.976|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_37_/D        |
[03/07 12:33:23   1178] |  -0.073|   -0.816| -13.991|-1662.494|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_51_/D            |
[03/07 12:33:23   1178] |  -0.068|   -0.816| -13.888|-1662.391|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_2_/D         |
[03/07 12:33:23   1178] |  -0.060|   -0.816|  -5.708|-1654.211|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_2_/D         |
[03/07 12:33:23   1179] |  -0.059|   -0.816|  -4.882|-1654.030|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_2_/D         |
[03/07 12:33:23   1179] |  -0.054|   -0.816|  -3.888|-1653.036|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_37_/D        |
[03/07 12:33:24   1179] |  -0.046|   -0.816|  -3.720|-1652.867|    55.82%|   0:00:01.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_25_/D        |
[03/07 12:33:24   1179] |  -0.038|   -0.816|  -3.208|-1652.720|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_11_/D            |
[03/07 12:33:24   1179] |  -0.035|   -0.816|  -2.099|-1651.611|    55.82%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_36_/D        |
[03/07 12:33:24   1179] |  -0.025|   -0.816|  -0.963|-1650.917|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_158_/E |
[03/07 12:33:24   1179] |  -0.025|   -0.816|  -0.690|-1650.645|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_30_/D        |
[03/07 12:33:24   1179] |  -0.023|   -0.816|  -0.671|-1650.626|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_158_/E |
[03/07 12:33:24   1180] |  -0.016|   -0.816|  -0.151|-1650.105|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_3_/D         |
[03/07 12:33:25   1180] |  -0.012|   -0.816|  -0.066|-1650.021|    55.83%|   0:00:01.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_36_/D        |
[03/07 12:33:25   1180] |  -0.012|   -0.816|  -0.038|-1649.993|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_36_/D        |
[03/07 12:33:25   1180] |  -0.005|   -0.816|  -0.018|-1649.972|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_119_/D       |
[03/07 12:33:25   1180] |  -0.005|   -0.816|  -0.005|-1649.960|    55.83%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_36_/D        |
[03/07 12:33:25   1180] |  -0.002|   -0.816|  -0.002|-1649.957|    55.84%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_20_/D        |
[03/07 12:33:25   1180] |   0.004|   -0.816|   0.000|-1649.955|    55.84%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_14_/D        |
[03/07 12:33:25   1181] |   0.009|   -0.816|   0.000|-1649.955|    55.84%|   0:00:00.0| 1564.6M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_110_/D       |
[03/07 12:33:26   1182] |   0.015|   -0.816|   0.000|-1649.955|    55.85%|   0:00:01.0| 1564.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_36_/D        |
[03/07 12:33:26   1182] |   0.015|   -0.816|   0.000|-1649.955|    55.85%|   0:00:00.0| 1564.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_36_/D        |
[03/07 12:33:26   1182] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:33:26   1182] 
[03/07 12:33:26   1182] *** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=1564.7M) ***
[03/07 12:33:26   1182] 
[03/07 12:33:26   1182] *** Finished Optimize Step Cumulative (cpu=0:02:09 real=0:02:09 mem=1564.7M) ***
[03/07 12:33:26   1182] ** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -1649.955 Density 55.85
[03/07 12:33:26   1182] Placement Snapshot: Density distribution:
[03/07 12:33:26   1182] [1.00 -  +++]: 25 (2.78%)
[03/07 12:33:26   1182] [0.95 - 1.00]: 7 (0.78%)
[03/07 12:33:26   1182] [0.90 - 0.95]: 12 (1.33%)
[03/07 12:33:26   1182] [0.85 - 0.90]: 7 (0.78%)
[03/07 12:33:26   1182] [0.80 - 0.85]: 19 (2.11%)
[03/07 12:33:26   1182] [0.75 - 0.80]: 19 (2.11%)
[03/07 12:33:26   1182] [0.70 - 0.75]: 29 (3.22%)
[03/07 12:33:26   1182] [0.65 - 0.70]: 29 (3.22%)
[03/07 12:33:26   1182] [0.60 - 0.65]: 56 (6.22%)
[03/07 12:33:26   1182] [0.55 - 0.60]: 73 (8.11%)
[03/07 12:33:26   1182] [0.50 - 0.55]: 92 (10.22%)
[03/07 12:33:26   1182] [0.45 - 0.50]: 122 (13.56%)
[03/07 12:33:26   1182] [0.40 - 0.45]: 131 (14.56%)
[03/07 12:33:26   1182] [0.35 - 0.40]: 107 (11.89%)
[03/07 12:33:26   1182] [0.30 - 0.35]: 73 (8.11%)
[03/07 12:33:26   1182] [0.25 - 0.30]: 46 (5.11%)
[03/07 12:33:26   1182] [0.20 - 0.25]: 35 (3.89%)
[03/07 12:33:26   1182] [0.15 - 0.20]: 13 (1.44%)
[03/07 12:33:26   1182] [0.10 - 0.15]: 4 (0.44%)
[03/07 12:33:26   1182] [0.05 - 0.10]: 1 (0.11%)
[03/07 12:33:26   1182] [0.00 - 0.05]: 0 (0.00%)
[03/07 12:33:26   1182] Begin: Area Reclaim Optimization
[03/07 12:33:27   1182] Reclaim Optimization WNS Slack -0.816  TNS Slack -1649.955 Density 55.85
[03/07 12:33:27   1182] +----------+---------+--------+---------+------------+--------+
[03/07 12:33:27   1182] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/07 12:33:27   1182] +----------+---------+--------+---------+------------+--------+
[03/07 12:33:27   1182] |    55.85%|        -|  -0.816|-1649.955|   0:00:00.0| 1564.7M|
[03/07 12:33:29   1184] |    55.66%|      113|  -0.816|-1649.925|   0:00:02.0| 1564.7M|
[03/07 12:33:33   1188] |    55.52%|      369|  -0.816|-1648.313|   0:00:04.0| 1564.7M|
[03/07 12:33:33   1188] |    55.52%|        5|  -0.816|-1648.313|   0:00:00.0| 1564.7M|
[03/07 12:33:33   1188] |    55.52%|        0|  -0.816|-1648.313|   0:00:00.0| 1564.7M|
[03/07 12:33:33   1188] +----------+---------+--------+---------+------------+--------+
[03/07 12:33:33   1188] Reclaim Optimization End WNS Slack -0.816  TNS Slack -1648.313 Density 55.52
[03/07 12:33:33   1188] 
[03/07 12:33:33   1188] ** Summary: Restruct = 0 Buffer Deletion = 89 Declone = 26 Resize = 312 **
[03/07 12:33:33   1188] --------------------------------------------------------------
[03/07 12:33:33   1188] |                                   | Total     | Sequential |
[03/07 12:33:33   1188] --------------------------------------------------------------
[03/07 12:33:33   1188] | Num insts resized                 |     311  |       0    |
[03/07 12:33:33   1188] | Num insts undone                  |      58  |       0    |
[03/07 12:33:33   1188] | Num insts Downsized               |     311  |       0    |
[03/07 12:33:33   1188] | Num insts Samesized               |       0  |       0    |
[03/07 12:33:33   1188] | Num insts Upsized                 |       0  |       0    |
[03/07 12:33:33   1188] | Num multiple commits+uncommits    |       9  |       -    |
[03/07 12:33:33   1188] --------------------------------------------------------------
[03/07 12:33:33   1188] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
[03/07 12:33:33   1188] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1534.62M, totSessionCpu=0:19:49).
[03/07 12:33:33   1188] Placement Snapshot: Density distribution:
[03/07 12:33:33   1188] [1.00 -  +++]: 25 (2.78%)
[03/07 12:33:33   1188] [0.95 - 1.00]: 7 (0.78%)
[03/07 12:33:33   1188] [0.90 - 0.95]: 12 (1.33%)
[03/07 12:33:33   1188] [0.85 - 0.90]: 7 (0.78%)
[03/07 12:33:33   1188] [0.80 - 0.85]: 20 (2.22%)
[03/07 12:33:33   1188] [0.75 - 0.80]: 18 (2.00%)
[03/07 12:33:33   1188] [0.70 - 0.75]: 29 (3.22%)
[03/07 12:33:33   1188] [0.65 - 0.70]: 30 (3.33%)
[03/07 12:33:33   1188] [0.60 - 0.65]: 56 (6.22%)
[03/07 12:33:33   1188] [0.55 - 0.60]: 73 (8.11%)
[03/07 12:33:33   1188] [0.50 - 0.55]: 95 (10.56%)
[03/07 12:33:33   1188] [0.45 - 0.50]: 126 (14.00%)
[03/07 12:33:33   1188] [0.40 - 0.45]: 127 (14.11%)
[03/07 12:33:33   1188] [0.35 - 0.40]: 110 (12.22%)
[03/07 12:33:33   1188] [0.30 - 0.35]: 73 (8.11%)
[03/07 12:33:33   1188] [0.25 - 0.30]: 50 (5.56%)
[03/07 12:33:33   1188] [0.20 - 0.25]: 29 (3.22%)
[03/07 12:33:33   1188] [0.15 - 0.20]: 9 (1.00%)
[03/07 12:33:33   1188] [0.10 - 0.15]: 4 (0.44%)
[03/07 12:33:33   1188] [0.05 - 0.10]: 0 (0.00%)
[03/07 12:33:33   1188] [0.00 - 0.05]: 0 (0.00%)
[03/07 12:33:33   1189] *** Starting refinePlace (0:19:49 mem=1566.6M) ***
[03/07 12:33:33   1189] Total net bbox length = 5.734e+05 (2.736e+05 2.998e+05) (ext = 7.754e+03)
[03/07 12:33:33   1189] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:33:33   1189] default core: bins with density >  0.75 =   10 % ( 90 / 900 )
[03/07 12:33:33   1189] Density distribution unevenness ratio = 12.199%
[03/07 12:33:33   1189] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1566.6MB) @(0:19:49 - 0:19:49).
[03/07 12:33:33   1189] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:33:33   1189] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1566.6MB
[03/07 12:33:33   1189] Starting refinePlace ...
[03/07 12:33:33   1189] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:33:33   1189] default core: bins with density >  0.75 =   10 % ( 90 / 900 )
[03/07 12:33:33   1189] Density distribution unevenness ratio = 12.183%
[03/07 12:33:34   1189]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:33:34   1189] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1571.7MB) @(0:19:49 - 0:19:50).
[03/07 12:33:34   1189] Move report: preRPlace moves 3219 insts, mean move: 0.73 um, max move: 6.40 um
[03/07 12:33:34   1189] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2595_0): (51.00, 285.40) --> (55.60, 283.60)
[03/07 12:33:34   1189] 	Length: 13 sites, height: 1 rows, site name: core, cell type: INR2XD2
[03/07 12:33:34   1189] Move report: Detail placement moves 3219 insts, mean move: 0.73 um, max move: 6.40 um
[03/07 12:33:34   1189] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2595_0): (51.00, 285.40) --> (55.60, 283.60)
[03/07 12:33:34   1189] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1571.7MB
[03/07 12:33:34   1190] Statistics of distance of Instance movement in refine placement:
[03/07 12:33:34   1190]   maximum (X+Y) =         6.40 um
[03/07 12:33:34   1190]   inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2595_0) with max move: (51, 285.4) -> (55.6, 283.6)
[03/07 12:33:34   1190]   mean    (X+Y) =         0.73 um
[03/07 12:33:34   1190] Summary Report:
[03/07 12:33:34   1190] Instances move: 3219 (out of 31481 movable)
[03/07 12:33:34   1190] Mean displacement: 0.73 um
[03/07 12:33:34   1190] Max displacement: 6.40 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2595_0) (51, 285.4) -> (55.6, 283.6)
[03/07 12:33:34   1190] 	Length: 13 sites, height: 1 rows, site name: core, cell type: INR2XD2
[03/07 12:33:34   1190] Total instances moved : 3219
[03/07 12:33:34   1190] Total net bbox length = 5.748e+05 (2.745e+05 3.003e+05) (ext = 7.754e+03)
[03/07 12:33:34   1190] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1571.7MB
[03/07 12:33:34   1190] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1571.7MB) @(0:19:49 - 0:19:50).
[03/07 12:33:34   1190] *** Finished refinePlace (0:19:50 mem=1571.7M) ***
[03/07 12:33:34   1190] Finished re-routing un-routed nets (0:00:00.0 1571.7M)
[03/07 12:33:34   1190] 
[03/07 12:33:34   1190] 
[03/07 12:33:34   1190] Density : 0.5552
[03/07 12:33:34   1190] Max route overflow : 0.0003
[03/07 12:33:34   1190] 
[03/07 12:33:34   1190] 
[03/07 12:33:34   1190] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1571.7M) ***
[03/07 12:33:35   1190] ** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -1648.313 Density 55.52
[03/07 12:33:35   1190] Optimizer WNS Pass 1
[03/07 12:33:35   1190] Active Path Group: reg2reg  
[03/07 12:33:35   1190] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:33:35   1190] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:33:35   1190] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:33:35   1190] |  -0.816|   -0.816|-1648.313|-1648.313|    55.52%|   0:00:00.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:35   1190] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:33:40   1195] |  -0.812|   -0.812|-1647.271|-1647.271|    55.53%|   0:00:05.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:33:40   1195] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:33:52   1207] |  -0.807|   -0.807|-1643.597|-1643.597|    55.54%|   0:00:12.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:33:52   1207] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:18   1234] |  -0.808|   -0.808|-1637.148|-1637.148|    55.58%|   0:00:26.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:34:18   1234] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:20   1235] |  -0.805|   -0.805|-1635.909|-1635.909|    55.59%|   0:00:02.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:20   1235] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:29   1245] |  -0.807|   -0.807|-1630.593|-1630.593|    55.61%|   0:00:09.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:34:29   1245] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:34:29   1245] |  -0.805|   -0.805|-1630.179|-1630.179|    55.61%|   0:00:00.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:29   1245] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:30   1245] |  -0.805|   -0.805|-1630.021|-1630.021|    55.62%|   0:00:01.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:30   1245] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:30   1246] |  -0.804|   -0.804|-1628.814|-1628.814|    55.66%|   0:00:00.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:30   1246] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:34:34   1249] |  -0.803|   -0.803|-1627.988|-1627.988|    55.66%|   0:00:04.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:34:34   1249] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:34:38   1254] |  -0.803|   -0.803|-1627.197|-1627.197|    55.67%|   0:00:04.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:34:38   1254] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:34:39   1254] |  -0.802|   -0.802|-1626.231|-1626.231|    55.67%|   0:00:01.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:39   1254] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:40   1255] |  -0.802|   -0.802|-1626.085|-1626.085|    55.67%|   0:00:01.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:40   1255] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:41   1256] |  -0.802|   -0.802|-1623.442|-1623.442|    55.67%|   0:00:01.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:34:41   1256] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:34:41   1257] |  -0.798|   -0.798|-1622.012|-1622.012|    55.70%|   0:00:00.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:34:41   1257] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:35:02   1277] |  -0.799|   -0.799|-1616.756|-1616.756|    55.72%|   0:00:21.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:35:02   1277] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:35:03   1278] |  -0.799|   -0.799|-1616.090|-1616.090|    55.73%|   0:00:01.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:35:03   1278] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:35:03   1279] |  -0.794|   -0.794|-1615.212|-1615.212|    55.76%|   0:00:00.0| 1571.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:35:03   1279] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 12:35:29   1304] |  -0.795|   -0.795|-1611.641|-1611.641|    55.79%|   0:00:25.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:29   1304] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:35:31   1306] |  -0.795|   -0.795|-1609.452|-1609.452|    55.80%|   0:00:03.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:31   1306] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:35:31   1306] |  -0.795|   -0.795|-1609.352|-1609.352|    55.80%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:31   1306] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:35:32   1307] |  -0.791|   -0.791|-1607.306|-1607.306|    55.85%|   0:00:01.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:35:32   1307] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 12:35:42   1317] |  -0.791|   -0.791|-1605.560|-1605.560|    55.87%|   0:00:10.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:35:42   1317] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 12:35:44   1319] |  -0.791|   -0.791|-1605.335|-1605.335|    55.88%|   0:00:02.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:35:44   1319] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 12:35:47   1322] |  -0.791|   -0.791|-1602.781|-1602.781|    55.92%|   0:00:03.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:35:47   1322] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:35:47   1323] |  -0.787|   -0.787|-1601.926|-1601.926|    55.93%|   0:00:00.0| 1576.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:47   1323] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:35:50   1325] |  -0.787|   -0.787|-1599.568|-1599.568|    55.95%|   0:00:03.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:50   1325] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:35:50   1326] |  -0.787|   -0.787|-1599.191|-1599.191|    55.95%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:50   1326] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:35:53   1328] |  -0.786|   -0.786|-1597.842|-1597.842|    56.04%|   0:00:03.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:53   1328] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:35:54   1329] |  -0.786|   -0.786|-1596.515|-1596.515|    56.06%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:35:54   1329] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/07 12:35:54   1330] |  -0.785|   -0.785|-1596.385|-1596.385|    56.07%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:54   1330] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:35:55   1331] |  -0.785|   -0.785|-1595.311|-1595.311|    56.08%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:55   1331] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:35:56   1331] |  -0.785|   -0.785|-1595.289|-1595.289|    56.08%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:56   1331] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:35:56   1332] |  -0.784|   -0.784|-1594.152|-1594.152|    56.13%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:56   1332] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:35:57   1333] |  -0.784|   -0.784|-1593.250|-1593.250|    56.13%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:35:57   1333] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/07 12:35:57   1333] |  -0.784|   -0.784|-1593.177|-1593.177|    56.13%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:35:57   1333] |        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/07 12:35:58   1334] |  -0.783|   -0.783|-1592.616|-1592.616|    56.17%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:58   1334] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:35:59   1335] |  -0.783|   -0.783|-1591.880|-1591.880|    56.17%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:35:59   1335] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:01   1336] |  -0.782|   -0.782|-1591.098|-1591.098|    56.22%|   0:00:02.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:01   1336] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:03   1339] |  -0.781|   -0.781|-1590.844|-1590.844|    56.25%|   0:00:02.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:36:03   1339] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:36:04   1340] |  -0.781|   -0.781|-1589.044|-1589.044|    56.26%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:36:04   1340] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:36:07   1342] |  -0.780|   -0.780|-1588.515|-1588.515|    56.29%|   0:00:03.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:07   1342] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:07   1343] |  -0.780|   -0.780|-1588.087|-1588.087|    56.30%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:07   1343] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:07   1343] |  -0.780|   -0.780|-1587.948|-1587.948|    56.30%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:07   1343] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:09   1345] |  -0.780|   -0.780|-1587.755|-1587.755|    56.33%|   0:00:02.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:09   1345] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:10   1345] |  -0.779|   -0.779|-1587.698|-1587.698|    56.34%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:36:10   1345] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:36:11   1346] |  -0.780|   -0.780|-1586.085|-1586.085|    56.34%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:11   1346] |        |         |         |         |          |            |        |          |         | q12_reg_10_/D                                      |
[03/07 12:36:11   1346] |  -0.779|   -0.779|-1585.969|-1585.969|    56.34%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:36:11   1346] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:36:14   1349] |  -0.779|   -0.779|-1585.464|-1585.464|    56.37%|   0:00:03.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:14   1349] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:15   1350] |  -0.779|   -0.779|-1584.388|-1584.388|    56.39%|   0:00:01.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:15   1350] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:15   1351] |  -0.779|   -0.779|-1584.040|-1584.040|    56.39%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:15   1351] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:15   1351] |  -0.779|   -0.779|-1583.977|-1583.977|    56.39%|   0:00:00.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:15   1351] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:36:21   1356] |  -0.781|   -0.781|-1584.259|-1584.259|    56.50%|   0:00:06.0| 1574.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:21   1356] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/07 12:36:21   1356] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:36:21   1356] 
[03/07 12:36:21   1356] *** Finish Core Optimize Step (cpu=0:02:46 real=0:02:46 mem=1574.1M) ***
[03/07 12:36:21   1356] Active Path Group: default 
[03/07 12:36:21   1356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:36:21   1356] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:36:21   1356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:36:21   1356] |   0.001|   -0.781|   0.000|-1584.259|    56.50%|   0:00:00.0| 1574.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_23_/D        |
[03/07 12:36:21   1356] |   0.012|   -0.781|   0.000|-1584.259|    56.50%|   0:00:00.0| 1574.1M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:21   1356] |        |         |        |         |          |            |        |          |         | q10_reg_17_/D                                      |
[03/07 12:36:22   1358] |   0.020|   -0.781|   0.000|-1584.259|    56.50%|   0:00:01.0| 1631.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_111_/D       |
[03/07 12:36:22   1358] |   0.019|   -0.781|   0.000|-1584.259|    56.50%|   0:00:00.0| 1631.3M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_111_/D       |
[03/07 12:36:22   1358] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:36:22   1358] 
[03/07 12:36:22   1358] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1631.3M) ***
[03/07 12:36:22   1358] 
[03/07 12:36:22   1358] *** Finished Optimize Step Cumulative (cpu=0:02:47 real=0:02:47 mem=1631.3M) ***
[03/07 12:36:22   1358] ** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1584.259 Density 56.50
[03/07 12:36:22   1358] Placement Snapshot: Density distribution:
[03/07 12:36:22   1358] [1.00 -  +++]: 25 (2.78%)
[03/07 12:36:22   1358] [0.95 - 1.00]: 7 (0.78%)
[03/07 12:36:22   1358] [0.90 - 0.95]: 12 (1.33%)
[03/07 12:36:22   1358] [0.85 - 0.90]: 6 (0.67%)
[03/07 12:36:22   1358] [0.80 - 0.85]: 21 (2.33%)
[03/07 12:36:22   1358] [0.75 - 0.80]: 18 (2.00%)
[03/07 12:36:22   1358] [0.70 - 0.75]: 28 (3.11%)
[03/07 12:36:22   1358] [0.65 - 0.70]: 29 (3.22%)
[03/07 12:36:22   1358] [0.60 - 0.65]: 53 (5.89%)
[03/07 12:36:22   1358] [0.55 - 0.60]: 71 (7.89%)
[03/07 12:36:22   1358] [0.50 - 0.55]: 92 (10.22%)
[03/07 12:36:22   1358] [0.45 - 0.50]: 122 (13.56%)
[03/07 12:36:22   1358] [0.40 - 0.45]: 125 (13.89%)
[03/07 12:36:22   1358] [0.35 - 0.40]: 102 (11.33%)
[03/07 12:36:22   1358] [0.30 - 0.35]: 66 (7.33%)
[03/07 12:36:22   1358] [0.25 - 0.30]: 58 (6.44%)
[03/07 12:36:22   1358] [0.20 - 0.25]: 31 (3.44%)
[03/07 12:36:22   1358] [0.15 - 0.20]: 21 (2.33%)
[03/07 12:36:22   1358] [0.10 - 0.15]: 8 (0.89%)
[03/07 12:36:22   1358] [0.05 - 0.10]: 4 (0.44%)
[03/07 12:36:22   1358] [0.00 - 0.05]: 1 (0.11%)
[03/07 12:36:22   1358] Begin: Area Reclaim Optimization
[03/07 12:36:23   1358] Reclaim Optimization WNS Slack -0.781  TNS Slack -1584.259 Density 56.50
[03/07 12:36:23   1358] +----------+---------+--------+---------+------------+--------+
[03/07 12:36:23   1358] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/07 12:36:23   1358] +----------+---------+--------+---------+------------+--------+
[03/07 12:36:23   1358] |    56.50%|        -|  -0.781|-1584.259|   0:00:00.0| 1631.3M|
[03/07 12:36:24   1360] |    56.46%|       39|  -0.781|-1584.383|   0:00:01.0| 1631.3M|
[03/07 12:36:29   1364] |    56.34%|      343|  -0.781|-1584.198|   0:00:05.0| 1631.3M|
[03/07 12:36:29   1364] |    56.34%|        1|  -0.781|-1584.198|   0:00:00.0| 1631.3M|
[03/07 12:36:29   1364] |    56.34%|        0|  -0.781|-1584.198|   0:00:00.0| 1631.3M|
[03/07 12:36:29   1364] +----------+---------+--------+---------+------------+--------+
[03/07 12:36:29   1364] Reclaim Optimization End WNS Slack -0.781  TNS Slack -1584.198 Density 56.34
[03/07 12:36:29   1364] 
[03/07 12:36:29   1364] ** Summary: Restruct = 0 Buffer Deletion = 26 Declone = 15 Resize = 273 **
[03/07 12:36:29   1364] --------------------------------------------------------------
[03/07 12:36:29   1364] |                                   | Total     | Sequential |
[03/07 12:36:29   1364] --------------------------------------------------------------
[03/07 12:36:29   1364] | Num insts resized                 |     272  |       0    |
[03/07 12:36:29   1364] | Num insts undone                  |      71  |       0    |
[03/07 12:36:29   1364] | Num insts Downsized               |     272  |       0    |
[03/07 12:36:29   1364] | Num insts Samesized               |       0  |       0    |
[03/07 12:36:29   1364] | Num insts Upsized                 |       0  |       0    |
[03/07 12:36:29   1364] | Num multiple commits+uncommits    |       1  |       -    |
[03/07 12:36:29   1364] --------------------------------------------------------------
[03/07 12:36:29   1364] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:07.0) **
[03/07 12:36:29   1364] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1576.03M, totSessionCpu=0:22:45).
[03/07 12:36:29   1364] Placement Snapshot: Density distribution:
[03/07 12:36:29   1364] [1.00 -  +++]: 25 (2.78%)
[03/07 12:36:29   1364] [0.95 - 1.00]: 7 (0.78%)
[03/07 12:36:29   1364] [0.90 - 0.95]: 12 (1.33%)
[03/07 12:36:29   1364] [0.85 - 0.90]: 6 (0.67%)
[03/07 12:36:29   1364] [0.80 - 0.85]: 21 (2.33%)
[03/07 12:36:29   1364] [0.75 - 0.80]: 19 (2.11%)
[03/07 12:36:29   1364] [0.70 - 0.75]: 27 (3.00%)
[03/07 12:36:29   1364] [0.65 - 0.70]: 29 (3.22%)
[03/07 12:36:29   1364] [0.60 - 0.65]: 53 (5.89%)
[03/07 12:36:29   1364] [0.55 - 0.60]: 72 (8.00%)
[03/07 12:36:29   1364] [0.50 - 0.55]: 92 (10.22%)
[03/07 12:36:29   1364] [0.45 - 0.50]: 124 (13.78%)
[03/07 12:36:29   1364] [0.40 - 0.45]: 124 (13.78%)
[03/07 12:36:29   1364] [0.35 - 0.40]: 105 (11.67%)
[03/07 12:36:29   1364] [0.30 - 0.35]: 67 (7.44%)
[03/07 12:36:29   1364] [0.25 - 0.30]: 54 (6.00%)
[03/07 12:36:29   1364] [0.20 - 0.25]: 34 (3.78%)
[03/07 12:36:29   1364] [0.15 - 0.20]: 18 (2.00%)
[03/07 12:36:29   1364] [0.10 - 0.15]: 7 (0.78%)
[03/07 12:36:29   1364] [0.05 - 0.10]: 4 (0.44%)
[03/07 12:36:29   1364] [0.00 - 0.05]: 0 (0.00%)
[03/07 12:36:29   1365] *** Starting refinePlace (0:22:45 mem=1576.0M) ***
[03/07 12:36:29   1365] Total net bbox length = 5.797e+05 (2.778e+05 3.019e+05) (ext = 7.754e+03)
[03/07 12:36:29   1365] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:36:29   1365] default core: bins with density >  0.75 =   13 % ( 117 / 900 )
[03/07 12:36:29   1365] Density distribution unevenness ratio = 12.417%
[03/07 12:36:29   1365] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1576.0MB) @(0:22:45 - 0:22:45).
[03/07 12:36:29   1365] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:36:29   1365] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1576.0MB
[03/07 12:36:29   1365] Starting refinePlace ...
[03/07 12:36:29   1365] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:36:29   1365] default core: bins with density >  0.75 =   13 % ( 117 / 900 )
[03/07 12:36:29   1365] Density distribution unevenness ratio = 12.403%
[03/07 12:36:30   1365]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:36:30   1365] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1585.1MB) @(0:22:45 - 0:22:46).
[03/07 12:36:30   1365] Move report: preRPlace moves 3403 insts, mean move: 0.75 um, max move: 5.00 um
[03/07 12:36:30   1365] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2617_0): (69.60, 451.00) --> (68.20, 447.40)
[03/07 12:36:30   1365] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/07 12:36:30   1365] Move report: Detail placement moves 3403 insts, mean move: 0.75 um, max move: 5.00 um
[03/07 12:36:30   1365] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2617_0): (69.60, 451.00) --> (68.20, 447.40)
[03/07 12:36:30   1365] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1585.1MB
[03/07 12:36:30   1365] Statistics of distance of Instance movement in refine placement:
[03/07 12:36:30   1365]   maximum (X+Y) =         5.00 um
[03/07 12:36:30   1365]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2617_0) with max move: (69.6, 451) -> (68.2, 447.4)
[03/07 12:36:30   1365]   mean    (X+Y) =         0.75 um
[03/07 12:36:30   1365] Summary Report:
[03/07 12:36:30   1365] Instances move: 3403 (out of 31873 movable)
[03/07 12:36:30   1365] Mean displacement: 0.75 um
[03/07 12:36:30   1365] Max displacement: 5.00 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2617_0) (69.6, 451) -> (68.2, 447.4)
[03/07 12:36:30   1365] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/07 12:36:30   1365] Total instances moved : 3403
[03/07 12:36:30   1365] Total net bbox length = 5.814e+05 (2.789e+05 3.025e+05) (ext = 7.754e+03)
[03/07 12:36:30   1365] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1585.1MB
[03/07 12:36:30   1365] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1585.1MB) @(0:22:45 - 0:22:46).
[03/07 12:36:30   1365] *** Finished refinePlace (0:22:46 mem=1585.1M) ***
[03/07 12:36:30   1366] Finished re-routing un-routed nets (0:00:00.0 1585.1M)
[03/07 12:36:30   1366] 
[03/07 12:36:30   1366] 
[03/07 12:36:30   1366] Density : 0.5634
[03/07 12:36:30   1366] Max route overflow : 0.0003
[03/07 12:36:30   1366] 
[03/07 12:36:30   1366] 
[03/07 12:36:30   1366] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1585.1M) ***
[03/07 12:36:30   1366] ** GigaOpt Optimizer WNS Slack -0.781 TNS Slack -1584.198 Density 56.34
[03/07 12:36:30   1366] Optimizer WNS Pass 2
[03/07 12:36:31   1366] Active Path Group: reg2reg  
[03/07 12:36:31   1366] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:36:31   1366] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:36:31   1366] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:36:31   1366] |  -0.781|   -0.781|-1584.198|-1584.198|    56.34%|   0:00:00.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:31   1366] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/07 12:36:42   1378] |  -0.779|   -0.779|-1582.600|-1582.600|    56.35%|   0:00:11.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:42   1378] |        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
[03/07 12:36:48   1384] |  -0.780|   -0.780|-1581.265|-1581.265|    56.37%|   0:00:06.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:48   1384] |        |         |         |         |          |            |        |          |         | q13_reg_13_/D                                      |
[03/07 12:36:50   1385] |  -0.779|   -0.779|-1580.945|-1580.945|    56.37%|   0:00:02.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:50   1385] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:36:51   1386] |  -0.777|   -0.777|-1580.631|-1580.631|    56.37%|   0:00:01.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:36:51   1386] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:37:03   1398] |  -0.777|   -0.777|-1578.105|-1578.105|    56.39%|   0:00:12.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:03   1398] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:37:04   1399] |  -0.777|   -0.777|-1577.772|-1577.772|    56.39%|   0:00:01.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:04   1399] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:37:05   1400] |  -0.772|   -0.772|-1577.240|-1577.240|    56.44%|   0:00:01.0| 1585.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:37:05   1400] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:37:40   1436] |  -0.772|   -0.772|-1572.413|-1572.413|    56.48%|   0:00:35.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:37:40   1436] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:37:44   1440] |  -0.772|   -0.772|-1571.835|-1571.835|    56.48%|   0:00:04.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:37:44   1440] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:37:46   1441] |  -0.771|   -0.771|-1570.569|-1570.569|    56.53%|   0:00:02.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:46   1441] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:37:52   1448] |  -0.771|   -0.771|-1569.569|-1569.569|    56.54%|   0:00:06.0| 1594.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:52   1448] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:37:53   1448] |  -0.771|   -0.771|-1569.510|-1569.510|    56.54%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:53   1448] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:37:54   1450] |  -0.771|   -0.771|-1568.986|-1568.986|    56.57%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:54   1450] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:37:55   1450] |  -0.771|   -0.771|-1568.844|-1568.844|    56.58%|   0:00:01.0| 1589.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:37:55   1450] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:08   1463] |  -0.771|   -0.771|-1568.667|-1568.667|    56.60%|   0:00:13.0| 1589.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:08   1463] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:12   1468] |  -0.772|   -0.772|-1568.635|-1568.635|    56.63%|   0:00:04.0| 1589.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:12   1468] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:16   1472] |  -0.772|   -0.772|-1568.596|-1568.596|    56.66%|   0:00:04.0| 1589.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:16   1472] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:16   1472] |  -0.772|   -0.772|-1568.596|-1568.596|    56.66%|   0:00:00.0| 1589.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:16   1472] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:16   1472] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:38:16   1472] 
[03/07 12:38:16   1472] *** Finish Core Optimize Step (cpu=0:01:46 real=0:01:45 mem=1589.8M) ***
[03/07 12:38:16   1472] 
[03/07 12:38:16   1472] *** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:01:45 mem=1589.8M) ***
[03/07 12:38:16   1472] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -1568.596 Density 56.66
[03/07 12:38:17   1472] *** Starting refinePlace (0:24:33 mem=1589.8M) ***
[03/07 12:38:17   1472] Total net bbox length = 5.833e+05 (2.800e+05 3.033e+05) (ext = 7.754e+03)
[03/07 12:38:17   1472] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:38:17   1472] default core: bins with density >  0.75 = 13.7 % ( 123 / 900 )
[03/07 12:38:17   1472] Density distribution unevenness ratio = 12.488%
[03/07 12:38:17   1472] RPlace IncrNP: Rollback Lev = -3
[03/07 12:38:17   1472] RPlace: Density =1.025556, incremental np is triggered.
[03/07 12:38:17   1472] nrCritNet: 1.92% ( 660 / 34436 ) cutoffSlk: -784.3ps stdDelay: 14.2ps
[03/07 12:38:18   1474] default core: bins with density >  0.75 =   14 % ( 126 / 900 )
[03/07 12:38:18   1474] Density distribution unevenness ratio = 12.488%
[03/07 12:38:18   1474] RPlace postIncrNP: Density = 1.025556 -> 1.004444.
[03/07 12:38:18   1474] RPlace postIncrNP Info: Density distribution changes:
[03/07 12:38:18   1474] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:38:18   1474] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:38:18   1474] [1.00 - 1.05] :	 1 (0.11%) -> 1 (0.11%)
[03/07 12:38:18   1474] [0.95 - 1.00] :	 3 (0.33%) -> 1 (0.11%)
[03/07 12:38:18   1474] [0.90 - 0.95] :	 7 (0.78%) -> 7 (0.78%)
[03/07 12:38:18   1474] [0.85 - 0.90] :	 29 (3.22%) -> 26 (2.89%)
[03/07 12:38:18   1474] [0.80 - 0.85] :	 31 (3.44%) -> 38 (4.22%)
[03/07 12:38:18   1474] [CPU] RefinePlace/IncrNP (cpu=0:00:01.6, real=0:00:01.0, mem=1600.3MB) @(0:24:33 - 0:24:34).
[03/07 12:38:18   1474] Move report: incrNP moves 720 insts, mean move: 5.39 um, max move: 50.20 um
[03/07 12:38:18   1474] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_): (119.20, 456.40) --> (72.60, 460.00)
[03/07 12:38:18   1474] Move report: Timing Driven Placement moves 720 insts, mean move: 5.39 um, max move: 50.20 um
[03/07 12:38:18   1474] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_): (119.20, 456.40) --> (72.60, 460.00)
[03/07 12:38:18   1474] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1600.3MB
[03/07 12:38:18   1474] Starting refinePlace ...
[03/07 12:38:18   1474] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:38:18   1474] default core: bins with density >  0.75 =   14 % ( 126 / 900 )
[03/07 12:38:18   1474] Density distribution unevenness ratio = 12.475%
[03/07 12:38:19   1475]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:38:19   1475] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1600.3MB) @(0:24:34 - 0:24:35).
[03/07 12:38:19   1475] Move report: preRPlace moves 1910 insts, mean move: 0.74 um, max move: 5.80 um
[03/07 12:38:19   1475] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3691_0): (25.00, 469.00) --> (27.20, 465.40)
[03/07 12:38:19   1475] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/07 12:38:19   1475] Move report: Detail placement moves 1910 insts, mean move: 0.74 um, max move: 5.80 um
[03/07 12:38:19   1475] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3691_0): (25.00, 469.00) --> (27.20, 465.40)
[03/07 12:38:19   1475] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1600.3MB
[03/07 12:38:19   1475] Statistics of distance of Instance movement in refine placement:
[03/07 12:38:19   1475]   maximum (X+Y) =        50.20 um
[03/07 12:38:19   1475]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_) with max move: (119.2, 456.4) -> (72.6, 460)
[03/07 12:38:19   1475]   mean    (X+Y) =         2.24 um
[03/07 12:38:19   1475] Total instances flipped for legalization: 7
[03/07 12:38:19   1475] Summary Report:
[03/07 12:38:19   1475] Instances move: 2303 (out of 32183 movable)
[03/07 12:38:19   1475] Mean displacement: 2.24 um
[03/07 12:38:19   1475] Max displacement: 50.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_) (119.2, 456.4) -> (72.6, 460)
[03/07 12:38:19   1475] 	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
[03/07 12:38:19   1475] Total instances moved : 2303
[03/07 12:38:19   1475] Total net bbox length = 5.847e+05 (2.810e+05 3.037e+05) (ext = 7.754e+03)
[03/07 12:38:19   1475] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1600.3MB
[03/07 12:38:19   1475] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=1600.3MB) @(0:24:33 - 0:24:35).
[03/07 12:38:19   1475] *** Finished refinePlace (0:24:35 mem=1600.3M) ***
[03/07 12:38:19   1475] Finished re-routing un-routed nets (0:00:00.0 1600.3M)
[03/07 12:38:19   1475] 
[03/07 12:38:19   1475] 
[03/07 12:38:19   1475] Density : 0.5666
[03/07 12:38:19   1475] Max route overflow : 0.0003
[03/07 12:38:19   1475] 
[03/07 12:38:19   1475] 
[03/07 12:38:19   1475] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:03.0 mem=1600.3M) ***
[03/07 12:38:20   1475] ** GigaOpt Optimizer WNS Slack -0.799 TNS Slack -1575.309 Density 56.66
[03/07 12:38:20   1475] Skipped Place ECO bump recovery (WNS opt)
[03/07 12:38:20   1475] Optimizer WNS Pass 3
[03/07 12:38:20   1475] Active Path Group: reg2reg  
[03/07 12:38:20   1476] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:38:20   1476] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:38:20   1476] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:38:20   1476] |  -0.799|   -0.799|-1575.309|-1575.309|    56.66%|   0:00:00.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:20   1476] |        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/07 12:38:20   1476] |  -0.791|   -0.791|-1573.855|-1573.855|    56.66%|   0:00:00.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:20   1476] |        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/07 12:38:20   1476] |  -0.782|   -0.782|-1572.400|-1572.400|    56.66%|   0:00:00.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:20   1476] |        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/07 12:38:21   1477] |  -0.779|   -0.779|-1571.076|-1571.076|    56.66%|   0:00:01.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:21   1477] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:23   1478] |  -0.770|   -0.770|-1569.254|-1569.254|    56.66%|   0:00:02.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:23   1478] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:41   1497] |  -0.768|   -0.768|-1566.441|-1566.441|    56.67%|   0:00:18.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:41   1497] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:38:58   1513] |  -0.768|   -0.768|-1562.854|-1562.854|    56.69%|   0:00:17.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:38:58   1513] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:01   1516] |  -0.768|   -0.768|-1562.433|-1562.433|    56.70%|   0:00:03.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:01   1516] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:03   1518] |  -0.766|   -0.766|-1560.837|-1560.837|    56.76%|   0:00:02.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:39:03   1518] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/07 12:39:16   1531] |  -0.765|   -0.765|-1558.416|-1558.416|    56.78%|   0:00:13.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:39:16   1531] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/07 12:39:19   1534] |  -0.765|   -0.765|-1557.472|-1557.472|    56.78%|   0:00:03.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:19   1534] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:19   1535] |  -0.765|   -0.765|-1557.429|-1557.429|    56.78%|   0:00:00.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:19   1535] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:23   1539] |  -0.765|   -0.765|-1556.489|-1556.489|    56.79%|   0:00:04.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:23   1539] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:24   1539] |  -0.765|   -0.765|-1556.173|-1556.173|    56.79%|   0:00:01.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:24   1539] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:25   1540] |  -0.763|   -0.763|-1555.265|-1555.265|    56.85%|   0:00:01.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:25   1540] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:35   1551] |  -0.763|   -0.763|-1553.881|-1553.881|    56.86%|   0:00:10.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:35   1551] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:36   1552] |  -0.763|   -0.763|-1553.262|-1553.262|    56.87%|   0:00:01.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:36   1552] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:39:38   1553] |  -0.759|   -0.759|-1552.890|-1552.890|    56.91%|   0:00:02.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:39:38   1553] |        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
[03/07 12:40:11   1587] |  -0.759|   -0.759|-1548.844|-1548.844|    56.93%|   0:00:33.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:40:11   1587] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:40:15   1590] |  -0.759|   -0.759|-1548.529|-1548.529|    56.94%|   0:00:04.0| 1600.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:40:15   1590] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:40:15   1590] |  -0.759|   -0.759|-1548.531|-1548.531|    56.94%|   0:00:00.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:40:15   1590] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:40:19   1595] |  -0.759|   -0.759|-1547.892|-1547.892|    57.05%|   0:00:04.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:40:19   1595] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:40:23   1599] |  -0.759|   -0.759|-1546.866|-1546.866|    57.09%|   0:00:04.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:40:23   1599] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:40:23   1599] |  -0.758|   -0.758|-1546.575|-1546.575|    57.09%|   0:00:00.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:40:23   1599] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:40:24   1599] |  -0.758|   -0.758|-1546.319|-1546.319|    57.09%|   0:00:01.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:40:24   1599] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:40:24   1600] |  -0.758|   -0.758|-1546.176|-1546.176|    57.10%|   0:00:00.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:40:24   1600] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:40:26   1602] |  -0.759|   -0.759|-1545.136|-1545.136|    57.13%|   0:00:02.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:40:26   1602] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:40:27   1602] |  -0.759|   -0.759|-1545.028|-1545.028|    57.17%|   0:00:01.0| 1596.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:40:27   1602] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:40:27   1603] Analyzing useful skew in preCTS mode ...
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/07 12:40:27   1603] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/07 12:40:27   1603]  ** Useful skew failure reasons **
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:40:27   1603] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:04   1640] |  -0.751|   -0.751|-1536.957|-1537.943|    57.21%|   0:00:37.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:41:04   1640] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:41:05   1640] |  -0.750|   -0.750|-1535.015|-1536.001|    57.21%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:41:05   1640] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:06   1642] |  -0.750|   -0.750|-1534.889|-1535.875|    57.21%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:41:06   1642] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:08   1643] |  -0.750|   -0.750|-1532.562|-1533.548|    57.31%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:41:08   1643] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:10   1646] |  -0.749|   -0.749|-1530.795|-1531.781|    57.34%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:10   1646] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:13   1649] |  -0.749|   -0.749|-1529.841|-1530.827|    57.35%|   0:00:03.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:13   1649] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:14   1649] |  -0.749|   -0.749|-1529.716|-1530.702|    57.35%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:14   1649] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:14   1650] |  -0.748|   -0.748|-1529.122|-1530.108|    57.39%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:41:14   1650] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:17   1653] |  -0.748|   -0.748|-1528.484|-1529.470|    57.39%|   0:00:03.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:41:17   1653] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:17   1653] |  -0.748|   -0.748|-1528.392|-1529.378|    57.39%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:41:17   1653] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:18   1654] |  -0.747|   -0.747|-1527.789|-1528.775|    57.42%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:18   1654] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:23   1659] |  -0.746|   -0.746|-1526.888|-1527.874|    57.43%|   0:00:05.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:41:23   1659] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:41:25   1660] |  -0.747|   -0.747|-1526.810|-1527.796|    57.43%|   0:00:02.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:41:25   1660] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:41:25   1660] |  -0.746|   -0.746|-1526.442|-1527.428|    57.43%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:25   1660] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:25   1661] |  -0.746|   -0.746|-1526.418|-1527.404|    57.43%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:25   1661] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:26   1661] |  -0.746|   -0.746|-1526.407|-1527.393|    57.43%|   0:00:01.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:26   1661] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:26   1662] |  -0.745|   -0.745|-1525.190|-1526.176|    57.47%|   0:00:00.0| 1600.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:41:26   1662] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:41:33   1669] |  -0.746|   -0.746|-1523.150|-1524.136|    57.49%|   0:00:07.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:41:33   1669] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/07 12:41:35   1671] |  -0.744|   -0.744|-1522.690|-1523.676|    57.49%|   0:00:02.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:35   1671] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:38   1673] |  -0.745|   -0.745|-1522.267|-1523.253|    57.49%|   0:00:03.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:41:38   1673] |        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
[03/07 12:41:39   1674] |  -0.744|   -0.744|-1520.951|-1521.937|    57.53%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:39   1674] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:42   1677] |  -0.744|   -0.744|-1520.287|-1521.274|    57.54%|   0:00:03.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:41:42   1677] |        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 12:41:43   1678] |  -0.744|   -0.744|-1519.740|-1520.726|    57.55%|   0:00:01.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:43   1678] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:43   1679] |  -0.744|   -0.744|-1519.614|-1520.599|    57.55%|   0:00:00.0| 1599.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:43   1679] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:44   1679] |  -0.743|   -0.743|-1518.956|-1519.942|    57.58%|   0:00:01.0| 1600.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:44   1679] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:51   1687] |  -0.743|   -0.743|-1517.353|-1518.339|    57.59%|   0:00:07.0| 1600.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:51   1687] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:52   1687] |  -0.743|   -0.743|-1517.283|-1518.269|    57.59%|   0:00:01.0| 1600.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:52   1687] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:53   1688] |  -0.743|   -0.743|-1517.193|-1518.179|    57.63%|   0:00:01.0| 1600.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:41:53   1688] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:41:53   1689] |  -0.743|   -0.743|-1517.166|-1518.152|    57.63%|   0:00:00.0| 1600.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:53   1689] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:58   1693] |  -0.744|   -0.744|-1514.888|-1515.874|    57.71%|   0:00:05.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:58   1693] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:59   1694] |  -0.745|   -0.745|-1514.395|-1515.381|    57.74%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:59   1694] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:59   1695] |  -0.744|   -0.744|-1513.690|-1514.676|    57.75%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:41:59   1695] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:41:59   1695] Analyzing useful skew in preCTS mode ...
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/07 12:41:59   1695] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/07 12:41:59   1695]  ** Useful skew failure reasons **
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695]  ** Useful skew failure reasons **
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695]  ** Useful skew failure reasons **
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:41:59   1695] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:20   1716] |  -0.737|   -0.737|-1510.919|-1513.001|    57.77%|   0:00:21.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:20   1716] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:21   1717] |  -0.737|   -0.737|-1510.450|-1512.531|    57.78%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:21   1717] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:21   1717] |  -0.737|   -0.737|-1510.448|-1512.529|    57.78%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:21   1717] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:22   1718] |  -0.736|   -0.736|-1508.924|-1511.006|    57.85%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:22   1718] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:42:23   1719] |  -0.735|   -0.735|-1506.724|-1508.806|    57.88%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:42:23   1719] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:42:29   1725] |  -0.735|   -0.735|-1506.057|-1508.138|    57.89%|   0:00:06.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:42:29   1725] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:42:30   1725] |  -0.735|   -0.735|-1505.999|-1508.081|    57.89%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:42:30   1725] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:42:30   1726] |  -0.734|   -0.734|-1505.593|-1507.674|    57.93%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:42:30   1726] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:42:35   1731] |  -0.734|   -0.734|-1504.847|-1506.928|    57.93%|   0:00:05.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:42:35   1731] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:42:39   1735] |  -0.734|   -0.734|-1504.736|-1506.817|    57.93%|   0:00:04.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:42:39   1735] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:42:40   1735] |  -0.734|   -0.734|-1504.654|-1506.735|    57.93%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:42:40   1735] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:42:41   1736] |  -0.734|   -0.734|-1504.151|-1506.232|    57.98%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:42:41   1736] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:42:41   1737] |  -0.735|   -0.735|-1504.019|-1506.100|    57.99%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:41   1737] |        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 12:42:41   1737] |  -0.734|   -0.734|-1503.592|-1505.673|    57.99%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:41   1737] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:44   1739] |  -0.735|   -0.735|-1503.349|-1505.431|    58.02%|   0:00:03.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:44   1739] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:45   1740] |  -0.733|   -0.733|-1502.347|-1504.428|    58.06%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:45   1740] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:48   1744] |  -0.732|   -0.732|-1502.396|-1504.478|    58.09%|   0:00:03.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:42:48   1744] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:42:51   1747] |  -0.734|   -0.734|-1502.308|-1504.389|    58.09%|   0:00:03.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:51   1747] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:42:51   1747] |  -0.733|   -0.733|-1502.080|-1504.162|    58.10%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:51   1747] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:42:52   1748] |  -0.732|   -0.732|-1501.806|-1503.887|    58.11%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:52   1748] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:42:54   1749] |  -0.732|   -0.732|-1501.290|-1503.372|    58.11%|   0:00:02.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:54   1749] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:42:55   1751] |  -0.734|   -0.734|-1500.649|-1502.730|    58.15%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:55   1751] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:42:56   1752] |  -0.735|   -0.735|-1500.487|-1502.568|    58.17%|   0:00:01.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:56   1752] |        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 12:42:56   1752] |  -0.733|   -0.733|-1500.307|-1502.389|    58.18%|   0:00:00.0| 1601.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:42:56   1752] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:42:57   1752] Analyzing useful skew in preCTS mode ...
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/07 12:42:57   1752] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/07 12:42:57   1752]  ** Useful skew failure reasons **
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1752] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753]  ** Useful skew failure reasons **
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753]  ** Useful skew failure reasons **
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:42:57   1753] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:12   1768] |  -0.727|   -0.727|-1495.971|-1499.143|    58.18%|   0:00:16.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:43:12   1768] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:43:13   1769] |  -0.726|   -0.726|-1495.256|-1498.427|    58.19%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:13   1769] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:13   1769] |  -0.726|   -0.726|-1495.233|-1498.404|    58.19%|   0:00:00.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:13   1769] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:15   1770] |  -0.725|   -0.725|-1493.965|-1497.136|    58.29%|   0:00:02.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:43:15   1770] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:43:25   1780] |  -0.725|   -0.725|-1492.440|-1495.612|    58.30%|   0:00:10.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:25   1780] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:26   1782] |  -0.725|   -0.725|-1491.938|-1495.110|    58.30%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:43:26   1782] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:43:29   1785] |  -0.725|   -0.725|-1491.303|-1494.474|    58.30%|   0:00:03.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:43:29   1785] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:43:30   1786] |  -0.724|   -0.724|-1490.427|-1493.599|    58.36%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:43:30   1786] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:43:37   1792] |  -0.724|   -0.724|-1489.472|-1492.643|    58.36%|   0:00:07.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:43:37   1792] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:43:37   1793] |  -0.724|   -0.724|-1489.036|-1492.207|    58.36%|   0:00:00.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:43:37   1793] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:43:38   1794] |  -0.724|   -0.724|-1489.020|-1492.192|    58.36%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:43:38   1794] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:43:39   1795] |  -0.725|   -0.725|-1488.440|-1491.611|    58.40%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:43:39   1795] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:43:41   1796] |  -0.723|   -0.723|-1487.939|-1491.110|    58.41%|   0:00:02.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:43:41   1796] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:43:47   1803] |  -0.723|   -0.723|-1487.388|-1490.559|    58.42%|   0:00:06.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:47   1803] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:48   1804] |  -0.723|   -0.723|-1486.907|-1490.079|    58.45%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:48   1804] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:50   1806] |  -0.723|   -0.723|-1485.964|-1489.135|    58.49%|   0:00:02.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:50   1806] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:51   1806] |  -0.723|   -0.723|-1485.922|-1489.094|    58.49%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:51   1806] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:52   1808] |  -0.724|   -0.724|-1485.480|-1488.652|    58.52%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:43:52   1808] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:43:53   1809] Analyzing useful skew in preCTS mode ...
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/07 12:43:53   1809] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/07 12:43:53   1809]  ** Useful skew failure reasons **
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809]  ** Useful skew failure reasons **
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809]  ** Useful skew failure reasons **
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:43:53   1809] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:10   1825] |  -0.718|   -0.718|-1484.733|-1489.073|    58.56%|   0:00:18.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:44:10   1825] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:44:10   1826] |  -0.717|   -0.717|-1484.250|-1488.590|    58.57%|   0:00:00.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:44:10   1826] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:44:11   1826] |  -0.717|   -0.717|-1484.216|-1488.556|    58.57%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:44:11   1826] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:44:12   1828] |  -0.716|   -0.716|-1482.616|-1486.957|    58.65%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:44:12   1828] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:44:19   1835] |  -0.716|   -0.716|-1480.051|-1484.391|    58.66%|   0:00:07.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:44:19   1835] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:44:21   1836] |  -0.716|   -0.716|-1479.395|-1483.735|    58.67%|   0:00:02.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:44:21   1836] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:44:22   1837] |  -0.716|   -0.716|-1479.400|-1483.740|    58.72%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:44:22   1837] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:44:23   1839] |  -0.715|   -0.715|-1479.186|-1483.526|    58.73%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:44:23   1839] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:44:27   1843] |  -0.715|   -0.715|-1477.372|-1481.712|    58.74%|   0:00:04.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:44:27   1843] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:44:28   1843] |  -0.715|   -0.715|-1477.280|-1481.620|    58.74%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:44:28   1843] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:44:28   1844] |  -0.714|   -0.714|-1477.013|-1481.353|    58.78%|   0:00:00.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:44:28   1844] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:44:33   1849] |  -0.715|   -0.715|-1476.677|-1481.017|    58.78%|   0:00:05.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:44:33   1849] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:44:35   1851] |  -0.714|   -0.714|-1476.494|-1480.834|    58.78%|   0:00:02.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:44:35   1851] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:44:37   1853] |  -0.714|   -0.714|-1476.406|-1480.746|    58.78%|   0:00:02.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:44:37   1853] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:44:38   1854] |  -0.713|   -0.713|-1476.234|-1480.574|    58.82%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:44:38   1854] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:44:44   1860] |  -0.713|   -0.713|-1475.703|-1480.044|    58.82%|   0:00:06.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:44:44   1860] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:44:45   1860] |  -0.713|   -0.713|-1475.703|-1480.043|    58.82%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:44:45   1860] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:44:46   1861] |  -0.713|   -0.713|-1475.360|-1479.700|    58.86%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:44:46   1861] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:44:46   1862] |  -0.713|   -0.713|-1474.857|-1479.198|    58.86%|   0:00:00.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:44:46   1862] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:44:47   1863] |  -0.713|   -0.713|-1473.763|-1478.103|    58.89%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:44:47   1863] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:44:48   1863] |  -0.713|   -0.713|-1473.693|-1478.033|    58.90%|   0:00:01.0| 1605.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:44:48   1863] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:44:48   1864] Analyzing useful skew in preCTS mode ...
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/07 12:44:48   1864] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/07 12:44:48   1864]  ** Useful skew failure reasons **
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864]  ** Useful skew failure reasons **
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864]  ** Useful skew failure reasons **
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:44:48   1864] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:00   1875] |  -0.708|   -0.708|-1468.029|-1473.805|    58.92%|   0:00:12.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:45:00   1875] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:45:02   1877] |  -0.708|   -0.708|-1467.449|-1473.225|    58.92%|   0:00:02.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:45:02   1877] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:45:03   1878] |  -0.708|   -0.708|-1467.261|-1473.037|    58.92%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:45:03   1878] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:45:04   1880] |  -0.708|   -0.708|-1464.986|-1470.762|    59.02%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:45:04   1880] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:45:05   1881] |  -0.707|   -0.707|-1464.755|-1470.531|    59.04%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:05   1881] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:14   1889] |  -0.707|   -0.707|-1462.238|-1468.014|    59.04%|   0:00:09.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:14   1889] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:14   1890] |  -0.707|   -0.707|-1462.069|-1467.845|    59.04%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:14   1890] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:15   1890] |  -0.707|   -0.707|-1461.413|-1467.189|    59.08%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:15   1890] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:16   1891] |  -0.706|   -0.706|-1460.745|-1466.521|    59.10%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:45:16   1891] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:45:21   1896] |  -0.706|   -0.706|-1459.763|-1465.539|    59.11%|   0:00:05.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:45:21   1896] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:45:21   1897] |  -0.706|   -0.706|-1459.570|-1465.346|    59.11%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:45:21   1897] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:45:22   1897] |  -0.705|   -0.705|-1459.380|-1465.156|    59.15%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:22   1897] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:27   1903] |  -0.705|   -0.705|-1457.884|-1463.660|    59.16%|   0:00:05.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:27   1903] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:28   1903] |  -0.705|   -0.705|-1457.726|-1463.502|    59.16%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:28   1903] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:29   1905] |  -0.706|   -0.706|-1457.539|-1463.315|    59.20%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:45:29   1905] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:45:29   1905] |  -0.704|   -0.704|-1456.938|-1462.713|    59.21%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:45:29   1905] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:45:31   1906] |  -0.703|   -0.703|-1456.326|-1462.102|    59.21%|   0:00:02.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:31   1906] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:35   1911] |  -0.703|   -0.703|-1455.997|-1461.773|    59.22%|   0:00:04.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:45:35   1911] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:45:37   1912] |  -0.703|   -0.703|-1454.977|-1460.753|    59.28%|   0:00:02.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:37   1912] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:38   1914] |  -0.703|   -0.703|-1454.822|-1460.598|    59.31%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:38   1914] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:38   1914] |  -0.703|   -0.703|-1454.601|-1460.377|    59.31%|   0:00:00.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:38   1914] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:39   1915] |  -0.705|   -0.705|-1453.643|-1459.418|    59.33%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:39   1915] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:40   1915] |  -0.705|   -0.705|-1453.622|-1459.398|    59.35%|   0:00:01.0| 1607.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:45:40   1915] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:45:40   1916] Analyzing useful skew in preCTS mode ...
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/07 12:45:40   1916] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/07 12:45:40   1916]  ** Useful skew failure reasons **
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916]  ** Useful skew failure reasons **
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916]  ** Useful skew failure reasons **
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:40   1916] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:45:52   1928] |  -0.698|   -0.698|-1449.810|-1456.927|    59.35%|   0:00:12.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:45:52   1928] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:45:57   1932] |  -0.698|   -0.698|-1448.860|-1455.977|    59.35%|   0:00:05.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:45:57   1932] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:45:57   1933] |  -0.698|   -0.698|-1448.705|-1455.822|    59.35%|   0:00:00.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:45:57   1933] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:46:00   1936] |  -0.699|   -0.699|-1446.737|-1453.854|    59.45%|   0:00:03.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:46:00   1936] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:46:01   1936] |  -0.699|   -0.699|-1445.734|-1452.850|    59.46%|   0:00:01.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:46:01   1936] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:46:01   1936] |  -0.697|   -0.697|-1445.586|-1452.703|    59.47%|   0:00:00.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:46:01   1936] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:46:06   1942] |  -0.697|   -0.697|-1445.136|-1452.253|    59.50%|   0:00:05.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:06   1942] |        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 12:46:07   1943] |  -0.696|   -0.696|-1444.419|-1451.536|    59.52%|   0:00:01.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:46:07   1943] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:46:10   1945] |  -0.696|   -0.696|-1442.988|-1450.105|    59.53%|   0:00:03.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:46:10   1945] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:46:12   1947] |  -0.696|   -0.696|-1442.728|-1449.845|    59.53%|   0:00:02.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:46:12   1947] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:46:13   1949] |  -0.696|   -0.696|-1441.957|-1449.074|    59.59%|   0:00:01.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:46:13   1949] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:46:16   1951] |  -0.696|   -0.696|-1440.928|-1448.045|    59.61%|   0:00:03.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:46:16   1951] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:46:16   1952] |  -0.696|   -0.696|-1440.783|-1447.900|    59.62%|   0:00:00.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:46:16   1952] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:46:17   1952] |  -0.696|   -0.696|-1440.707|-1447.823|    59.63%|   0:00:01.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:46:17   1952] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:46:18   1953] |  -0.696|   -0.696|-1440.542|-1447.659|    59.65%|   0:00:01.0| 1618.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:46:18   1953] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:46:19   1954] Analyzing useful skew in preCTS mode ...
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/07 12:46:19   1954] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/07 12:46:19   1954]  ** Useful skew failure reasons **
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954]  ** Useful skew failure reasons **
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954]  ** Useful skew failure reasons **
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:19   1954] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:46:31   1967] |  -0.691|   -0.691|-1430.783|-1439.472|    59.65%|   0:00:13.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:46:31   1967] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:46:33   1969] |  -0.691|   -0.691|-1429.936|-1438.624|    59.66%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:46:33   1969] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:46:34   1970] |  -0.691|   -0.691|-1429.814|-1438.502|    59.66%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:34   1970] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:36   1972] |  -0.691|   -0.691|-1428.351|-1437.040|    59.76%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:36   1972] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:37   1972] |  -0.690|   -0.690|-1427.576|-1436.264|    59.78%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:46:37   1972] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:46:37   1973] |  -0.689|   -0.689|-1427.533|-1436.221|    59.79%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:37   1973] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:42   1978] |  -0.689|   -0.689|-1426.361|-1435.049|    59.79%|   0:00:05.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:42   1978] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:44   1979] |  -0.688|   -0.688|-1425.088|-1433.776|    59.83%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:44   1979] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:46   1982] |  -0.688|   -0.688|-1424.727|-1433.415|    59.83%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:46   1982] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:47   1982] |  -0.688|   -0.688|-1424.652|-1433.341|    59.83%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:46:47   1982] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:46:47   1983] |  -0.688|   -0.688|-1424.354|-1433.042|    59.87%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:46:47   1983] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:46:52   1988] |  -0.688|   -0.688|-1423.894|-1432.582|    59.87%|   0:00:05.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:46:52   1988] |        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:46:53   1988] |  -0.688|   -0.688|-1423.673|-1432.361|    59.87%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:46:53   1988] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:46:53   1989] |  -0.688|   -0.688|-1423.603|-1432.291|    59.87%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:46:53   1989] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:46:54   1989] |  -0.687|   -0.687|-1422.890|-1431.578|    59.91%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:46:54   1989] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:47:01   1996] |  -0.687|   -0.687|-1422.096|-1430.784|    59.92%|   0:00:07.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:47:01   1996] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:47:02   1997] |  -0.686|   -0.686|-1421.719|-1430.408|    59.92%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:02   1997] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:03   1998] |  -0.686|   -0.686|-1421.390|-1430.078|    59.92%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:03   1998] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:03   1999] |  -0.686|   -0.686|-1421.244|-1429.932|    59.92%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:03   1999] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:05   2000] |  -0.685|   -0.685|-1419.798|-1428.486|    60.00%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:05   2000] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:09   2004] |  -0.685|   -0.685|-1419.473|-1428.162|    60.00%|   0:00:04.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:09   2004] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:09   2005] |  -0.685|   -0.685|-1417.631|-1426.319|    60.00%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:09   2005] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:10   2006] |  -0.684|   -0.684|-1417.385|-1426.074|    60.04%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:47:10   2006] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:47:15   2011] |  -0.684|   -0.684|-1416.597|-1425.285|    60.03%|   0:00:05.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:47:15   2011] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:47:16   2012] |  -0.684|   -0.684|-1416.399|-1425.088|    60.03%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:47:16   2012] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:47:17   2013] |  -0.683|   -0.683|-1415.472|-1424.160|    60.07%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:47:17   2013] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:47:22   2017] |  -0.683|   -0.683|-1414.980|-1423.669|    60.07%|   0:00:05.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:47:22   2017] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:47:22   2018] |  -0.683|   -0.683|-1414.803|-1423.492|    60.07%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:22   2018] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:23   2019] |  -0.683|   -0.683|-1413.820|-1422.508|    60.12%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:47:23   2019] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:47:25   2020] |  -0.683|   -0.683|-1412.557|-1421.245|    60.15%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:25   2020] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:25   2021] |  -0.683|   -0.683|-1412.404|-1421.093|    60.15%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:25   2021] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:26   2021] |  -0.683|   -0.683|-1412.361|-1421.050|    60.16%|   0:00:01.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:26   2021] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:26   2021] |  -0.683|   -0.683|-1412.361|-1421.050|    60.16%|   0:00:00.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:26   2021] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:28   2024] |  -0.683|   -0.683|-1411.990|-1420.679|    60.20%|   0:00:02.0| 1621.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:47:28   2024] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:47:29   2024] Analyzing useful skew in preCTS mode ...
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/07 12:47:29   2024] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/07 12:47:29   2025]  ** Useful skew failure reasons **
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025]  ** Useful skew failure reasons **
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025]  ** Useful skew failure reasons **
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:29   2025] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:41   2036] |  -0.678|   -0.678|-1405.298|-1416.602|    60.21%|   0:00:13.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:47:41   2036] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:47:41   2037] |  -0.678|   -0.678|-1404.766|-1416.070|    60.21%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:47:41   2037] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:47:41   2037] |  -0.678|   -0.678|-1404.751|-1416.056|    60.21%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:47:41   2037] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:47:43   2038] |  -0.677|   -0.677|-1403.843|-1415.147|    60.28%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:43   2038] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:50   2045] |  -0.677|   -0.677|-1402.985|-1414.289|    60.28%|   0:00:07.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:50   2045] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:50   2046] |  -0.677|   -0.677|-1402.900|-1414.204|    60.29%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:47:50   2046] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:47:51   2047] |  -0.677|   -0.677|-1402.374|-1413.678|    60.34%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:47:51   2047] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:47:53   2049] |  -0.678|   -0.678|-1401.820|-1413.125|    60.38%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:47:53   2049] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:47:53   2049] |  -0.678|   -0.678|-1401.820|-1413.125|    60.38%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:47:53   2049] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:47:55   2051] |  -0.679|   -0.679|-1401.544|-1412.848|    60.40%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:47:55   2051] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:47:56   2051] |  -0.679|   -0.679|-1401.377|-1412.682|    60.44%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:47:56   2051] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:47:56   2052] Analyzing useful skew in preCTS mode ...
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/07 12:47:56   2052] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/07 12:47:56   2052]  ** Useful skew failure reasons **
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052]  ** Useful skew failure reasons **
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052]  ** Useful skew failure reasons **
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:47:56   2052] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:09   2065] |  -0.672|   -0.672|-1390.875|-1404.300|    60.44%|   0:00:13.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:09   2065] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:10   2066] |  -0.672|   -0.672|-1390.039|-1403.464|    60.44%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:10   2066] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:10   2066] |  -0.672|   -0.672|-1389.843|-1403.267|    60.44%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:10   2066] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:12   2067] |  -0.672|   -0.672|-1388.432|-1401.857|    60.50%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:12   2067] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:12   2068] |  -0.672|   -0.672|-1387.995|-1401.419|    60.53%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:12   2068] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:13   2069] |  -0.672|   -0.672|-1387.630|-1401.054|    60.54%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:13   2069] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:13   2069] |  -0.672|   -0.672|-1387.468|-1400.893|    60.55%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:48:13   2069] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:48:13   2069] Analyzing useful skew in preCTS mode ...
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/07 12:48:13   2069] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/07 12:48:14   2069]  ** Useful skew failure reasons **
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069]  ** Useful skew failure reasons **
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069]  ** Useful skew failure reasons **
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:14   2069] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:20   2075] |  -0.666|   -0.666|-1375.111|-1390.853|    60.55%|   0:00:07.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:20   2075] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:20   2076] |  -0.666|   -0.666|-1374.471|-1390.212|    60.55%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:20   2076] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:20   2076] |  -0.666|   -0.666|-1374.239|-1389.980|    60.55%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:20   2076] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:21   2077] |  -0.665|   -0.665|-1371.947|-1387.688|    60.60%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:48:21   2077] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:26   2081] |  -0.665|   -0.665|-1371.126|-1386.868|    60.60%|   0:00:05.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:48:26   2081] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:26   2081] |  -0.665|   -0.665|-1370.849|-1386.590|    60.60%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:48:26   2081] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:27   2082] |  -0.664|   -0.664|-1370.228|-1385.969|    60.64%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:48:27   2082] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:48:28   2084] |  -0.663|   -0.663|-1368.901|-1384.642|    60.64%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:28   2084] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:30   2085] |  -0.663|   -0.663|-1368.109|-1383.851|    60.64%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:30   2085] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:30   2086] |  -0.662|   -0.662|-1367.122|-1382.863|    60.66%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:48:30   2086] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:48:33   2088] |  -0.662|   -0.662|-1365.771|-1381.512|    60.66%|   0:00:03.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:48:33   2088] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:48:33   2089] |  -0.662|   -0.662|-1365.122|-1380.863|    60.66%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:33   2089] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:35   2091] |  -0.662|   -0.662|-1364.833|-1380.574|    60.67%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:35   2091] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:36   2091] |  -0.662|   -0.662|-1364.765|-1380.506|    60.67%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:36   2091] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:37   2092] |  -0.661|   -0.661|-1364.737|-1380.478|    60.73%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:37   2092] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:40   2095] |  -0.661|   -0.661|-1364.017|-1379.758|    60.72%|   0:00:03.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:40   2095] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:40   2095] |  -0.661|   -0.661|-1363.894|-1379.636|    60.72%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:40   2095] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:41   2096] |  -0.662|   -0.662|-1363.353|-1379.094|    60.75%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:41   2096] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:41   2096] |  -0.662|   -0.662|-1363.002|-1378.743|    60.76%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:41   2096] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:42   2098] |  -0.662|   -0.662|-1362.703|-1378.444|    60.78%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:42   2098] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:42   2098] |  -0.662|   -0.662|-1361.983|-1377.724|    60.79%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:42   2098] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:43   2098] Analyzing useful skew in preCTS mode ...
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/07 12:48:43   2098] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/07 12:48:43   2098]  ** Useful skew failure reasons **
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2098] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099]  ** Useful skew failure reasons **
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099]  ** Useful skew failure reasons **
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:43   2099] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:48:53   2109] |  -0.654|   -0.654|-1349.856|-1367.580|    60.78%|   0:00:11.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:53   2109] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:54   2110] |  -0.654|   -0.654|-1349.717|-1367.441|    60.78%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:54   2110] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:55   2110] |  -0.654|   -0.654|-1349.146|-1366.870|    60.78%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:55   2110] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:56   2111] |  -0.654|   -0.654|-1347.023|-1364.747|    60.84%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:48:56   2111] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:48:57   2113] |  -0.654|   -0.654|-1343.963|-1361.687|    60.88%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:48:57   2113] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:48:57   2113] |  -0.653|   -0.653|-1343.908|-1361.632|    60.88%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:48:57   2113] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:48:59   2115] |  -0.653|   -0.653|-1342.927|-1360.651|    60.88%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:59   2115] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:48:59   2115] |  -0.653|   -0.653|-1342.901|-1360.626|    60.88%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:48:59   2115] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:49:00   2116] |  -0.652|   -0.652|-1342.032|-1359.756|    60.90%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:00   2116] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:02   2118] |  -0.651|   -0.651|-1340.533|-1358.257|    60.90%|   0:00:02.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:02   2118] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:03   2118] |  -0.651|   -0.651|-1340.513|-1358.237|    60.90%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:03   2118] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:03   2119] |  -0.651|   -0.651|-1339.828|-1357.552|    60.92%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:03   2119] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:04   2120] |  -0.651|   -0.651|-1338.820|-1356.544|    60.93%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:04   2120] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:07   2122] |  -0.651|   -0.651|-1337.588|-1355.312|    60.93%|   0:00:03.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:07   2122] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:07   2122] |  -0.651|   -0.651|-1337.577|-1355.301|    60.93%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:07   2122] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:07   2123] |  -0.651|   -0.651|-1337.256|-1354.980|    60.94%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:07   2123] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:07   2123] |  -0.651|   -0.651|-1337.168|-1354.892|    60.95%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:07   2123] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:08   2124] |  -0.651|   -0.651|-1336.853|-1354.577|    60.96%|   0:00:01.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:08   2124] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:08   2124] |  -0.651|   -0.651|-1336.396|-1354.121|    60.96%|   0:00:00.0| 1622.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:08   2124] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:08   2124] Analyzing useful skew in preCTS mode ...
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/07 12:49:09   2124] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/07 12:49:09   2124]  ** Useful skew failure reasons **
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124]  ** Useful skew failure reasons **
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124]  ** Useful skew failure reasons **
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:09   2124] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:15   2130] |  -0.643|   -0.643|-1319.356|-1338.886|    60.96%|   0:00:07.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:15   2130] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:15   2131] |  -0.643|   -0.643|-1318.318|-1337.847|    60.96%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:15   2131] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:16   2131] |  -0.643|   -0.643|-1318.266|-1337.795|    60.96%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:16   2131] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:17   2132] |  -0.643|   -0.643|-1316.462|-1335.991|    61.01%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:17   2132] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:17   2133] |  -0.642|   -0.642|-1314.254|-1333.783|    61.02%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:17   2133] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:18   2134] |  -0.641|   -0.641|-1312.878|-1332.408|    61.03%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:49:18   2134] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:49:19   2134] |  -0.640|   -0.640|-1311.925|-1331.454|    61.05%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:19   2134] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:49:20   2136] |  -0.640|   -0.640|-1311.152|-1330.682|    61.05%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:20   2136] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:22   2138] |  -0.640|   -0.640|-1310.711|-1330.241|    61.05%|   0:00:02.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:22   2138] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:23   2138] |  -0.639|   -0.639|-1308.748|-1328.277|    61.08%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:23   2138] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:23   2139] |  -0.639|   -0.639|-1307.402|-1326.932|    61.09%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:23   2139] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:24   2139] |  -0.639|   -0.639|-1307.372|-1326.901|    61.10%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:24   2139] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:24   2140] |  -0.639|   -0.639|-1307.071|-1326.600|    61.10%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:24   2140] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:24   2140] |  -0.639|   -0.639|-1307.042|-1326.572|    61.10%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:49:24   2140] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:24   2140] Analyzing useful skew in preCTS mode ...
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:24   2140] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:24   2140]  ** Useful skew failure reasons **
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140]  ** Useful skew failure reasons **
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140]  ** Useful skew failure reasons **
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:24   2140] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:27   2142] |  -0.630|   -0.630|-1277.635|-1298.772|    61.10%|   0:00:03.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:27   2142] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:27   2143] |  -0.630|   -0.630|-1276.278|-1297.415|    61.10%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:27   2143] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:27   2143] |  -0.630|   -0.630|-1275.986|-1297.123|    61.11%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:27   2143] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:28   2143] |  -0.630|   -0.630|-1275.881|-1297.019|    61.10%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:28   2143] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:28   2144] |  -0.630|   -0.630|-1273.699|-1294.837|    61.12%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:28   2144] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:28   2144] |  -0.629|   -0.629|-1272.860|-1293.998|    61.13%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:28   2144] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:49:29   2144] |  -0.626|   -0.626|-1272.206|-1293.343|    61.13%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:49:29   2144] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:49:30   2146] |  -0.624|   -0.624|-1271.082|-1292.219|    61.13%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:30   2146] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:34   2149] |  -0.624|   -0.624|-1269.708|-1290.845|    61.13%|   0:00:04.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:34   2149] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:34   2150] |  -0.624|   -0.624|-1269.695|-1290.832|    61.13%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:34   2150] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:35   2150] |  -0.623|   -0.623|-1267.522|-1288.660|    61.17%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:49:35   2150] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:49:35   2151] |  -0.622|   -0.622|-1266.271|-1287.409|    61.17%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:35   2151] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:36   2151] |  -0.622|   -0.622|-1265.869|-1287.007|    61.17%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:36   2151] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:36   2152] |  -0.622|   -0.622|-1265.916|-1287.054|    61.18%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:49:36   2152] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:49:37   2152] |  -0.622|   -0.622|-1264.286|-1285.424|    61.19%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:49:37   2152] |        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 12:49:37   2152] |  -0.621|   -0.621|-1263.790|-1284.927|    61.19%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:37   2152] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:37   2152] |  -0.621|   -0.621|-1263.312|-1284.449|    61.19%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:37   2152] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:37   2153] |  -0.622|   -0.622|-1262.847|-1283.984|    61.20%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:37   2153] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:37   2153] |  -0.622|   -0.622|-1262.551|-1283.688|    61.20%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:37   2153] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:37   2153] Analyzing useful skew in preCTS mode ...
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/07 12:49:38   2153] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/07 12:49:38   2153]  ** Useful skew failure reasons **
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153]  ** Useful skew failure reasons **
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153]  ** Useful skew failure reasons **
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:49:38   2153] |  -0.598|   -0.598|-1155.999|-1178.534|    61.20%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:38   2153] |        |         |         |         |          |            |        |          |         | q4_reg_16_/D                                       |
[03/07 12:49:38   2154] |  -0.592|   -0.592|-1149.055|-1171.590|    61.20%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:38   2154] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:49:38   2154] |  -0.589|   -0.589|-1143.569|-1166.104|    61.20%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:49:38   2154] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:49:38   2154] |  -0.584|   -0.584|-1137.407|-1159.942|    61.21%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:38   2154] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:39   2154] |  -0.580|   -0.580|-1132.030|-1154.565|    61.21%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:39   2154] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:39   2155] |  -0.580|   -0.580|-1129.918|-1152.454|    61.21%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:39   2155] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:40   2155] |  -0.575|   -0.575|-1127.215|-1149.750|    61.21%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:49:40   2155] |        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
[03/07 12:49:40   2156] |  -0.574|   -0.574|-1122.794|-1145.329|    61.22%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:40   2156] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:40   2156] |  -0.572|   -0.572|-1120.707|-1143.243|    61.22%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:40   2156] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:42   2157] |  -0.572|   -0.572|-1111.227|-1133.762|    61.24%|   0:00:02.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:42   2157] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:42   2157] |  -0.564|   -0.564|-1109.338|-1131.873|    61.24%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:42   2157] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:49:44   2159] |  -0.564|   -0.564|-1107.351|-1129.887|    61.25%|   0:00:02.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:44   2159] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:49:44   2159] |  -0.564|   -0.564|-1106.689|-1129.224|    61.25%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:49:44   2159] |        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
[03/07 12:49:44   2160] |  -0.559|   -0.559|-1104.059|-1126.594|    61.27%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:49:44   2160] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:49:47   2162] |  -0.559|   -0.559|-1098.970|-1121.505|    61.28%|   0:00:03.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:49:47   2162] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:49:47   2163] |  -0.559|   -0.559|-1097.957|-1120.492|    61.28%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:49:47   2163] |        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:49:48   2163] |  -0.552|   -0.552|-1094.434|-1116.969|    61.30%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:48   2163] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:51   2166] |  -0.552|   -0.552|-1089.705|-1112.240|    61.31%|   0:00:03.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:51   2166] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:51   2167] |  -0.552|   -0.552|-1088.524|-1111.059|    61.32%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:51   2167] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:51   2167] |  -0.552|   -0.552|-1087.987|-1110.522|    61.32%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:51   2167] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:52   2168] |  -0.547|   -0.547|-1084.386|-1106.921|    61.35%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:49:52   2168] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:49:55   2171] |  -0.548|   -0.548|-1080.927|-1103.462|    61.37%|   0:00:03.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:55   2171] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:55   2171] |  -0.548|   -0.548|-1080.829|-1103.364|    61.37%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:55   2171] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:56   2172] |  -0.546|   -0.546|-1077.469|-1100.004|    61.40%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:56   2172] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:57   2172] |  -0.546|   -0.546|-1072.182|-1094.718|    61.40%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:57   2172] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:57   2173] |  -0.544|   -0.544|-1071.368|-1093.903|    61.41%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:57   2173] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:58   2174] |  -0.544|   -0.544|-1069.968|-1092.503|    61.41%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:58   2174] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:58   2174] |  -0.544|   -0.544|-1069.546|-1092.081|    61.41%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:58   2174] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:59   2175] |  -0.544|   -0.544|-1068.919|-1091.454|    61.43%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:59   2175] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:59   2175] |  -0.544|   -0.544|-1068.870|-1091.405|    61.43%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:59   2175] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:49:59   2175] |  -0.544|   -0.544|-1068.647|-1091.182|    61.43%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:49:59   2175] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:02   2177] |  -0.543|   -0.543|-1069.551|-1092.085|    61.48%|   0:00:03.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:50:02   2177] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:03   2179] |  -0.544|   -0.544|-1069.007|-1091.542|    61.51%|   0:00:01.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:50:03   2179] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:03   2179] Analyzing useful skew in preCTS mode ...
[03/07 12:50:03   2179] skewClock is  advancing: -220ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/07 12:50:03   2179]  ** Useful skew failure reasons **
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179]  ** Useful skew failure reasons **
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179]  ** Useful skew failure reasons **
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] The sequential element core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:50:03   2179] |  -0.544|   -0.544|-1068.775|-1091.336|    61.51%|   0:00:00.0| 1624.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:50:03   2179] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:05   2180] |  -0.544|   -0.544|-1068.830|-1091.391|    61.54%|   0:00:02.0| 1624.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:50:05   2180] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:05   2180] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:50:05   2180] 
[03/07 12:50:05   2180] *** Finish Core Optimize Step (cpu=0:11:45 real=0:11:45 mem=1624.9M) ***
[03/07 12:50:05   2180] Active Path Group: default 
[03/07 12:50:05   2180] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:50:05   2180] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:50:05   2180] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:50:05   2180] |  -0.112|   -0.544| -36.242|-1091.391|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 12:50:05   2180] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_27_/D                             |
[03/07 12:50:05   2181] |  -0.098|   -0.544| -29.548|-1084.500|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/07 12:50:05   2181] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_8_/D                            |
[03/07 12:50:05   2181] |  -0.062|   -0.544| -18.176|-1074.363|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/07 12:50:05   2181] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_50_/D                           |
[03/07 12:50:05   2181] |  -0.031|   -0.544|  -2.762|-1050.977|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 12:50:05   2181] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_41_/D                             |
[03/07 12:50:05   2181] |  -0.023|   -0.544|  -1.871|-1050.086|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/07 12:50:05   2181] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_8_/D                            |
[03/07 12:50:06   2181] |  -0.010|   -0.544|  -0.263|-1048.478|    61.54%|   0:00:01.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 12:50:06   2181] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_21_/D                           |
[03/07 12:50:06   2182] |  -0.003|   -0.544|  -0.003|-1046.919|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 12:50:06   2182] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_26_/D                           |
[03/07 12:50:06   2182] |   0.005|   -0.544|   0.000|-1046.916|    61.54%|   0:00:00.0| 1624.9M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
[03/07 12:50:06   2182] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_5_/D                              |
[03/07 12:50:06   2182] |   0.015|   -0.544|   0.000|-1038.984|    61.55%|   0:00:00.0| 1643.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_158_/E |
[03/07 12:50:06   2182] |   0.015|   -0.544|   0.000|-1038.984|    61.55%|   0:00:00.0| 1643.9M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory1_reg_158_/E |
[03/07 12:50:06   2182] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:50:06   2182] 
[03/07 12:50:06   2182] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1643.9M) ***
[03/07 12:50:06   2182] 
[03/07 12:50:06   2182] *** Finished Optimize Step Cumulative (cpu=0:11:46 real=0:11:46 mem=1643.9M) ***
[03/07 12:50:06   2182] ** GigaOpt Optimizer WNS Slack -0.544 TNS Slack -1038.984 Density 61.55
[03/07 12:50:06   2182] Placement Snapshot: Density distribution:
[03/07 12:50:06   2182] [1.00 -  +++]: 25 (2.78%)
[03/07 12:50:06   2182] [0.95 - 1.00]: 7 (0.78%)
[03/07 12:50:06   2182] [0.90 - 0.95]: 9 (1.00%)
[03/07 12:50:06   2182] [0.85 - 0.90]: 7 (0.78%)
[03/07 12:50:06   2182] [0.80 - 0.85]: 18 (2.00%)
[03/07 12:50:06   2182] [0.75 - 0.80]: 22 (2.44%)
[03/07 12:50:06   2182] [0.70 - 0.75]: 25 (2.78%)
[03/07 12:50:06   2182] [0.65 - 0.70]: 27 (3.00%)
[03/07 12:50:06   2182] [0.60 - 0.65]: 50 (5.56%)
[03/07 12:50:06   2182] [0.55 - 0.60]: 65 (7.22%)
[03/07 12:50:06   2182] [0.50 - 0.55]: 79 (8.78%)
[03/07 12:50:06   2182] [0.45 - 0.50]: 110 (12.22%)
[03/07 12:50:06   2182] [0.40 - 0.45]: 113 (12.56%)
[03/07 12:50:06   2182] [0.35 - 0.40]: 84 (9.33%)
[03/07 12:50:06   2182] [0.30 - 0.35]: 51 (5.67%)
[03/07 12:50:06   2182] [0.25 - 0.30]: 20 (2.22%)
[03/07 12:50:06   2182] [0.20 - 0.25]: 34 (3.78%)
[03/07 12:50:06   2182] [0.15 - 0.20]: 27 (3.00%)
[03/07 12:50:06   2182] [0.10 - 0.15]: 37 (4.11%)
[03/07 12:50:06   2182] [0.05 - 0.10]: 28 (3.11%)
[03/07 12:50:06   2182] [0.00 - 0.05]: 62 (6.89%)
[03/07 12:50:06   2182] Begin: Area Reclaim Optimization
[03/07 12:50:07   2182] Reclaim Optimization WNS Slack -0.544  TNS Slack -1038.984 Density 61.55
[03/07 12:50:07   2182] +----------+---------+--------+---------+------------+--------+
[03/07 12:50:07   2182] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/07 12:50:07   2182] +----------+---------+--------+---------+------------+--------+
[03/07 12:50:07   2182] |    61.55%|        -|  -0.544|-1038.984|   0:00:00.0| 1643.9M|
[03/07 12:50:09   2185] |    61.31%|      144|  -0.544|-1038.088|   0:00:02.0| 1643.9M|
[03/07 12:50:20   2195] |    60.13%|     2218|  -0.540|-1021.349|   0:00:11.0| 1643.9M|
[03/07 12:50:20   2196] |    60.13%|       18|  -0.540|-1021.421|   0:00:00.0| 1643.9M|
[03/07 12:50:20   2196] |    60.13%|        0|  -0.540|-1021.421|   0:00:00.0| 1643.9M|
[03/07 12:50:20   2196] +----------+---------+--------+---------+------------+--------+
[03/07 12:50:20   2196] Reclaim Optimization End WNS Slack -0.540  TNS Slack -1021.421 Density 60.13
[03/07 12:50:20   2196] 
[03/07 12:50:20   2196] ** Summary: Restruct = 0 Buffer Deletion = 82 Declone = 66 Resize = 1938 **
[03/07 12:50:20   2196] --------------------------------------------------------------
[03/07 12:50:20   2196] |                                   | Total     | Sequential |
[03/07 12:50:20   2196] --------------------------------------------------------------
[03/07 12:50:20   2196] | Num insts resized                 |    1922  |       0    |
[03/07 12:50:20   2196] | Num insts undone                  |     297  |       0    |
[03/07 12:50:20   2196] | Num insts Downsized               |    1922  |       0    |
[03/07 12:50:20   2196] | Num insts Samesized               |       0  |       0    |
[03/07 12:50:20   2196] | Num insts Upsized                 |       0  |       0    |
[03/07 12:50:20   2196] | Num multiple commits+uncommits    |      18  |       -    |
[03/07 12:50:20   2196] --------------------------------------------------------------
[03/07 12:50:20   2196] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.9) (real = 0:00:14.0) **
[03/07 12:50:20   2196] *** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1622.14M, totSessionCpu=0:36:36).
[03/07 12:50:20   2196] Placement Snapshot: Density distribution:
[03/07 12:50:20   2196] [1.00 -  +++]: 25 (2.78%)
[03/07 12:50:20   2196] [0.95 - 1.00]: 7 (0.78%)
[03/07 12:50:20   2196] [0.90 - 0.95]: 9 (1.00%)
[03/07 12:50:20   2196] [0.85 - 0.90]: 7 (0.78%)
[03/07 12:50:20   2196] [0.80 - 0.85]: 18 (2.00%)
[03/07 12:50:20   2196] [0.75 - 0.80]: 22 (2.44%)
[03/07 12:50:20   2196] [0.70 - 0.75]: 25 (2.78%)
[03/07 12:50:20   2196] [0.65 - 0.70]: 29 (3.22%)
[03/07 12:50:20   2196] [0.60 - 0.65]: 51 (5.67%)
[03/07 12:50:20   2196] [0.55 - 0.60]: 66 (7.33%)
[03/07 12:50:20   2196] [0.50 - 0.55]: 79 (8.78%)
[03/07 12:50:20   2196] [0.45 - 0.50]: 112 (12.44%)
[03/07 12:50:20   2196] [0.40 - 0.45]: 118 (13.11%)
[03/07 12:50:20   2196] [0.35 - 0.40]: 83 (9.22%)
[03/07 12:50:20   2196] [0.30 - 0.35]: 50 (5.56%)
[03/07 12:50:20   2196] [0.25 - 0.30]: 30 (3.33%)
[03/07 12:50:20   2196] [0.20 - 0.25]: 41 (4.56%)
[03/07 12:50:20   2196] [0.15 - 0.20]: 37 (4.11%)
[03/07 12:50:20   2196] [0.10 - 0.15]: 29 (3.22%)
[03/07 12:50:20   2196] [0.05 - 0.10]: 34 (3.78%)
[03/07 12:50:20   2196] [0.00 - 0.05]: 28 (3.11%)
[03/07 12:50:20   2196] *** Starting refinePlace (0:36:37 mem=1622.1M) ***
[03/07 12:50:20   2196] Total net bbox length = 6.031e+05 (2.924e+05 3.107e+05) (ext = 7.754e+03)
[03/07 12:50:20   2196] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:50:20   2196] default core: bins with density >  0.75 =   22 % ( 198 / 900 )
[03/07 12:50:20   2196] Density distribution unevenness ratio = 13.956%
[03/07 12:50:20   2196] RPlace IncrNP: Rollback Lev = -3
[03/07 12:50:20   2196] RPlace: Density =1.183333, incremental np is triggered.
[03/07 12:50:21   2196] nrCritNet: 1.96% ( 727 / 37074 ) cutoffSlk: -548.7ps stdDelay: 14.2ps
[03/07 12:50:27   2202] default core: bins with density >  0.75 = 26.7 % ( 240 / 900 )
[03/07 12:50:27   2202] Density distribution unevenness ratio = 13.148%
[03/07 12:50:27   2202] RPlace postIncrNP: Density = 1.183333 -> 0.996667.
[03/07 12:50:27   2202] RPlace postIncrNP Info: Density distribution changes:
[03/07 12:50:27   2202] [1.10+      ] :	 5 (0.56%) -> 0 (0.00%)
[03/07 12:50:27   2202] [1.05 - 1.10] :	 9 (1.00%) -> 0 (0.00%)
[03/07 12:50:27   2202] [1.00 - 1.05] :	 17 (1.89%) -> 0 (0.00%)
[03/07 12:50:27   2202] [0.95 - 1.00] :	 27 (3.00%) -> 6 (0.67%)
[03/07 12:50:27   2202] [0.90 - 0.95] :	 33 (3.67%) -> 9 (1.00%)
[03/07 12:50:27   2202] [0.85 - 0.90] :	 32 (3.56%) -> 47 (5.22%)
[03/07 12:50:27   2202] [0.80 - 0.85] :	 43 (4.78%) -> 129 (14.33%)
[03/07 12:50:27   2202] [CPU] RefinePlace/IncrNP (cpu=0:00:06.4, real=0:00:07.0, mem=1643.7MB) @(0:36:37 - 0:36:43).
[03/07 12:50:27   2202] Move report: incrNP moves 10915 insts, mean move: 7.44 um, max move: 68.80 um
[03/07 12:50:27   2202] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6177_0): (241.20, 368.20) --> (179.60, 375.40)
[03/07 12:50:27   2202] Move report: Timing Driven Placement moves 10915 insts, mean move: 7.44 um, max move: 68.80 um
[03/07 12:50:27   2202] 	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6177_0): (241.20, 368.20) --> (179.60, 375.40)
[03/07 12:50:27   2202] 	Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 1643.7MB
[03/07 12:50:27   2202] Starting refinePlace ...
[03/07 12:50:27   2202] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:50:27   2203] default core: bins with density >  0.75 = 26.7 % ( 240 / 900 )
[03/07 12:50:27   2203] Density distribution unevenness ratio = 13.142%
[03/07 12:50:28   2203]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:50:28   2203] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1643.7MB) @(0:36:43 - 0:36:44).
[03/07 12:50:28   2203] Move report: preRPlace moves 9619 insts, mean move: 0.70 um, max move: 6.20 um
[03/07 12:50:28   2203] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U162): (164.60, 487.00) --> (162.00, 490.60)
[03/07 12:50:28   2203] 	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2XD1
[03/07 12:50:28   2203] Move report: Detail placement moves 9619 insts, mean move: 0.70 um, max move: 6.20 um
[03/07 12:50:28   2203] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U162): (164.60, 487.00) --> (162.00, 490.60)
[03/07 12:50:28   2203] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1643.7MB
[03/07 12:50:28   2203] Statistics of distance of Instance movement in refine placement:
[03/07 12:50:28   2203]   maximum (X+Y) =        68.40 um
[03/07 12:50:28   2203]   inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6177_0) with max move: (241.2, 368.2) -> (180, 375.4)
[03/07 12:50:28   2203]   mean    (X+Y) =         5.78 um
[03/07 12:50:28   2203] Total instances flipped for legalization: 31
[03/07 12:50:28   2203] Summary Report:
[03/07 12:50:28   2203] Instances move: 14764 (out of 34960 movable)
[03/07 12:50:28   2203] Mean displacement: 5.78 um
[03/07 12:50:28   2203] Max displacement: 68.40 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_6177_0) (241.2, 368.2) -> (180, 375.4)
[03/07 12:50:28   2203] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/07 12:50:28   2203] Total instances moved : 14764
[03/07 12:50:28   2203] Total net bbox length = 6.164e+05 (2.988e+05 3.176e+05) (ext = 7.756e+03)
[03/07 12:50:28   2203] Runtime: CPU: 0:00:07.3 REAL: 0:00:08.0 MEM: 1643.7MB
[03/07 12:50:28   2203] [CPU] RefinePlace/total (cpu=0:00:07.3, real=0:00:08.0, mem=1643.7MB) @(0:36:37 - 0:36:44).
[03/07 12:50:28   2203] *** Finished refinePlace (0:36:44 mem=1643.7M) ***
[03/07 12:50:28   2204] Finished re-routing un-routed nets (0:00:00.1 1643.7M)
[03/07 12:50:28   2204] 
[03/07 12:50:29   2205] 
[03/07 12:50:29   2205] Density : 0.6013
[03/07 12:50:29   2205] Max route overflow : 0.0003
[03/07 12:50:29   2205] 
[03/07 12:50:29   2205] 
[03/07 12:50:29   2205] *** Finish Physical Update (cpu=0:00:09.2 real=0:00:09.0 mem=1643.7M) ***
[03/07 12:50:30   2205] ** GigaOpt Optimizer WNS Slack -0.618 TNS Slack -1062.037 Density 60.13
[03/07 12:50:30   2205] Skipped Place ECO bump recovery (WNS opt)
[03/07 12:50:30   2205] Optimizer WNS Pass 4
[03/07 12:50:30   2206] Active Path Group: reg2reg  
[03/07 12:50:30   2206] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:50:30   2206] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:50:30   2206] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:50:30   2206] |  -0.618|   -0.618|-1062.037|-1062.037|    60.13%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:30   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:30   2206] |  -0.609|   -0.609|-1060.039|-1060.039|    60.14%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:30   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:30   2206] |  -0.600|   -0.600|-1058.489|-1058.489|    60.14%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:30   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:30   2206] |  -0.601|   -0.601|-1056.170|-1056.170|    60.15%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:30   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:31   2206] |  -0.592|   -0.592|-1055.141|-1055.141|    60.15%|   0:00:01.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:31   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:31   2206] |  -0.588|   -0.588|-1053.633|-1053.633|    60.14%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:31   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:31   2206] |  -0.584|   -0.584|-1053.455|-1053.455|    60.15%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:31   2206] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:31   2207] |  -0.575|   -0.575|-1051.183|-1051.183|    60.15%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:31   2207] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:31   2207] |  -0.567|   -0.567|-1046.729|-1046.729|    60.15%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:31   2207] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:33   2209] |  -0.563|   -0.563|-1044.020|-1044.020|    60.15%|   0:00:02.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:50:33   2209] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:50:35   2211] |  -0.562|   -0.562|-1040.754|-1040.754|    60.16%|   0:00:02.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:50:35   2211] |        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
[03/07 12:50:36   2212] |  -0.556|   -0.556|-1039.165|-1039.165|    60.17%|   0:00:01.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:36   2212] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:42   2218] |  -0.554|   -0.554|-1037.684|-1037.684|    60.18%|   0:00:06.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:42   2218] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:42   2218] |  -0.551|   -0.551|-1036.528|-1036.528|    60.18%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:42   2218] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:43   2219] |  -0.551|   -0.551|-1035.723|-1035.723|    60.18%|   0:00:01.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:43   2219] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:43   2219] |  -0.551|   -0.551|-1035.723|-1035.723|    60.18%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:43   2219] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:43   2219] |  -0.549|   -0.549|-1033.222|-1033.222|    60.20%|   0:00:00.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:43   2219] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:44   2219] |  -0.549|   -0.549|-1032.677|-1032.677|    60.20%|   0:00:01.0| 1643.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:44   2219] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:48   2223] |  -0.548|   -0.548|-1032.954|-1032.954|    60.23%|   0:00:04.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:48   2223] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:48   2224] |  -0.544|   -0.544|-1031.671|-1031.671|    60.23%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:48   2224] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:49   2225] |  -0.544|   -0.544|-1031.438|-1031.438|    60.24%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:49   2225] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:49   2225] |  -0.544|   -0.544|-1031.081|-1031.081|    60.24%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:49   2225] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:50   2226] |  -0.543|   -0.543|-1029.883|-1029.883|    60.27%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:50   2226] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:51   2227] |  -0.543|   -0.543|-1029.314|-1029.314|    60.27%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:51   2227] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:51   2227] |  -0.543|   -0.543|-1029.305|-1029.305|    60.27%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:51   2227] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:50:51   2227] |  -0.540|   -0.540|-1028.487|-1028.487|    60.29%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:51   2227] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:52   2228] |  -0.540|   -0.540|-1027.377|-1027.377|    60.29%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:52   2228] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:53   2229] |  -0.539|   -0.539|-1026.416|-1026.416|    60.31%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:53   2229] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:54   2230] |  -0.539|   -0.539|-1024.506|-1024.506|    60.32%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:54   2230] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:56   2232] |  -0.537|   -0.537|-1025.024|-1025.024|    60.33%|   0:00:02.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:56   2232] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:56   2232] |  -0.537|   -0.537|-1024.259|-1024.259|    60.33%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:50:56   2232] |        |         |         |         |          |            |        |          |         | q13_reg_14_/D                                      |
[03/07 12:50:57   2233] |  -0.536|   -0.536|-1023.422|-1023.422|    60.35%|   0:00:01.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:57   2233] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:59   2234] |  -0.536|   -0.536|-1022.193|-1022.193|    60.35%|   0:00:02.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:59   2234] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:50:59   2234] |  -0.536|   -0.536|-1021.880|-1021.880|    60.35%|   0:00:00.0| 1630.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:50:59   2234] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:02   2238] |  -0.535|   -0.535|-1021.206|-1021.206|    60.37%|   0:00:03.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:02   2238] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:03   2239] |  -0.535|   -0.535|-1020.871|-1020.871|    60.37%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:03   2239] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:03   2239] |  -0.535|   -0.535|-1020.756|-1020.756|    60.37%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:03   2239] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:06   2241] |  -0.534|   -0.534|-1020.567|-1020.567|    60.38%|   0:00:03.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:51:06   2241] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:51:07   2243] |  -0.534|   -0.534|-1019.939|-1019.939|    60.39%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:07   2243] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:10   2246] |  -0.533|   -0.533|-1018.554|-1018.554|    60.41%|   0:00:03.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:10   2246] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:11   2246] |  -0.533|   -0.533|-1018.299|-1018.299|    60.41%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:11   2246] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:12   2247] |  -0.531|   -0.531|-1016.824|-1016.824|    60.44%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:12   2247] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:12   2248] |  -0.531|   -0.531|-1016.326|-1016.326|    60.45%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:12   2248] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:13   2249] |  -0.531|   -0.531|-1016.153|-1016.153|    60.48%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:13   2249] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:15   2251] |  -0.531|   -0.531|-1015.463|-1015.463|    60.49%|   0:00:02.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:15   2251] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:15   2251] |  -0.531|   -0.531|-1015.463|-1015.463|    60.50%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:15   2251] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:15   2251] |  -0.531|   -0.531|-1015.401|-1015.401|    60.50%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:15   2251] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:17   2253] |  -0.530|   -0.530|-1014.165|-1014.165|    60.54%|   0:00:02.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:17   2253] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:20   2256] |  -0.530|   -0.530|-1013.958|-1013.958|    60.55%|   0:00:03.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:20   2256] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:21   2257] |  -0.530|   -0.530|-1013.898|-1013.898|    60.55%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:51:21   2257] |        |         |         |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/07 12:51:22   2258] |  -0.529|   -0.529|-1013.799|-1013.799|    60.57%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:22   2258] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:51:28   2264] |  -0.528|   -0.528|-1013.761|-1013.761|    60.58%|   0:00:06.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:28   2264] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:30   2266] |  -0.528|   -0.528|-1013.261|-1013.261|    60.58%|   0:00:02.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:30   2266] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:31   2267] |  -0.529|   -0.529|-1012.306|-1012.306|    60.60%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:31   2267] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:51:31   2267] |  -0.528|   -0.528|-1012.109|-1012.109|    60.60%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:31   2267] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:51:32   2268] |  -0.528|   -0.528|-1011.159|-1011.159|    60.61%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:32   2268] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:51:33   2268] |  -0.528|   -0.528|-1011.134|-1011.134|    60.62%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:33   2268] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:51:37   2273] |  -0.530|   -0.530|-1011.038|-1011.038|    60.72%|   0:00:04.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:37   2273] |        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
[03/07 12:51:38   2273] Analyzing useful skew in preCTS mode ...
[03/07 12:51:38   2273] skewClock did not found any end points to delay or to advance
[03/07 12:51:38   2273]  ** Useful skew failure reasons **
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] skewClock did not found any end points to delay or to advance
[03/07 12:51:38   2273]  ** Useful skew failure reasons **
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] skewClock did not found any end points to delay or to advance
[03/07 12:51:38   2273]  ** Useful skew failure reasons **
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:51:38   2273] skewClock did not found any end points to delay or to advance
[03/07 12:51:38   2274] |  -0.530|   -0.530|-1011.027|-1011.027|    60.74%|   0:00:01.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:38   2274] |        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
[03/07 12:51:38   2274] |  -0.530|   -0.530|-1010.988|-1010.988|    60.75%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:38   2274] |        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
[03/07 12:51:38   2274] |  -0.529|   -0.529|-1010.988|-1010.988|    60.75%|   0:00:00.0| 1629.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:38   2274] |        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
[03/07 12:51:38   2274] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:51:38   2274] 
[03/07 12:51:38   2274] *** Finish Core Optimize Step (cpu=0:01:09 real=0:01:08 mem=1629.7M) ***
[03/07 12:51:38   2274] Active Path Group: default 
[03/07 12:51:39   2274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:51:39   2274] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:51:39   2274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:51:39   2274] |  -0.000|   -0.529|  -0.000|-1010.988|    60.75%|   0:00:01.0| 1629.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/07 12:51:39   2274] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/D                             |
[03/07 12:51:39   2275] |   0.010|   -0.530|   0.000|-1006.844|    60.75%|   0:00:00.0| 1648.8M|   WC_VIEW|  default| core_instance/qmem_instance/memory8_reg_62_/D      |
[03/07 12:51:39   2275] |   0.019|   -0.530|   0.000|-1003.376|    60.75%|   0:00:00.0| 1648.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:39   2275] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:51:39   2275] |   0.019|   -0.529|   0.000|-1003.376|    60.75%|   0:00:00.0| 1648.8M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:39   2275] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:51:39   2275] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:51:39   2275] 
[03/07 12:51:39   2275] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1648.8M) ***
[03/07 12:51:39   2275] 
[03/07 12:51:39   2275] *** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=1648.8M) ***
[03/07 12:51:39   2275] ** GigaOpt Optimizer WNS Slack -0.529 TNS Slack -1003.376 Density 60.75
[03/07 12:51:39   2275] Placement Snapshot: Density distribution:
[03/07 12:51:39   2275] [1.00 -  +++]: 23 (2.56%)
[03/07 12:51:39   2275] [0.95 - 1.00]: 6 (0.67%)
[03/07 12:51:39   2275] [0.90 - 0.95]: 10 (1.11%)
[03/07 12:51:39   2275] [0.85 - 0.90]: 3 (0.33%)
[03/07 12:51:39   2275] [0.80 - 0.85]: 17 (1.89%)
[03/07 12:51:39   2275] [0.75 - 0.80]: 20 (2.22%)
[03/07 12:51:39   2275] [0.70 - 0.75]: 26 (2.89%)
[03/07 12:51:39   2275] [0.65 - 0.70]: 28 (3.11%)
[03/07 12:51:39   2275] [0.60 - 0.65]: 48 (5.33%)
[03/07 12:51:39   2275] [0.55 - 0.60]: 66 (7.33%)
[03/07 12:51:39   2275] [0.50 - 0.55]: 76 (8.44%)
[03/07 12:51:39   2275] [0.45 - 0.50]: 102 (11.33%)
[03/07 12:51:39   2275] [0.40 - 0.45]: 109 (12.11%)
[03/07 12:51:39   2275] [0.35 - 0.40]: 71 (7.89%)
[03/07 12:51:39   2275] [0.30 - 0.35]: 50 (5.56%)
[03/07 12:51:39   2275] [0.25 - 0.30]: 42 (4.67%)
[03/07 12:51:39   2275] [0.20 - 0.25]: 90 (10.00%)
[03/07 12:51:39   2275] [0.15 - 0.20]: 70 (7.78%)
[03/07 12:51:39   2275] [0.10 - 0.15]: 34 (3.78%)
[03/07 12:51:39   2275] [0.05 - 0.10]: 7 (0.78%)
[03/07 12:51:39   2275] [0.00 - 0.05]: 2 (0.22%)
[03/07 12:51:39   2275] Begin: Area Reclaim Optimization
[03/07 12:51:39   2275] Reclaim Optimization WNS Slack -0.529  TNS Slack -1003.376 Density 60.75
[03/07 12:51:39   2275] +----------+---------+--------+---------+------------+--------+
[03/07 12:51:39   2275] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/07 12:51:39   2275] +----------+---------+--------+---------+------------+--------+
[03/07 12:51:39   2275] |    60.75%|        -|  -0.529|-1003.376|   0:00:00.0| 1648.8M|
[03/07 12:51:42   2277] |    60.65%|       73|  -0.530|-1002.698|   0:00:03.0| 1648.8M|
[03/07 12:51:49   2285] |    60.28%|     1079|  -0.528| -999.491|   0:00:07.0| 1648.8M|
[03/07 12:51:49   2285] |    60.28%|        5|  -0.528| -999.177|   0:00:00.0| 1648.8M|
[03/07 12:51:49   2285] |    60.28%|        0|  -0.528| -999.177|   0:00:00.0| 1648.8M|
[03/07 12:51:49   2285] +----------+---------+--------+---------+------------+--------+
[03/07 12:51:49   2285] Reclaim Optimization End WNS Slack -0.528  TNS Slack -999.177 Density 60.28
[03/07 12:51:49   2285] 
[03/07 12:51:49   2285] ** Summary: Restruct = 0 Buffer Deletion = 56 Declone = 23 Resize = 835 **
[03/07 12:51:49   2285] --------------------------------------------------------------
[03/07 12:51:49   2285] |                                   | Total     | Sequential |
[03/07 12:51:49   2285] --------------------------------------------------------------
[03/07 12:51:49   2285] | Num insts resized                 |     831  |       0    |
[03/07 12:51:49   2285] | Num insts undone                  |     248  |       0    |
[03/07 12:51:49   2285] | Num insts Downsized               |     831  |       0    |
[03/07 12:51:49   2285] | Num insts Samesized               |       0  |       0    |
[03/07 12:51:49   2285] | Num insts Upsized                 |       0  |       0    |
[03/07 12:51:49   2285] | Num multiple commits+uncommits    |       6  |       -    |
[03/07 12:51:49   2285] --------------------------------------------------------------
[03/07 12:51:49   2285] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.5) (real = 0:00:10.0) **
[03/07 12:51:49   2285] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1629.70M, totSessionCpu=0:38:06).
[03/07 12:51:49   2285] Placement Snapshot: Density distribution:
[03/07 12:51:49   2285] [1.00 -  +++]: 23 (2.56%)
[03/07 12:51:49   2285] [0.95 - 1.00]: 6 (0.67%)
[03/07 12:51:49   2285] [0.90 - 0.95]: 10 (1.11%)
[03/07 12:51:49   2285] [0.85 - 0.90]: 3 (0.33%)
[03/07 12:51:49   2285] [0.80 - 0.85]: 17 (1.89%)
[03/07 12:51:49   2285] [0.75 - 0.80]: 20 (2.22%)
[03/07 12:51:49   2285] [0.70 - 0.75]: 26 (2.89%)
[03/07 12:51:49   2285] [0.65 - 0.70]: 29 (3.22%)
[03/07 12:51:49   2285] [0.60 - 0.65]: 49 (5.44%)
[03/07 12:51:49   2285] [0.55 - 0.60]: 67 (7.44%)
[03/07 12:51:49   2285] [0.50 - 0.55]: 74 (8.22%)
[03/07 12:51:49   2285] [0.45 - 0.50]: 103 (11.44%)
[03/07 12:51:49   2285] [0.40 - 0.45]: 109 (12.11%)
[03/07 12:51:49   2285] [0.35 - 0.40]: 73 (8.11%)
[03/07 12:51:49   2285] [0.30 - 0.35]: 52 (5.78%)
[03/07 12:51:49   2285] [0.25 - 0.30]: 47 (5.22%)
[03/07 12:51:49   2285] [0.20 - 0.25]: 101 (11.22%)
[03/07 12:51:49   2285] [0.15 - 0.20]: 69 (7.67%)
[03/07 12:51:49   2285] [0.10 - 0.15]: 17 (1.89%)
[03/07 12:51:49   2285] [0.05 - 0.10]: 5 (0.56%)
[03/07 12:51:49   2285] [0.00 - 0.05]: 0 (0.00%)
[03/07 12:51:50   2286] *** Starting refinePlace (0:38:06 mem=1629.7M) ***
[03/07 12:51:50   2286] Total net bbox length = 6.178e+05 (2.996e+05 3.182e+05) (ext = 7.756e+03)
[03/07 12:51:50   2286] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:51:50   2286] default core: bins with density >  0.75 = 26.4 % ( 238 / 900 )
[03/07 12:51:50   2286] Density distribution unevenness ratio = 13.250%
[03/07 12:51:50   2286] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1629.7MB) @(0:38:06 - 0:38:06).
[03/07 12:51:50   2286] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:51:50   2286] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1629.7MB
[03/07 12:51:50   2286] Starting refinePlace ...
[03/07 12:51:50   2286] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:51:50   2286] default core: bins with density >  0.75 = 26.4 % ( 238 / 900 )
[03/07 12:51:50   2286] Density distribution unevenness ratio = 13.244%
[03/07 12:51:51   2286]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:51:51   2286] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1637.4MB) @(0:38:06 - 0:38:07).
[03/07 12:51:51   2286] Move report: preRPlace moves 3128 insts, mean move: 0.77 um, max move: 7.20 um
[03/07 12:51:51   2286] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U613): (94.20, 476.20) --> (96.00, 481.60)
[03/07 12:51:51   2286] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/07 12:51:51   2286] Move report: Detail placement moves 3128 insts, mean move: 0.77 um, max move: 7.20 um
[03/07 12:51:51   2286] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U613): (94.20, 476.20) --> (96.00, 481.60)
[03/07 12:51:51   2286] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1637.4MB
[03/07 12:51:51   2286] Statistics of distance of Instance movement in refine placement:
[03/07 12:51:51   2286]   maximum (X+Y) =         7.20 um
[03/07 12:51:51   2286]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U613) with max move: (94.2, 476.2) -> (96, 481.6)
[03/07 12:51:51   2286]   mean    (X+Y) =         0.77 um
[03/07 12:51:51   2286] Summary Report:
[03/07 12:51:51   2286] Instances move: 3128 (out of 35109 movable)
[03/07 12:51:51   2286] Mean displacement: 0.77 um
[03/07 12:51:51   2286] Max displacement: 7.20 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U613) (94.2, 476.2) -> (96, 481.6)
[03/07 12:51:51   2286] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/07 12:51:51   2286] Total instances moved : 3128
[03/07 12:51:51   2286] Total net bbox length = 6.191e+05 (3.005e+05 3.186e+05) (ext = 7.756e+03)
[03/07 12:51:51   2286] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1637.4MB
[03/07 12:51:51   2286] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1637.4MB) @(0:38:06 - 0:38:07).
[03/07 12:51:51   2286] *** Finished refinePlace (0:38:07 mem=1637.4M) ***
[03/07 12:51:51   2287] Finished re-routing un-routed nets (0:00:00.0 1637.4M)
[03/07 12:51:51   2287] 
[03/07 12:51:51   2287] 
[03/07 12:51:51   2287] Density : 0.6028
[03/07 12:51:51   2287] Max route overflow : 0.0003
[03/07 12:51:51   2287] 
[03/07 12:51:51   2287] 
[03/07 12:51:51   2287] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=1637.4M) ***
[03/07 12:51:51   2287] ** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -1005.122 Density 60.28
[03/07 12:51:51   2287] Skipped Place ECO bump recovery (WNS opt)
[03/07 12:51:51   2287] Optimizer WNS Pass 5
[03/07 12:51:51   2287] Active Path Group: reg2reg  
[03/07 12:51:51   2287] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:51:51   2287] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:51:51   2287] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:51:51   2287] |  -0.548|   -0.548|-1005.122|-1005.122|    60.28%|   0:00:00.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:51:51   2287] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:51:52   2288] |  -0.533|   -0.533| -998.839| -998.839|    60.28%|   0:00:01.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:51:52   2288] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:51:55   2291] |  -0.528|   -0.528| -998.260| -998.260|    60.28%|   0:00:03.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:51:55   2291] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:52:17   2313] |  -0.528|   -0.528| -997.463| -997.463|    60.28%|   0:00:22.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:52:17   2313] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:52:19   2315] |  -0.528|   -0.528| -997.376| -997.376|    60.28%|   0:00:02.0| 1630.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:52:19   2315] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:52:22   2318] |  -0.527|   -0.527| -996.640| -996.640|    60.30%|   0:00:03.0| 1630.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:52:22   2318] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:52:24   2320] |  -0.527|   -0.527| -996.822| -996.822|    60.30%|   0:00:02.0| 1630.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:52:24   2320] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:52:26   2322] |  -0.527|   -0.527| -996.299| -996.299|    60.31%|   0:00:02.0| 1630.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:52:26   2322] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:52:26   2322] |  -0.527|   -0.527| -996.081| -996.081|    60.31%|   0:00:00.0| 1630.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:52:26   2322] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:52:48   2344] |  -0.527|   -0.527| -996.062| -996.062|    60.37%|   0:00:22.0| 1633.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:52:48   2344] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:52:55   2351] |  -0.527|   -0.527| -995.823| -995.823|    60.40%|   0:00:07.0| 1633.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:52:55   2351] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:52:57   2353] |  -0.527|   -0.527| -995.735| -995.735|    60.41%|   0:00:02.0| 1633.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:52:57   2353] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:52:57   2353] Analyzing useful skew in preCTS mode ...
[03/07 12:52:57   2353] skewClock did not found any end points to delay or to advance
[03/07 12:52:57   2353]  ** Useful skew failure reasons **
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] skewClock did not found any end points to delay or to advance
[03/07 12:52:57   2353]  ** Useful skew failure reasons **
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] skewClock did not found any end points to delay or to advance
[03/07 12:52:57   2353]  ** Useful skew failure reasons **
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/07 12:52:57   2353] skewClock did not found any end points to delay or to advance
[03/07 12:52:57   2353] |  -0.527|   -0.527| -995.734| -995.734|    60.41%|   0:00:00.0| 1633.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:52:57   2353] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:53:00   2356] |  -0.528|   -0.528| -995.729| -995.729|    60.41%|   0:00:03.0| 1631.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:53:00   2356] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:53:00   2356] |  -0.528|   -0.528| -995.721| -995.721|    60.41%|   0:00:00.0| 1631.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:53:00   2356] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:53:00   2356] |  -0.528|   -0.528| -995.721| -995.721|    60.42%|   0:00:00.0| 1631.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:53:00   2356] |        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:53:00   2356] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:00   2356] 
[03/07 12:53:00   2356] *** Finish Core Optimize Step (cpu=0:01:09 real=0:01:09 mem=1631.2M) ***
[03/07 12:53:00   2356] Active Path Group: default 
[03/07 12:53:00   2356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:00   2356] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:53:00   2356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:00   2356] |   0.003|   -0.528|   0.000| -995.721|    60.42%|   0:00:00.0| 1631.2M|   WC_VIEW|  default| core_instance/kmem_instance/memory10_reg_21_/E     |
[03/07 12:53:00   2356] |   0.017|   -0.528|   0.000| -995.721|    60.42%|   0:00:00.0| 1631.2M|   WC_VIEW|  default| core_instance/kmem_instance/memory7_reg_48_/E      |
[03/07 12:53:00   2356] |   0.017|   -0.528|   0.000| -995.721|    60.42%|   0:00:00.0| 1631.2M|   WC_VIEW|  default| core_instance/kmem_instance/memory7_reg_48_/E      |
[03/07 12:53:00   2356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:00   2356] 
[03/07 12:53:00   2356] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1631.2M) ***
[03/07 12:53:01   2357] 
[03/07 12:53:01   2357] *** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:10 mem=1631.2M) ***
[03/07 12:53:01   2357] ** GigaOpt Optimizer WNS Slack -0.528 TNS Slack -995.721 Density 60.42
[03/07 12:53:01   2357] *** Starting refinePlace (0:39:17 mem=1631.2M) ***
[03/07 12:53:01   2357] Total net bbox length = 6.195e+05 (3.007e+05 3.188e+05) (ext = 7.756e+03)
[03/07 12:53:01   2357] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:53:01   2357] default core: bins with density >  0.75 =   27 % ( 243 / 900 )
[03/07 12:53:01   2357] Density distribution unevenness ratio = 13.264%
[03/07 12:53:01   2357] RPlace IncrNP: Rollback Lev = -3
[03/07 12:53:01   2357] RPlace: Density =1.015556, incremental np is triggered.
[03/07 12:53:01   2357] nrCritNet: 1.99% ( 741 / 37266 ) cutoffSlk: -539.3ps stdDelay: 14.2ps
[03/07 12:53:03   2359] default core: bins with density >  0.75 = 27.3 % ( 246 / 900 )
[03/07 12:53:03   2359] Density distribution unevenness ratio = 13.099%
[03/07 12:53:03   2359] RPlace postIncrNP: Density = 1.015556 -> 0.967778.
[03/07 12:53:03   2359] RPlace postIncrNP Info: Density distribution changes:
[03/07 12:53:03   2359] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:53:03   2359] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:53:03   2359] [1.00 - 1.05] :	 2 (0.22%) -> 0 (0.00%)
[03/07 12:53:03   2359] [0.95 - 1.00] :	 4 (0.44%) -> 2 (0.22%)
[03/07 12:53:03   2359] [0.90 - 0.95] :	 17 (1.89%) -> 17 (1.89%)
[03/07 12:53:03   2359] [0.85 - 0.90] :	 73 (8.11%) -> 63 (7.00%)
[03/07 12:53:03   2359] [0.80 - 0.85] :	 99 (11.00%) -> 112 (12.44%)
[03/07 12:53:03   2359] [CPU] RefinePlace/IncrNP (cpu=0:00:02.3, real=0:00:02.0, mem=1643.2MB) @(0:39:17 - 0:39:20).
[03/07 12:53:03   2359] Move report: incrNP moves 1479 insts, mean move: 8.01 um, max move: 51.20 um
[03/07 12:53:03   2359] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3476_n936): (60.80, 447.40) --> (72.40, 487.00)
[03/07 12:53:03   2359] Move report: Timing Driven Placement moves 1479 insts, mean move: 8.01 um, max move: 51.20 um
[03/07 12:53:03   2359] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3476_n936): (60.80, 447.40) --> (72.40, 487.00)
[03/07 12:53:03   2359] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 1643.2MB
[03/07 12:53:03   2359] Starting refinePlace ...
[03/07 12:53:03   2359] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:53:03   2359] default core: bins with density >  0.75 = 27.3 % ( 246 / 900 )
[03/07 12:53:03   2359] Density distribution unevenness ratio = 13.075%
[03/07 12:53:04   2360]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:53:04   2360] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1643.2MB) @(0:39:20 - 0:39:21).
[03/07 12:53:04   2360] Move report: preRPlace moves 1587 insts, mean move: 0.47 um, max move: 3.60 um
[03/07 12:53:04   2360] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U953): (67.00, 260.20) --> (65.20, 258.40)
[03/07 12:53:04   2360] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/07 12:53:04   2360] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:53:04   2360] Placement tweakage begins.
[03/07 12:53:04   2360] wire length = 8.016e+05
[03/07 12:53:06   2362] wire length = 7.781e+05
[03/07 12:53:06   2362] Placement tweakage ends.
[03/07 12:53:06   2362] Move report: tweak moves 4675 insts, mean move: 2.26 um, max move: 11.00 um
[03/07 12:53:06   2362] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_2982_0): (71.20, 334.00) --> (60.20, 334.00)
[03/07 12:53:06   2362] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1652.8MB) @(0:39:21 - 0:39:23).
[03/07 12:53:07   2363] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:53:07   2363] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1652.8MB) @(0:39:23 - 0:39:23).
[03/07 12:53:07   2363] Move report: Detail placement moves 5705 insts, mean move: 1.92 um, max move: 9.00 um
[03/07 12:53:07   2363] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_7085_0): (189.00, 204.40) --> (180.00, 204.40)
[03/07 12:53:07   2363] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1652.8MB
[03/07 12:53:07   2363] Statistics of distance of Instance movement in refine placement:
[03/07 12:53:07   2363]   maximum (X+Y) =        43.40 um
[03/07 12:53:07   2363]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3476_n936) with max move: (60.8, 447.4) -> (64.6, 487)
[03/07 12:53:07   2363]   mean    (X+Y) =         3.47 um
[03/07 12:53:07   2363] Total instances flipped for WireLenOpt: 2077
[03/07 12:53:07   2363] Total instances flipped, including legalization: 6817
[03/07 12:53:07   2363] Summary Report:
[03/07 12:53:07   2363] Instances move: 6328 (out of 35164 movable)
[03/07 12:53:07   2363] Mean displacement: 3.47 um
[03/07 12:53:07   2363] Max displacement: 43.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3476_n936) (60.8, 447.4) -> (64.6, 487)
[03/07 12:53:07   2363] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/07 12:53:07   2363] Total instances moved : 6328
[03/07 12:53:07   2363] Total net bbox length = 6.036e+05 (2.832e+05 3.204e+05) (ext = 7.745e+03)
[03/07 12:53:07   2363] Runtime: CPU: 0:00:06.0 REAL: 0:00:06.0 MEM: 1652.8MB
[03/07 12:53:07   2363] [CPU] RefinePlace/total (cpu=0:00:06.0, real=0:00:06.0, mem=1652.8MB) @(0:39:17 - 0:39:23).
[03/07 12:53:07   2363] *** Finished refinePlace (0:39:23 mem=1652.8M) ***
[03/07 12:53:07   2363] Finished re-routing un-routed nets (0:00:00.1 1652.8M)
[03/07 12:53:07   2363] 
[03/07 12:53:07   2364] 
[03/07 12:53:07   2364] Density : 0.6042
[03/07 12:53:07   2364] Max route overflow : 0.0003
[03/07 12:53:07   2364] 
[03/07 12:53:07   2364] 
[03/07 12:53:07   2364] *** Finish Physical Update (cpu=0:00:07.1 real=0:00:06.0 mem=1652.8M) ***
[03/07 12:53:08   2364] ** GigaOpt Optimizer WNS Slack -0.550 TNS Slack -1006.722 Density 60.42
[03/07 12:53:08   2364] Recovering Place ECO bump
[03/07 12:53:08   2364] Active Path Group: reg2reg  
[03/07 12:53:08   2364] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:08   2364] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:53:08   2364] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:08   2364] |  -0.550|   -0.550|-1006.722|-1006.722|    60.42%|   0:00:00.0| 1652.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:08   2364] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:53:09   2365] |  -0.543|   -0.543| -999.806| -999.806|    60.42%|   0:00:01.0| 1652.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:09   2365] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:53:09   2365] |  -0.535|   -0.535| -999.409| -999.409|    60.42%|   0:00:00.0| 1652.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:09   2365] |        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:53:12   2369] |  -0.534|   -0.534| -998.987| -998.987|    60.42%|   0:00:03.0| 1648.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:12   2369] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:53:13   2369] |  -0.534|   -0.534| -998.498| -998.498|    60.42%|   0:00:01.0| 1648.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:13   2369] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:53:13   2369] |  -0.534|   -0.534| -998.499| -998.499|    60.42%|   0:00:00.0| 1648.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:13   2369] |        |         |         |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:53:13   2369] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:13   2369] 
[03/07 12:53:13   2369] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=1648.3M) ***
[03/07 12:53:13   2369] 
[03/07 12:53:13   2369] *** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:05.0 mem=1648.3M) ***
[03/07 12:53:13   2370] *** Starting refinePlace (0:39:30 mem=1648.3M) ***
[03/07 12:53:13   2370] Total net bbox length = 6.036e+05 (2.832e+05 3.204e+05) (ext = 7.745e+03)
[03/07 12:53:13   2370] Starting refinePlace ...
[03/07 12:53:13   2370] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:53:14   2370] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:53:14   2370] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1648.3MB) @(0:39:30 - 0:39:30).
[03/07 12:53:14   2370] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:53:14   2370] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1648.3MB
[03/07 12:53:14   2370] Statistics of distance of Instance movement in refine placement:
[03/07 12:53:14   2370]   maximum (X+Y) =         0.00 um
[03/07 12:53:14   2370]   mean    (X+Y) =         0.00 um
[03/07 12:53:14   2370] Summary Report:
[03/07 12:53:14   2370] Instances move: 0 (out of 35170 movable)
[03/07 12:53:14   2370] Mean displacement: 0.00 um
[03/07 12:53:14   2370] Max displacement: 0.00 um 
[03/07 12:53:14   2370] Total instances moved : 0
[03/07 12:53:14   2370] Total net bbox length = 6.036e+05 (2.832e+05 3.204e+05) (ext = 7.745e+03)
[03/07 12:53:14   2370] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1648.3MB
[03/07 12:53:14   2370] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1648.3MB) @(0:39:30 - 0:39:30).
[03/07 12:53:14   2370] *** Finished refinePlace (0:39:30 mem=1648.3M) ***
[03/07 12:53:14   2370] Finished re-routing un-routed nets (0:00:00.0 1648.3M)
[03/07 12:53:14   2370] 
[03/07 12:53:14   2370] 
[03/07 12:53:14   2370] Density : 0.6042
[03/07 12:53:14   2370] Max route overflow : 0.0003
[03/07 12:53:14   2370] 
[03/07 12:53:14   2370] 
[03/07 12:53:14   2370] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1648.3M) ***
[03/07 12:53:14   2370] ** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -998.499 Density 60.42
[03/07 12:53:14   2370] 
[03/07 12:53:14   2370] *** Finish pre-CTS Setup Fixing (cpu=0:21:59 real=0:21:58 mem=1648.3M) ***
[03/07 12:53:14   2370] 
[03/07 12:53:14   2371] End: GigaOpt Optimization in WNS mode
[03/07 12:53:14   2371] *** Timing NOT met, worst failing slack is -0.534
[03/07 12:53:14   2371] *** Check timing (0:00:00.0)
[03/07 12:53:14   2371] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:53:14   2371] optDesignOneStep: Leakage Power Flow
[03/07 12:53:14   2371] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 12:53:14   2371] Begin: GigaOpt Optimization in TNS mode
[03/07 12:53:15   2371] Info: 1 clock net  excluded from IPO operation.
[03/07 12:53:15   2371] PhyDesignGrid: maxLocalDensity 0.95
[03/07 12:53:15   2371] #spOpts: N=65 
[03/07 12:53:18   2374] *info: 1 clock net excluded
[03/07 12:53:18   2374] *info: 2 special nets excluded.
[03/07 12:53:18   2374] *info: 130 no-driver nets excluded.
[03/07 12:53:19   2375] ** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -998.499 Density 60.42
[03/07 12:53:19   2375] Optimizer TNS Opt
[03/07 12:53:19   2375] Active Path Group: reg2reg  
[03/07 12:53:19   2375] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:19   2375] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:53:19   2375] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:53:19   2375] |  -0.534|   -0.534|-998.499| -998.499|    60.42%|   0:00:00.0| 1610.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:53:19   2375] |        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:53:40   2396] |  -0.528|   -0.528|-993.282| -993.282|    60.44%|   0:00:21.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:53:40   2396] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:00   2416] |  -0.527|   -0.527|-987.968| -987.968|    60.46%|   0:00:20.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:00   2416] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:01   2418] |  -0.527|   -0.527|-987.711| -987.711|    60.46%|   0:00:01.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:01   2418] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:04   2421] |  -0.527|   -0.527|-985.424| -985.424|    60.49%|   0:00:03.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:04   2421] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:04   2421] |  -0.527|   -0.527|-985.334| -985.334|    60.49%|   0:00:00.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:04   2421] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:11   2427] |  -0.527|   -0.527|-983.873| -983.873|    60.49%|   0:00:07.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:11   2427] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:12   2428] |  -0.527|   -0.527|-982.897| -982.897|    60.52%|   0:00:01.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:12   2428] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:13   2430] |  -0.527|   -0.527|-982.493| -982.493|    60.52%|   0:00:01.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:54:13   2430] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:54:38   2455] |  -0.528|   -0.528|-980.040| -980.040|    60.54%|   0:00:25.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:54:38   2455] |        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/07 12:54:39   2455] |  -0.528|   -0.528|-979.997| -979.997|    60.54%|   0:00:01.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:54:39   2455] |        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/07 12:54:43   2460] |  -0.528|   -0.528|-979.141| -979.141|    60.57%|   0:00:04.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:54:43   2460] |        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/07 12:54:45   2462] |  -0.528|   -0.528|-978.575| -978.575|    60.58%|   0:00:02.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:54:45   2462] |        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/07 12:54:48   2465] |  -0.528|   -0.528|-977.806| -977.806|    60.60%|   0:00:03.0| 1612.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:54:48   2465] |        |         |        |         |          |            |        |          |         | q14_reg_18_/D                                      |
[03/07 12:55:09   2485] |  -0.528|   -0.528|-973.179| -973.179|    60.62%|   0:00:21.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:09   2485] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:09   2486] |  -0.528|   -0.528|-973.152| -973.152|    60.63%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:09   2486] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:16   2493] |  -0.528|   -0.528|-970.824| -970.824|    60.66%|   0:00:07.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:16   2493] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:17   2493] |  -0.528|   -0.528|-970.262| -970.262|    60.67%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:17   2493] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:23   2499] |  -0.528|   -0.528|-969.910| -969.910|    60.67%|   0:00:06.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:23   2499] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:24   2500] |  -0.528|   -0.528|-969.614| -969.614|    60.68%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:24   2500] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:24   2500] |  -0.528|   -0.528|-969.607| -969.607|    60.68%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:24   2500] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:24   2501] |  -0.528|   -0.528|-969.301| -969.301|    60.69%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:24   2501] |        |         |        |         |          |            |        |          |         | q6_reg_14_/D                                       |
[03/07 12:55:28   2504] |  -0.528|   -0.528|-968.403| -968.403|    60.70%|   0:00:04.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:55:28   2504] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[03/07 12:55:37   2513] |  -0.528|   -0.528|-966.170| -966.170|    60.73%|   0:00:09.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:55:37   2513] |        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/07 12:55:38   2514] |  -0.528|   -0.528|-965.795| -965.795|    60.75%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:55:38   2514] |        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/07 12:55:38   2514] |  -0.528|   -0.528|-965.787| -965.787|    60.75%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:55:38   2514] |        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/07 12:55:39   2516] |  -0.528|   -0.528|-965.751| -965.751|    60.75%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:55:39   2516] |        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/07 12:55:39   2516] |  -0.528|   -0.528|-965.674| -965.674|    60.75%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:55:39   2516] |        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/07 12:55:40   2516] |  -0.528|   -0.528|-965.640| -965.640|    60.76%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:55:40   2516] |        |         |        |         |          |            |        |          |         | q13_reg_16_/D                                      |
[03/07 12:55:46   2523] |  -0.528|   -0.528|-962.217| -962.217|    60.77%|   0:00:06.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:55:46   2523] |        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/07 12:55:47   2523] |  -0.528|   -0.528|-962.055| -962.055|    60.77%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:55:47   2523] |        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/07 12:55:48   2525] |  -0.528|   -0.528|-959.927| -959.927|    60.79%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:55:48   2525] |        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/07 12:55:49   2525] |  -0.528|   -0.528|-959.846| -959.846|    60.79%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:55:49   2525] |        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/07 12:55:49   2526] |  -0.528|   -0.528|-959.652| -959.652|    60.80%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:55:49   2526] |        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/07 12:55:49   2526] |  -0.528|   -0.528|-959.648| -959.648|    60.80%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:55:49   2526] |        |         |        |         |          |            |        |          |         | q10_reg_19_/D                                      |
[03/07 12:55:53   2529] |  -0.528|   -0.528|-957.617| -957.617|    60.80%|   0:00:04.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:55:53   2529] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[03/07 12:55:54   2530] |  -0.528|   -0.528|-957.240| -957.240|    60.80%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:55:54   2530] |        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:55:55   2532] |  -0.528|   -0.528|-956.895| -956.895|    60.81%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:55:55   2532] |        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:55:55   2532] |  -0.528|   -0.528|-956.762| -956.762|    60.81%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:55:55   2532] |        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:55:56   2532] |  -0.528|   -0.528|-956.599| -956.599|    60.82%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:55:56   2532] |        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:55:56   2533] |  -0.528|   -0.528|-956.547| -956.547|    60.82%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:55:56   2533] |        |         |        |         |          |            |        |          |         | q10_reg_14_/D                                      |
[03/07 12:55:59   2536] |  -0.528|   -0.528|-955.304| -955.304|    60.82%|   0:00:03.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:55:59   2536] |        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/07 12:56:01   2537] |  -0.528|   -0.528|-954.923| -954.923|    60.82%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:01   2537] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 12:56:02   2538] |  -0.528|   -0.528|-954.357| -954.357|    60.83%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:02   2538] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 12:56:02   2539] |  -0.528|   -0.528|-953.731| -953.731|    60.85%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:02   2539] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 12:56:02   2539] |  -0.528|   -0.528|-953.686| -953.686|    60.85%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:02   2539] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 12:56:03   2540] |  -0.528|   -0.528|-953.456| -953.456|    60.85%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:03   2540] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 12:56:04   2540] |  -0.528|   -0.528|-953.169| -953.169|    60.86%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:04   2540] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 12:56:05   2542] |  -0.528|   -0.528|-951.130| -951.130|    60.87%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:05   2542] |        |         |        |         |          |            |        |          |         | q11_reg_12_/D                                      |
[03/07 12:56:06   2543] |  -0.528|   -0.528|-950.703| -950.703|    60.87%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:06   2543] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:56:06   2543] |  -0.528|   -0.528|-950.622| -950.622|    60.87%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:06   2543] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:56:07   2543] |  -0.528|   -0.528|-950.578| -950.578|    60.87%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:07   2543] |        |         |        |         |          |            |        |          |         | q10_reg_12_/D                                      |
[03/07 12:56:07   2544] |  -0.528|   -0.528|-949.916| -949.916|    60.88%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:07   2544] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:08   2544] |  -0.528|   -0.528|-946.755| -946.755|    60.88%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:08   2544] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:08   2545] |  -0.528|   -0.528|-945.867| -945.867|    60.89%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:56:08   2545] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 12:56:09   2545] |  -0.528|   -0.528|-945.725| -945.725|    60.89%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:09   2545] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/07 12:56:10   2547] |  -0.528|   -0.528|-944.481| -944.481|    60.89%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:10   2547] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/07 12:56:10   2547] |  -0.528|   -0.528|-944.130| -944.130|    60.89%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:10   2547] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/07 12:56:11   2547] |  -0.528|   -0.528|-942.470| -942.470|    60.90%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:11   2547] |        |         |        |         |          |            |        |          |         | q2_reg_10_/D                                       |
[03/07 12:56:11   2548] |  -0.528|   -0.528|-942.385| -942.385|    60.90%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:11   2548] |        |         |        |         |          |            |        |          |         | q9_reg_10_/D                                       |
[03/07 12:56:16   2552] |  -0.528|   -0.528|-942.025| -942.025|    60.90%|   0:00:05.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:16   2552] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:16   2553] |  -0.528|   -0.528|-941.942| -941.942|    60.90%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:16   2553] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:17   2554] |  -0.528|   -0.528|-941.551| -941.551|    60.90%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:17   2554] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:18   2554] |  -0.528|   -0.528|-940.813| -940.813|    60.91%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:18   2554] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:18   2554] |  -0.528|   -0.528|-940.797| -940.797|    60.91%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:18   2554] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:19   2555] |  -0.528|   -0.528|-940.698| -940.698|    60.91%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:19   2555] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:19   2556] |  -0.528|   -0.528|-939.379| -939.379|    60.92%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:19   2556] |        |         |        |         |          |            |        |          |         | q7_reg_11_/D                                       |
[03/07 12:56:22   2558] |  -0.528|   -0.528|-936.998| -936.998|    60.94%|   0:00:03.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:22   2558] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/07 12:56:22   2558] |  -0.528|   -0.528|-936.549| -936.549|    60.94%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:22   2558] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[03/07 12:56:22   2559] |  -0.528|   -0.528|-936.476| -936.476|    60.94%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:22   2559] |        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/07 12:56:25   2561] |  -0.528|   -0.528|-936.304| -936.304|    60.94%|   0:00:03.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:25   2561] |        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/07 12:56:25   2561] |  -0.528|   -0.528|-936.279| -936.279|    60.94%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:25   2561] |        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/07 12:56:25   2562] |  -0.528|   -0.528|-936.243| -936.243|    60.94%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:25   2562] |        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/07 12:56:25   2562] |  -0.528|   -0.528|-936.230| -936.230|    60.94%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:25   2562] |        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/07 12:56:26   2562] |  -0.528|   -0.528|-936.150| -936.150|    60.95%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:26   2562] |        |         |        |         |          |            |        |          |         | q0_reg_11_/D                                       |
[03/07 12:56:27   2563] |  -0.528|   -0.528|-933.110| -933.110|    60.95%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:56:27   2563] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 12:56:27   2564] |  -0.528|   -0.528|-932.711| -932.711|    60.95%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:27   2564] |        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
[03/07 12:56:28   2564] |  -0.528|   -0.528|-932.489| -932.489|    60.96%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:28   2564] |        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
[03/07 12:56:32   2568] |  -0.528|   -0.528|-932.934| -932.934|    60.98%|   0:00:04.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:32   2568] |        |         |        |         |          |            |        |          |         | q13_reg_9_/D                                       |
[03/07 12:56:35   2571] |  -0.528|   -0.528|-931.059| -931.059|    60.98%|   0:00:03.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:35   2571] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:35   2571] |  -0.528|   -0.528|-930.979| -930.979|    60.98%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:35   2571] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:35   2571] |  -0.528|   -0.528|-930.646| -930.646|    60.99%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:35   2571] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:35   2572] |  -0.528|   -0.528|-930.326| -930.326|    60.99%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:35   2572] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:35   2572] |  -0.528|   -0.528|-930.317| -930.317|    60.99%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:35   2572] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:36   2573] |  -0.528|   -0.528|-929.392| -929.392|    60.99%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:36   2573] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:36   2573] |  -0.528|   -0.528|-929.351| -929.351|    60.99%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:36   2573] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:37   2573] |  -0.528|   -0.528|-929.291| -929.291|    60.99%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:37   2573] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:37   2573] |  -0.528|   -0.528|-929.265| -929.265|    60.99%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:37   2573] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:37   2574] |  -0.528|   -0.528|-929.246| -929.246|    60.99%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:37   2574] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:38   2575] |  -0.528|   -0.528|-928.100| -928.100|    61.00%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:38   2575] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 12:56:39   2575] |  -0.528|   -0.528|-927.849| -927.849|    61.00%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:39   2575] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/07 12:56:39   2576] |  -0.528|   -0.528|-927.828| -927.828|    61.01%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:39   2576] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/07 12:56:40   2577] |  -0.528|   -0.528|-927.590| -927.590|    61.01%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:40   2577] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/07 12:56:42   2579] |  -0.528|   -0.528|-927.577| -927.577|    61.01%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:42   2579] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/07 12:56:43   2579] |  -0.528|   -0.528|-927.410| -927.410|    61.01%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:43   2579] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/07 12:56:43   2580] |  -0.528|   -0.528|-927.407| -927.407|    61.01%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:43   2580] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/07 12:56:44   2581] |  -0.528|   -0.528|-927.174| -927.174|    61.01%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:44   2581] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/07 12:56:44   2581] |  -0.528|   -0.528|-927.165| -927.165|    61.01%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:56:44   2581] |        |         |        |         |          |            |        |          |         | q9_reg_8_/D                                        |
[03/07 12:56:45   2581] |  -0.528|   -0.528|-927.036| -927.036|    61.02%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:45   2581] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:46   2582] |  -0.528|   -0.528|-926.989| -926.989|    61.02%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:46   2582] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:46   2583] |  -0.528|   -0.528|-926.972| -926.972|    61.02%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:46   2583] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:46   2583] |  -0.528|   -0.528|-926.917| -926.917|    61.02%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:46   2583] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:46   2583] |  -0.528|   -0.528|-926.870| -926.870|    61.03%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:46   2583] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:46   2583] |  -0.528|   -0.528|-926.758| -926.758|    61.03%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:46   2583] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/07 12:56:47   2584] |  -0.528|   -0.528|-925.179| -925.179|    61.03%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:47   2584] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:48   2584] |  -0.528|   -0.528|-925.175| -925.175|    61.03%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:48   2584] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:48   2585] |  -0.528|   -0.528|-925.166| -925.166|    61.03%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:48   2585] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:48   2585] |  -0.528|   -0.528|-924.890| -924.890|    61.04%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:48   2585] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:48   2585] |  -0.528|   -0.528|-924.806| -924.806|    61.04%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:48   2585] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:49   2585] |  -0.528|   -0.528|-924.715| -924.715|    61.04%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:49   2585] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:50   2586] |  -0.528|   -0.528|-922.393| -922.393|    61.05%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:50   2586] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/07 12:56:52   2589] |  -0.528|   -0.528|-922.355| -922.355|    61.05%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:52   2589] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/07 12:56:53   2589] |  -0.528|   -0.528|-922.233| -922.233|    61.06%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:53   2589] |        |         |        |         |          |            |        |          |         | q12_reg_8_/D                                       |
[03/07 12:56:53   2589] |  -0.528|   -0.528|-922.162| -922.162|    61.06%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:56:53   2589] |        |         |        |         |          |            |        |          |         | q8_reg_7_/D                                        |
[03/07 12:56:53   2590] |  -0.528|   -0.528|-921.869| -921.869|    61.06%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:53   2590] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/07 12:56:54   2590] |  -0.528|   -0.528|-921.844| -921.844|    61.06%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:54   2590] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/07 12:56:54   2591] |  -0.528|   -0.528|-921.828| -921.828|    61.06%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:56:54   2591] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/07 12:56:56   2592] |  -0.528|   -0.528|-920.334| -920.334|    61.07%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:56   2592] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:56   2592] |  -0.528|   -0.528|-920.330| -920.330|    61.07%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:56   2592] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:56   2593] |  -0.528|   -0.528|-919.859| -919.859|    61.07%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:56   2593] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/07 12:56:56   2593] |  -0.528|   -0.528|-919.850| -919.850|    61.07%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:56   2593] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/07 12:56:57   2593] |  -0.528|   -0.528|-919.777| -919.777|    61.07%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:57   2593] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/07 12:56:57   2593] |  -0.528|   -0.528|-919.669| -919.669|    61.07%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:57   2593] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/07 12:56:57   2594] |  -0.528|   -0.528|-919.655| -919.655|    61.07%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:56:57   2594] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 12:56:58   2594] |  -0.528|   -0.528|-919.607| -919.607|    61.07%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:58   2594] |        |         |        |         |          |            |        |          |         | q8_reg_8_/D                                        |
[03/07 12:56:58   2594] |  -0.528|   -0.528|-919.393| -919.393|    61.08%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:56:58   2594] |        |         |        |         |          |            |        |          |         | q11_reg_8_/D                                       |
[03/07 12:56:58   2595] |  -0.528|   -0.528|-919.347| -919.347|    61.08%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:56:58   2595] |        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:56:59   2596] |  -0.528|   -0.528|-919.119| -919.119|    61.08%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:59   2596] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:56:59   2596] |  -0.528|   -0.528|-919.040| -919.040|    61.08%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:56:59   2596] |        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:57:00   2597] |  -0.528|   -0.528|-918.990| -918.990|    61.08%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:00   2597] |        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:57:01   2598] |  -0.528|   -0.528|-918.053| -918.053|    61.09%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:01   2598] |        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/07 12:57:01   2598] |  -0.528|   -0.528|-918.043| -918.043|    61.09%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:01   2598] |        |         |        |         |          |            |        |          |         | q10_reg_8_/D                                       |
[03/07 12:57:02   2599] |  -0.528|   -0.528|-913.305| -913.305|    61.09%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:02   2599] |        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/07 12:57:03   2600] |  -0.528|   -0.528|-912.411| -912.411|    61.09%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:03   2600] |        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/07 12:57:03   2600] |  -0.528|   -0.528|-911.503| -911.503|    61.09%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:03   2600] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/07 12:57:04   2600] |  -0.528|   -0.528|-910.951| -910.951|    61.10%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:04   2600] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/07 12:57:04   2601] |  -0.528|   -0.528|-910.511| -910.511|    61.10%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:04   2601] |        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:57:04   2601] |  -0.528|   -0.528|-910.138| -910.138|    61.10%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:04   2601] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 12:57:05   2602] |  -0.528|   -0.528|-910.090| -910.090|    61.10%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:05   2602] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 12:57:05   2602] |  -0.528|   -0.528|-909.928| -909.928|    61.11%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:05   2602] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 12:57:06   2603] |  -0.528|   -0.528|-909.351| -909.351|    61.11%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:06   2603] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/07 12:57:08   2604] |  -0.528|   -0.528|-906.124| -906.124|    61.11%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:08   2604] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/07 12:57:08   2604] |  -0.528|   -0.528|-906.092| -906.092|    61.11%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:08   2604] |        |         |        |         |          |            |        |          |         | q2_reg_7_/D                                        |
[03/07 12:57:08   2604] |  -0.528|   -0.528|-906.084| -906.084|    61.11%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:08   2604] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 12:57:08   2605] |  -0.528|   -0.528|-906.064| -906.064|    61.11%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:08   2605] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 12:57:08   2605] |  -0.528|   -0.528|-906.059| -906.059|    61.11%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:08   2605] |        |         |        |         |          |            |        |          |         | q3_reg_6_/D                                        |
[03/07 12:57:09   2606] |  -0.528|   -0.528|-905.917| -905.917|    61.11%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:09   2606] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/07 12:57:10   2606] |  -0.528|   -0.528|-905.813| -905.813|    61.12%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:10   2606] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 12:57:10   2606] |  -0.528|   -0.528|-905.510| -905.510|    61.12%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:10   2606] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 12:57:11   2608] |  -0.528|   -0.528|-903.120| -903.120|    61.12%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:11   2608] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 12:57:12   2608] |  -0.528|   -0.528|-903.074| -903.074|    61.12%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:12   2608] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 12:57:12   2609] |  -0.528|   -0.528|-903.064| -903.064|    61.12%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:12   2609] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 12:57:12   2609] |  -0.528|   -0.528|-903.038| -903.038|    61.12%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:12   2609] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 12:57:13   2610] |  -0.528|   -0.528|-901.813| -901.813|    61.13%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:13   2610] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:57:14   2610] |  -0.528|   -0.528|-901.482| -901.482|    61.13%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:14   2610] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[03/07 12:57:14   2611] |  -0.528|   -0.528|-901.391| -901.391|    61.13%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:14   2611] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 12:57:15   2611] |  -0.528|   -0.528|-900.978| -900.978|    61.13%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:15   2611] |        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
[03/07 12:57:15   2611] |  -0.528|   -0.528|-900.925| -900.925|    61.13%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:15   2611] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:15   2611] |  -0.528|   -0.528|-900.890| -900.890|    61.14%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:15   2611] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:15   2611] |  -0.528|   -0.528|-900.726| -900.726|    61.14%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:15   2611] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:16   2613] |  -0.528|   -0.528|-899.114| -899.114|    61.14%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:16   2613] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/07 12:57:18   2614] |  -0.528|   -0.528|-898.565| -898.565|    61.14%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:18   2614] |        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
[03/07 12:57:19   2615] |  -0.528|   -0.528|-898.462| -898.462|    61.14%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:19   2615] |        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
[03/07 12:57:20   2617] |  -0.528|   -0.528|-898.423| -898.423|    61.14%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:20   2617] |        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
[03/07 12:57:22   2618] |  -0.528|   -0.528|-898.203| -898.203|    61.16%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:22   2618] |        |         |        |         |          |            |        |          |         | q15_reg_6_/D                                       |
[03/07 12:57:24   2621] |  -0.528|   -0.528|-897.857| -897.857|    61.16%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:24   2621] |        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:57:25   2621] |  -0.528|   -0.528|-897.657| -897.657|    61.16%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:25   2621] |        |         |        |         |          |            |        |          |         | q1_reg_6_/D                                        |
[03/07 12:57:25   2622] |  -0.528|   -0.528|-896.822| -896.822|    61.17%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:25   2622] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:26   2622] |  -0.528|   -0.528|-896.688| -896.688|    61.17%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:26   2622] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:26   2622] |  -0.528|   -0.528|-896.466| -896.466|    61.17%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:26   2622] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:26   2623] |  -0.528|   -0.528|-896.438| -896.438|    61.17%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:26   2623] |        |         |        |         |          |            |        |          |         | q8_reg_6_/D                                        |
[03/07 12:57:28   2624] |  -0.528|   -0.528|-896.165| -896.165|    61.17%|   0:00:02.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:28   2624] |        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/07 12:57:28   2625] |  -0.528|   -0.528|-896.017| -896.017|    61.18%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:28   2625] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/07 12:57:28   2625] |  -0.528|   -0.528|-895.940| -895.940|    61.18%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:28   2625] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/07 12:57:29   2625] |  -0.528|   -0.528|-895.917| -895.917|    61.18%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:29   2625] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/07 12:57:30   2626] |  -0.528|   -0.528|-894.907| -894.907|    61.18%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:30   2626] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/07 12:57:30   2627] |  -0.528|   -0.528|-893.313| -893.313|    61.18%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:30   2627] |        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/07 12:57:31   2627] |  -0.528|   -0.528|-892.886| -892.886|    61.19%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:31   2627] |        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/07 12:57:31   2627] |  -0.528|   -0.528|-892.667| -892.667|    61.19%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:31   2627] |        |         |        |         |          |            |        |          |         | q11_reg_5_/D                                       |
[03/07 12:57:32   2629] |  -0.528|   -0.528|-891.606| -891.606|    61.20%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:32   2629] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 12:57:32   2629] |  -0.528|   -0.528|-890.939| -890.939|    61.20%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:32   2629] |        |         |        |         |          |            |        |          |         | q10_reg_6_/D                                       |
[03/07 12:57:34   2631] |  -0.528|   -0.528|-890.053| -890.053|    61.21%|   0:00:02.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:34   2631] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/07 12:57:34   2631] |  -0.528|   -0.528|-889.870| -889.870|    61.21%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:34   2631] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/07 12:57:34   2631] |  -0.528|   -0.528|-889.405| -889.405|    61.21%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:34   2631] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/07 12:57:35   2631] |  -0.528|   -0.528|-889.402| -889.402|    61.21%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:35   2631] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/07 12:57:35   2631] |  -0.528|   -0.528|-889.396| -889.396|    61.21%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:57:35   2631] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/07 12:57:36   2632] |  -0.528|   -0.528|-887.708| -887.708|    61.22%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:36   2632] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/07 12:57:37   2633] |  -0.528|   -0.528|-887.173| -887.173|    61.22%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:37   2633] |        |         |        |         |          |            |        |          |         | q0_reg_5_/D                                        |
[03/07 12:57:37   2634] |  -0.528|   -0.528|-886.486| -886.486|    61.22%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:37   2634] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:37   2634] |  -0.528|   -0.528|-886.215| -886.215|    61.22%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:37   2634] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:37   2634] |  -0.528|   -0.528|-885.765| -885.765|    61.22%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:37   2634] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:39   2635] |  -0.528|   -0.528|-885.747| -885.747|    61.22%|   0:00:02.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:39   2635] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:39   2635] |  -0.528|   -0.528|-885.710| -885.710|    61.22%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:39   2635] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 12:57:40   2636] |  -0.528|   -0.528|-885.662| -885.662|    61.22%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:40   2636] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 12:57:40   2637] |  -0.528|   -0.528|-885.572| -885.572|    61.23%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:40   2637] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/07 12:57:41   2637] |  -0.528|   -0.528|-885.150| -885.150|    61.23%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:41   2637] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/07 12:57:42   2639] |  -0.528|   -0.528|-879.699| -879.699|    61.23%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:42   2639] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:42   2639] |  -0.528|   -0.528|-879.692| -879.692|    61.23%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:42   2639] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:42   2639] |  -0.528|   -0.528|-879.538| -879.538|    61.24%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:42   2639] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:43   2640] |  -0.528|   -0.528|-877.016| -877.016|    61.25%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:43   2640] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 12:57:43   2640] |  -0.528|   -0.528|-876.800| -876.800|    61.25%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:43   2640] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:44   2640] |  -0.528|   -0.528|-876.672| -876.672|    61.25%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:44   2640] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:44   2640] |  -0.528|   -0.528|-876.535| -876.535|    61.26%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:44   2640] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:45   2641] |  -0.528|   -0.528|-876.331| -876.331|    61.26%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:45   2641] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:47   2643] |  -0.528|   -0.528|-875.757| -875.757|    61.26%|   0:00:02.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:47   2643] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:47   2644] |  -0.528|   -0.528|-875.217| -875.217|    61.26%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:47   2644] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 12:57:48   2644] |  -0.528|   -0.528|-874.597| -874.597|    61.26%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:48   2644] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:48   2644] |  -0.528|   -0.528|-874.591| -874.591|    61.26%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:48   2644] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:48   2644] |  -0.528|   -0.528|-874.431| -874.431|    61.26%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:48   2644] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:48   2644] |  -0.528|   -0.528|-874.422| -874.422|    61.26%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:57:48   2644] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:49   2645] |  -0.528|   -0.528|-874.277| -874.277|    61.27%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:57:49   2645] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:49   2645] |  -0.528|   -0.528|-874.080| -874.080|    61.27%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:49   2645] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:49   2645] |  -0.528|   -0.528|-873.703| -873.703|    61.27%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:49   2645] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:50   2647] |  -0.528|   -0.528|-870.483| -870.483|    61.27%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:57:50   2647] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:50   2647] |  -0.528|   -0.528|-870.349| -870.349|    61.27%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:50   2647] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[03/07 12:57:52   2648] |  -0.528|   -0.528|-867.178| -867.178|    61.27%|   0:00:02.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:52   2648] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:52   2649] |  -0.528|   -0.528|-867.134| -867.134|    61.27%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:52   2649] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:52   2649] |  -0.528|   -0.528|-867.062| -867.062|    61.27%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:52   2649] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:52   2649] |  -0.528|   -0.528|-867.045| -867.045|    61.28%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:52   2649] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:53   2649] |  -0.528|   -0.528|-867.036| -867.036|    61.28%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:53   2649] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 12:57:53   2649] |  -0.528|   -0.528|-866.468| -866.468|    61.28%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:53   2649] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/07 12:57:53   2650] |  -0.528|   -0.528|-865.816| -865.816|    61.28%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:57:53   2650] |        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/07 12:57:54   2650] |  -0.528|   -0.528|-863.733| -863.733|    61.29%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:54   2650] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:54   2651] |  -0.528|   -0.528|-862.918| -862.918|    61.29%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:54   2651] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:55   2651] |  -0.528|   -0.528|-862.810| -862.810|    61.29%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:55   2651] |        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/07 12:57:55   2651] |  -0.528|   -0.528|-862.736| -862.736|    61.29%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:55   2651] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:55   2652] |  -0.528|   -0.528|-862.718| -862.718|    61.29%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:55   2652] |        |         |        |         |          |            |        |          |         | q14_reg_3_/D                                       |
[03/07 12:57:56   2652] |  -0.528|   -0.528|-862.540| -862.540|    61.29%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:56   2652] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:56   2652] |  -0.528|   -0.528|-862.430| -862.430|    61.29%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:56   2652] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:56   2653] |  -0.528|   -0.528|-862.294| -862.294|    61.30%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:56   2653] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:57   2653] |  -0.528|   -0.528|-862.278| -862.278|    61.30%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:57   2653] |        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/07 12:57:57   2653] |  -0.528|   -0.528|-862.275| -862.275|    61.30%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:57   2653] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 12:57:57   2654] |  -0.528|   -0.528|-862.264| -862.264|    61.31%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:57:57   2654] |        |         |        |         |          |            |        |          |         | q13_reg_3_/D                                       |
[03/07 12:57:58   2655] |  -0.528|   -0.528|-859.896| -859.896|    61.31%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:58   2655] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:57:58   2655] |  -0.528|   -0.528|-859.791| -859.791|    61.31%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:58   2655] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:57:59   2655] |  -0.528|   -0.528|-859.778| -859.778|    61.31%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:59   2655] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:57:59   2656] |  -0.528|   -0.528|-859.623| -859.623|    61.32%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:59   2656] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:57:59   2656] |  -0.528|   -0.528|-859.609| -859.609|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:57:59   2656] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/07 12:57:59   2656] |  -0.528|   -0.528|-858.527| -858.527|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:57:59   2656] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/07 12:58:00   2656] |  -0.528|   -0.528|-858.490| -858.490|    61.32%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:00   2656] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:00   2657] |  -0.528|   -0.528|-858.429| -858.429|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:00   2657] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:00   2657] |  -0.528|   -0.528|-858.404| -858.404|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:00   2657] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:00   2657] |  -0.528|   -0.528|-858.401| -858.401|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:00   2657] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:01   2658] |  -0.528|   -0.528|-856.329| -856.329|    61.32%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:01   2658] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:01   2658] |  -0.528|   -0.528|-855.871| -855.871|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:01   2658] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:02   2658] |  -0.528|   -0.528|-855.853| -855.853|    61.32%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:02   2658] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:02   2658] |  -0.528|   -0.528|-855.846| -855.846|    61.32%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:02   2658] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:02   2658] |  -0.528|   -0.528|-855.838| -855.838|    61.33%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:02   2658] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:02   2658] |  -0.528|   -0.528|-855.831| -855.831|    61.33%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:02   2658] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:02   2659] |  -0.528|   -0.528|-855.363| -855.363|    61.33%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:58:02   2659] |        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/07 12:58:05   2661] |  -0.528|   -0.528|-855.328| -855.328|    61.34%|   0:00:03.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:58:05   2661] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:05   2661] |  -0.528|   -0.528|-855.155| -855.155|    61.34%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:58:05   2661] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:05   2661] |  -0.528|   -0.528|-855.039| -855.039|    61.34%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 12:58:05   2661] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 12:58:05   2661] |  -0.528|   -0.528|-854.935| -854.935|    61.35%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:05   2661] |        |         |        |         |          |            |        |          |         | q12_reg_2_/D                                       |
[03/07 12:58:05   2662] |  -0.528|   -0.528|-854.486| -854.486|    61.35%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:58:05   2662] |        |         |        |         |          |            |        |          |         | q11_reg_2_/D                                       |
[03/07 12:58:06   2662] |  -0.528|   -0.528|-854.115| -854.115|    61.35%|   0:00:01.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:58:06   2662] |        |         |        |         |          |            |        |          |         | q4_reg_3_/D                                        |
[03/07 12:58:06   2663] |  -0.528|   -0.528|-853.904| -853.904|    61.35%|   0:00:00.0| 1615.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:58:06   2663] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:07   2663] |  -0.528|   -0.528|-853.903| -853.903|    61.35%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:58:07   2663] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:07   2663] |  -0.528|   -0.528|-853.817| -853.817|    61.36%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:58:07   2663] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:07   2664] |  -0.528|   -0.528|-853.802| -853.802|    61.36%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:58:07   2664] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:08   2665] |  -0.528|   -0.528|-853.723| -853.723|    61.37%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:58:08   2665] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/07 12:58:09   2665] |  -0.528|   -0.528|-853.718| -853.718|    61.37%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 12:58:09   2665] |        |         |        |         |          |            |        |          |         | q9_reg_3_/D                                        |
[03/07 12:58:09   2666] |  -0.528|   -0.528|-853.663| -853.663|    61.37%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:58:09   2666] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:10   2666] |  -0.528|   -0.528|-853.559| -853.559|    61.38%|   0:00:01.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:58:10   2666] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:10   2666] |  -0.528|   -0.528|-853.542| -853.542|    61.38%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:58:10   2666] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[03/07 12:58:10   2666] |  -0.528|   -0.528|-853.435| -853.435|    61.38%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 12:58:10   2666] |        |         |        |         |          |            |        |          |         | q1_reg_3_/D                                        |
[03/07 12:58:10   2666] |  -0.528|   -0.528|-853.434| -853.434|    61.38%|   0:00:00.0| 1634.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:10   2666] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 12:58:10   2666] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:10   2666] 
[03/07 12:58:10   2666] *** Finish Core Optimize Step (cpu=0:04:51 real=0:04:51 mem=1634.5M) ***
[03/07 12:58:10   2666] Active Path Group: default 
[03/07 12:58:10   2667] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:10   2667] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:58:10   2667] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:10   2667] |  -0.003|   -0.528|  -0.003| -853.434|    61.38%|   0:00:00.0| 1634.5M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:58:10   2667] |        |         |        |         |          |            |        |          |         | q0_reg_3_/D                                        |
[03/07 12:58:10   2667] |   0.020|   -0.528|   0.000| -853.412|    61.38%|   0:00:00.0| 1634.5M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_48_/E      |
[03/07 12:58:10   2667] |   0.020|   -0.528|   0.000| -853.412|    61.38%|   0:00:00.0| 1634.5M|   WC_VIEW|  default| core_instance/kmem_instance/memory6_reg_48_/E      |
[03/07 12:58:10   2667] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:10   2667] 
[03/07 12:58:10   2667] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1634.5M) ***
[03/07 12:58:10   2667] 
[03/07 12:58:10   2667] *** Finished Optimize Step Cumulative (cpu=0:04:52 real=0:04:51 mem=1634.5M) ***
[03/07 12:58:10   2667] ** GigaOpt Optimizer WNS Slack -0.528 TNS Slack -853.412 Density 61.38
[03/07 12:58:10   2667] Placement Snapshot: Density distribution:
[03/07 12:58:10   2667] [1.00 -  +++]: 21 (2.33%)
[03/07 12:58:10   2667] [0.95 - 1.00]: 6 (0.67%)
[03/07 12:58:10   2667] [0.90 - 0.95]: 9 (1.00%)
[03/07 12:58:10   2667] [0.85 - 0.90]: 3 (0.33%)
[03/07 12:58:10   2667] [0.80 - 0.85]: 17 (1.89%)
[03/07 12:58:10   2667] [0.75 - 0.80]: 18 (2.00%)
[03/07 12:58:10   2667] [0.70 - 0.75]: 26 (2.89%)
[03/07 12:58:10   2667] [0.65 - 0.70]: 30 (3.33%)
[03/07 12:58:10   2667] [0.60 - 0.65]: 45 (5.00%)
[03/07 12:58:10   2667] [0.55 - 0.60]: 65 (7.22%)
[03/07 12:58:10   2667] [0.50 - 0.55]: 72 (8.00%)
[03/07 12:58:10   2667] [0.45 - 0.50]: 99 (11.00%)
[03/07 12:58:10   2667] [0.40 - 0.45]: 106 (11.78%)
[03/07 12:58:10   2667] [0.35 - 0.40]: 78 (8.67%)
[03/07 12:58:10   2667] [0.30 - 0.35]: 46 (5.11%)
[03/07 12:58:10   2667] [0.25 - 0.30]: 48 (5.33%)
[03/07 12:58:10   2667] [0.20 - 0.25]: 91 (10.11%)
[03/07 12:58:10   2667] [0.15 - 0.20]: 79 (8.78%)
[03/07 12:58:10   2667] [0.10 - 0.15]: 34 (3.78%)
[03/07 12:58:10   2667] [0.05 - 0.10]: 4 (0.44%)
[03/07 12:58:10   2667] [0.00 - 0.05]: 3 (0.33%)
[03/07 12:58:10   2667] Begin: Area Reclaim Optimization
[03/07 12:58:11   2667] Reclaim Optimization WNS Slack -0.528  TNS Slack -853.412 Density 61.38
[03/07 12:58:11   2667] +----------+---------+--------+--------+------------+--------+
[03/07 12:58:11   2667] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/07 12:58:11   2667] +----------+---------+--------+--------+------------+--------+
[03/07 12:58:11   2667] |    61.38%|        -|  -0.528|-853.412|   0:00:00.0| 1634.5M|
[03/07 12:58:13   2669] |    61.32%|       58|  -0.528|-852.355|   0:00:02.0| 1634.5M|
[03/07 12:58:22   2678] |    60.94%|     1106|  -0.526|-857.270|   0:00:09.0| 1634.5M|
[03/07 12:58:22   2678] |    60.94%|        6|  -0.526|-857.131|   0:00:00.0| 1634.5M|
[03/07 12:58:22   2678] |    60.94%|        0|  -0.526|-857.131|   0:00:00.0| 1634.5M|
[03/07 12:58:22   2678] +----------+---------+--------+--------+------------+--------+
[03/07 12:58:22   2678] Reclaim Optimization End WNS Slack -0.526  TNS Slack -857.131 Density 60.94
[03/07 12:58:22   2678] 
[03/07 12:58:22   2678] ** Summary: Restruct = 0 Buffer Deletion = 36 Declone = 25 Resize = 838 **
[03/07 12:58:22   2678] --------------------------------------------------------------
[03/07 12:58:22   2678] |                                   | Total     | Sequential |
[03/07 12:58:22   2678] --------------------------------------------------------------
[03/07 12:58:22   2678] | Num insts resized                 |     833  |       0    |
[03/07 12:58:22   2678] | Num insts undone                  |     273  |       0    |
[03/07 12:58:22   2678] | Num insts Downsized               |     833  |       0    |
[03/07 12:58:22   2678] | Num insts Samesized               |       0  |       0    |
[03/07 12:58:22   2678] | Num insts Upsized                 |       0  |       0    |
[03/07 12:58:22   2678] | Num multiple commits+uncommits    |       7  |       -    |
[03/07 12:58:22   2678] --------------------------------------------------------------
[03/07 12:58:22   2678] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:12.0) **
[03/07 12:58:22   2678] *** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1615.39M, totSessionCpu=0:44:39).
[03/07 12:58:22   2678] Placement Snapshot: Density distribution:
[03/07 12:58:22   2678] [1.00 -  +++]: 21 (2.33%)
[03/07 12:58:22   2678] [0.95 - 1.00]: 6 (0.67%)
[03/07 12:58:22   2678] [0.90 - 0.95]: 9 (1.00%)
[03/07 12:58:22   2678] [0.85 - 0.90]: 3 (0.33%)
[03/07 12:58:22   2678] [0.80 - 0.85]: 17 (1.89%)
[03/07 12:58:22   2678] [0.75 - 0.80]: 18 (2.00%)
[03/07 12:58:22   2678] [0.70 - 0.75]: 28 (3.11%)
[03/07 12:58:22   2678] [0.65 - 0.70]: 28 (3.11%)
[03/07 12:58:22   2678] [0.60 - 0.65]: 46 (5.11%)
[03/07 12:58:22   2678] [0.55 - 0.60]: 66 (7.33%)
[03/07 12:58:22   2678] [0.50 - 0.55]: 71 (7.89%)
[03/07 12:58:22   2678] [0.45 - 0.50]: 102 (11.33%)
[03/07 12:58:22   2678] [0.40 - 0.45]: 108 (12.00%)
[03/07 12:58:22   2678] [0.35 - 0.40]: 77 (8.56%)
[03/07 12:58:22   2678] [0.30 - 0.35]: 42 (4.67%)
[03/07 12:58:22   2678] [0.25 - 0.30]: 66 (7.33%)
[03/07 12:58:22   2678] [0.20 - 0.25]: 96 (10.67%)
[03/07 12:58:22   2678] [0.15 - 0.20]: 65 (7.22%)
[03/07 12:58:22   2678] [0.10 - 0.15]: 27 (3.00%)
[03/07 12:58:22   2678] [0.05 - 0.10]: 3 (0.33%)
[03/07 12:58:22   2678] [0.00 - 0.05]: 1 (0.11%)
[03/07 12:58:22   2679] *** Starting refinePlace (0:44:39 mem=1631.4M) ***
[03/07 12:58:22   2679] Total net bbox length = 6.076e+05 (2.863e+05 3.213e+05) (ext = 7.745e+03)
[03/07 12:58:22   2679] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:22   2679] default core: bins with density >  0.75 = 28.4 % ( 256 / 900 )
[03/07 12:58:22   2679] Density distribution unevenness ratio = 13.142%
[03/07 12:58:22   2679] RPlace IncrNP: Rollback Lev = -3
[03/07 12:58:22   2679] RPlace: Density =1.031111, incremental np is triggered.
[03/07 12:58:22   2679] nrCritNet: 1.99% ( 756 / 38049 ) cutoffSlk: -535.4ps stdDelay: 14.2ps
[03/07 12:58:24   2680] default core: bins with density >  0.75 = 28.4 % ( 256 / 900 )
[03/07 12:58:24   2680] Density distribution unevenness ratio = 13.142%
[03/07 12:58:24   2680] RPlace postIncrNP: Density = 1.031111 -> 0.986667.
[03/07 12:58:24   2680] RPlace postIncrNP Info: Density distribution changes:
[03/07 12:58:24   2680] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:58:24   2680] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/07 12:58:24   2680] [1.00 - 1.05] :	 1 (0.11%) -> 0 (0.00%)
[03/07 12:58:24   2680] [0.95 - 1.00] :	 4 (0.44%) -> 3 (0.33%)
[03/07 12:58:24   2680] [0.90 - 0.95] :	 22 (2.44%) -> 23 (2.56%)
[03/07 12:58:24   2680] [0.85 - 0.90] :	 72 (8.00%) -> 76 (8.44%)
[03/07 12:58:24   2680] [0.80 - 0.85] :	 92 (10.22%) -> 89 (9.89%)
[03/07 12:58:24   2680] [CPU] RefinePlace/IncrNP (cpu=0:00:01.6, real=0:00:02.0, mem=1641.5MB) @(0:44:39 - 0:44:41).
[03/07 12:58:24   2680] Move report: incrNP moves 317 insts, mean move: 4.84 um, max move: 36.00 um
[03/07 12:58:24   2680] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9408_0): (28.40, 307.00) --> (55.40, 298.00)
[03/07 12:58:24   2680] Move report: Timing Driven Placement moves 317 insts, mean move: 4.84 um, max move: 36.00 um
[03/07 12:58:24   2680] 	Max move on inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9408_0): (28.40, 307.00) --> (55.40, 298.00)
[03/07 12:58:24   2680] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1641.5MB
[03/07 12:58:24   2680] Starting refinePlace ...
[03/07 12:58:24   2680] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:24   2681] default core: bins with density >  0.75 = 28.3 % ( 255 / 900 )
[03/07 12:58:24   2681] Density distribution unevenness ratio = 13.116%
[03/07 12:58:25   2681]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 12:58:25   2681] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1641.5MB) @(0:44:41 - 0:44:42).
[03/07 12:58:25   2681] Move report: preRPlace moves 5471 insts, mean move: 0.76 um, max move: 5.20 um
[03/07 12:58:25   2681] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U762): (167.20, 191.80) --> (168.80, 195.40)
[03/07 12:58:25   2681] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/07 12:58:25   2681] wireLenOptFixPriorityInst 0 inst fixed
[03/07 12:58:25   2681] Placement tweakage begins.
[03/07 12:58:25   2682] wire length = 7.895e+05
[03/07 12:58:27   2684] wire length = 7.814e+05
[03/07 12:58:27   2684] Placement tweakage ends.
[03/07 12:58:27   2684] Move report: tweak moves 2509 insts, mean move: 2.06 um, max move: 9.40 um
[03/07 12:58:27   2684] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10435_0): (69.00, 532.00) --> (59.60, 532.00)
[03/07 12:58:27   2684] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:02.0, mem=1641.5MB) @(0:44:42 - 0:44:44).
[03/07 12:58:27   2684] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:27   2684] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1641.5MB) @(0:44:44 - 0:44:45).
[03/07 12:58:28   2684] Move report: Detail placement moves 6455 insts, mean move: 1.22 um, max move: 9.00 um
[03/07 12:58:28   2684] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_9846_0): (168.20, 163.00) --> (161.00, 164.80)
[03/07 12:58:28   2684] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1641.5MB
[03/07 12:58:28   2684] Statistics of distance of Instance movement in refine placement:
[03/07 12:58:28   2684]   maximum (X+Y) =        36.00 um
[03/07 12:58:28   2684]   inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9408_0) with max move: (28.4, 307) -> (55.4, 298)
[03/07 12:58:28   2684]   mean    (X+Y) =         1.40 um
[03/07 12:58:28   2684] Total instances flipped for WireLenOpt: 1940
[03/07 12:58:28   2684] Total instances flipped, including legalization: 806
[03/07 12:58:28   2684] Summary Report:
[03/07 12:58:28   2684] Instances move: 6557 (out of 35971 movable)
[03/07 12:58:28   2684] Mean displacement: 1.40 um
[03/07 12:58:28   2684] Max displacement: 36.00 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_9408_0) (28.4, 307) -> (55.4, 298)
[03/07 12:58:28   2684] 	Length: 22 sites, height: 1 rows, site name: core, cell type: CKND2D8
[03/07 12:58:28   2684] Total instances moved : 6557
[03/07 12:58:28   2684] Total net bbox length = 6.066e+05 (2.845e+05 3.222e+05) (ext = 7.746e+03)
[03/07 12:58:28   2684] Runtime: CPU: 0:00:05.5 REAL: 0:00:06.0 MEM: 1641.5MB
[03/07 12:58:28   2684] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:06.0, mem=1641.5MB) @(0:44:39 - 0:44:45).
[03/07 12:58:28   2684] *** Finished refinePlace (0:44:45 mem=1641.5M) ***
[03/07 12:58:28   2685] Finished re-routing un-routed nets (0:00:00.0 1641.5M)
[03/07 12:58:28   2685] 
[03/07 12:58:28   2685] 
[03/07 12:58:28   2685] Density : 0.6094
[03/07 12:58:28   2685] Max route overflow : 0.0003
[03/07 12:58:28   2685] 
[03/07 12:58:28   2685] 
[03/07 12:58:28   2685] *** Finish Physical Update (cpu=0:00:06.3 real=0:00:06.0 mem=1641.5M) ***
[03/07 12:58:28   2685] ** GigaOpt Optimizer WNS Slack -0.547 TNS Slack -862.629 Density 60.94
[03/07 12:58:28   2685] Recovering Place ECO bump
[03/07 12:58:29   2685] Active Path Group: reg2reg  
[03/07 12:58:29   2685] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:29   2685] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:58:29   2685] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:29   2685] |  -0.547|   -0.547|-862.629| -862.629|    60.94%|   0:00:00.0| 1641.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:58:29   2685] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:58:29   2686] |  -0.530|   -0.530|-859.061| -859.061|    60.94%|   0:00:00.0| 1641.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 12:58:29   2686] |        |         |        |         |          |            |        |          |         | q14_reg_19_/D                                      |
[03/07 12:58:30   2687] |  -0.525|   -0.525|-857.237| -857.237|    60.94%|   0:00:01.0| 1641.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:58:30   2687] |        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:58:36   2693] |  -0.525|   -0.525|-856.960| -856.960|    60.94%|   0:00:06.0| 1642.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:58:36   2693] |        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:58:37   2694] |  -0.525|   -0.525|-857.054| -857.054|    60.95%|   0:00:01.0| 1639.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 12:58:37   2694] |        |         |        |         |          |            |        |          |         | q12_reg_14_/D                                      |
[03/07 12:58:37   2694] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:37   2694] 
[03/07 12:58:37   2694] *** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:08.0 mem=1639.2M) ***
[03/07 12:58:37   2694] Active Path Group: default 
[03/07 12:58:37   2694] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:37   2694] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:58:37   2694] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:37   2694] |   0.003|   -0.525|   0.000| -857.054|    60.95%|   0:00:00.0| 1639.2M|   WC_VIEW|  default| core_instance/kmem_instance/memory10_reg_21_/E     |
[03/07 12:58:37   2694] |   0.014|   -0.525|   0.000| -857.054|    60.95%|   0:00:00.0| 1639.2M|   WC_VIEW|  default| core_instance/kmem_instance/memory14_reg_45_/D     |
[03/07 12:58:37   2694] |   0.014|   -0.525|   0.000| -857.054|    60.95%|   0:00:00.0| 1639.2M|   WC_VIEW|  default| core_instance/kmem_instance/memory14_reg_45_/D     |
[03/07 12:58:37   2694] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:58:37   2694] 
[03/07 12:58:37   2694] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1639.2M) ***
[03/07 12:58:37   2694] 
[03/07 12:58:37   2694] *** Finished Optimize Step Cumulative (cpu=0:00:08.9 real=0:00:08.0 mem=1639.2M) ***
[03/07 12:58:37   2694] ** GigaOpt Optimizer WNS Slack -0.525 TNS Slack -857.054 Density 60.95
[03/07 12:58:38   2695] *** Starting refinePlace (0:44:55 mem=1639.2M) ***
[03/07 12:58:38   2695] Total net bbox length = 6.068e+05 (2.846e+05 3.222e+05) (ext = 7.783e+03)
[03/07 12:58:38   2695] Starting refinePlace ...
[03/07 12:58:38   2695] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:38   2695] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:38   2695] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1639.2MB) @(0:44:55 - 0:44:55).
[03/07 12:58:38   2695] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:38   2695] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1639.2MB
[03/07 12:58:38   2695] Statistics of distance of Instance movement in refine placement:
[03/07 12:58:38   2695]   maximum (X+Y) =         0.00 um
[03/07 12:58:38   2695]   mean    (X+Y) =         0.00 um
[03/07 12:58:38   2695] Summary Report:
[03/07 12:58:38   2695] Instances move: 0 (out of 35985 movable)
[03/07 12:58:38   2695] Mean displacement: 0.00 um
[03/07 12:58:38   2695] Max displacement: 0.00 um 
[03/07 12:58:38   2695] Total instances moved : 0
[03/07 12:58:38   2695] Total net bbox length = 6.068e+05 (2.846e+05 3.222e+05) (ext = 7.783e+03)
[03/07 12:58:38   2695] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1639.2MB
[03/07 12:58:38   2695] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1639.2MB) @(0:44:55 - 0:44:55).
[03/07 12:58:38   2695] *** Finished refinePlace (0:44:55 mem=1639.2M) ***
[03/07 12:58:38   2695] Finished re-routing un-routed nets (0:00:00.0 1639.2M)
[03/07 12:58:38   2695] 
[03/07 12:58:38   2695] 
[03/07 12:58:38   2695] Density : 0.6095
[03/07 12:58:38   2695] Max route overflow : 0.0003
[03/07 12:58:38   2695] 
[03/07 12:58:38   2695] 
[03/07 12:58:38   2695] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1639.2M) ***
[03/07 12:58:39   2696] ** GigaOpt Optimizer WNS Slack -0.528 TNS Slack -857.968 Density 60.95
[03/07 12:58:39   2696] 
[03/07 12:58:39   2696] *** Finish pre-CTS Setup Fixing (cpu=0:05:21 real=0:05:21 mem=1639.2M) ***
[03/07 12:58:39   2696] 
[03/07 12:58:39   2696] End: GigaOpt Optimization in TNS mode
[03/07 12:58:39   2696] Info: 1 clock net  excluded from IPO operation.
[03/07 12:58:39   2696] Begin: Area Reclaim Optimization
[03/07 12:58:39   2696] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:58:39   2696] #spOpts: N=65 mergeVia=F 
[03/07 12:58:39   2696] Reclaim Optimization WNS Slack -0.528  TNS Slack -857.968 Density 60.95
[03/07 12:58:39   2696] +----------+---------+--------+--------+------------+--------+
[03/07 12:58:39   2696] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/07 12:58:39   2696] +----------+---------+--------+--------+------------+--------+
[03/07 12:58:39   2696] |    60.95%|        -|  -0.528|-857.968|   0:00:00.0| 1635.8M|
[03/07 12:58:40   2697] |    60.95%|        0|  -0.529|-857.968|   0:00:01.0| 1635.8M|
[03/07 12:58:44   2701] |    60.70%|      546|  -0.529|-858.019|   0:00:04.0| 1635.8M|
[03/07 12:58:45   2702] |    60.69%|       65|  -0.529|-858.032|   0:00:01.0| 1635.8M|
[03/07 12:58:46   2703] |    60.68%|        4|  -0.529|-858.032|   0:00:01.0| 1635.8M|
[03/07 12:58:46   2703] |    60.68%|        0|  -0.529|-858.032|   0:00:00.0| 1635.8M|
[03/07 12:58:46   2703] +----------+---------+--------+--------+------------+--------+
[03/07 12:58:46   2703] Reclaim Optimization End WNS Slack -0.528  TNS Slack -858.032 Density 60.68
[03/07 12:58:46   2703] 
[03/07 12:58:46   2703] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 587 **
[03/07 12:58:46   2703] --------------------------------------------------------------
[03/07 12:58:46   2703] |                                   | Total     | Sequential |
[03/07 12:58:46   2703] --------------------------------------------------------------
[03/07 12:58:46   2703] | Num insts resized                 |     535  |       1    |
[03/07 12:58:46   2703] | Num insts undone                  |      25  |       1    |
[03/07 12:58:46   2703] | Num insts Downsized               |     535  |       1    |
[03/07 12:58:46   2703] | Num insts Samesized               |       0  |       0    |
[03/07 12:58:46   2703] | Num insts Upsized                 |       0  |       0    |
[03/07 12:58:46   2703] | Num multiple commits+uncommits    |      58  |       -    |
[03/07 12:58:46   2703] --------------------------------------------------------------
[03/07 12:58:46   2703] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
[03/07 12:58:46   2703] *** Starting refinePlace (0:45:04 mem=1635.8M) ***
[03/07 12:58:46   2703] Total net bbox length = 6.069e+05 (2.847e+05 3.222e+05) (ext = 7.783e+03)
[03/07 12:58:46   2703] Starting refinePlace ...
[03/07 12:58:46   2703] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:46   2704] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:46   2704] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1635.8MB) @(0:45:04 - 0:45:04).
[03/07 12:58:47   2704] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:58:47   2704] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1635.8MB
[03/07 12:58:47   2704] Statistics of distance of Instance movement in refine placement:
[03/07 12:58:47   2704]   maximum (X+Y) =         0.00 um
[03/07 12:58:47   2704]   mean    (X+Y) =         0.00 um
[03/07 12:58:47   2704] Summary Report:
[03/07 12:58:47   2704] Instances move: 0 (out of 35985 movable)
[03/07 12:58:47   2704] Mean displacement: 0.00 um
[03/07 12:58:47   2704] Max displacement: 0.00 um 
[03/07 12:58:47   2704] Total instances moved : 0
[03/07 12:58:47   2704] Total net bbox length = 6.069e+05 (2.847e+05 3.222e+05) (ext = 7.783e+03)
[03/07 12:58:47   2704] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1635.8MB
[03/07 12:58:47   2704] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1635.8MB) @(0:45:04 - 0:45:04).
[03/07 12:58:47   2704] *** Finished refinePlace (0:45:04 mem=1635.8M) ***
[03/07 12:58:47   2704] Finished re-routing un-routed nets (0:00:00.0 1635.8M)
[03/07 12:58:47   2704] 
[03/07 12:58:47   2704] 
[03/07 12:58:47   2704] Density : 0.6068
[03/07 12:58:47   2704] Max route overflow : 0.0003
[03/07 12:58:47   2704] 
[03/07 12:58:47   2704] 
[03/07 12:58:47   2704] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1635.8M) ***
[03/07 12:58:47   2704] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1486.99M, totSessionCpu=0:45:05).
[03/07 12:58:47   2704] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 12:58:47   2704] [PSP] Started earlyGlobalRoute kernel
[03/07 12:58:47   2704] [PSP] Initial Peak syMemory usage = 1487.0 MB
[03/07 12:58:47   2704] (I)       Reading DB...
[03/07 12:58:48   2705] (I)       congestionReportName   : 
[03/07 12:58:48   2705] (I)       buildTerm2TermWires    : 1
[03/07 12:58:48   2705] (I)       doTrackAssignment      : 1
[03/07 12:58:48   2705] (I)       dumpBookshelfFiles     : 0
[03/07 12:58:48   2705] (I)       numThreads             : 1
[03/07 12:58:48   2705] [NR-eagl] honorMsvRouteConstraint: false
[03/07 12:58:48   2705] (I)       honorPin               : false
[03/07 12:58:48   2705] (I)       honorPinGuide          : true
[03/07 12:58:48   2705] (I)       honorPartition         : false
[03/07 12:58:48   2705] (I)       allowPartitionCrossover: false
[03/07 12:58:48   2705] (I)       honorSingleEntry       : true
[03/07 12:58:48   2705] (I)       honorSingleEntryStrong : true
[03/07 12:58:48   2705] (I)       handleViaSpacingRule   : false
[03/07 12:58:48   2705] (I)       PDConstraint           : none
[03/07 12:58:48   2705] (I)       expBetterNDRHandling   : false
[03/07 12:58:48   2705] [NR-eagl] honorClockSpecNDR      : 0
[03/07 12:58:48   2705] (I)       routingEffortLevel     : 3
[03/07 12:58:48   2705] [NR-eagl] minRouteLayer          : 2
[03/07 12:58:48   2705] [NR-eagl] maxRouteLayer          : 4
[03/07 12:58:48   2705] (I)       numRowsPerGCell        : 1
[03/07 12:58:48   2705] (I)       speedUpLargeDesign     : 0
[03/07 12:58:48   2705] (I)       speedUpBlkViolationClean: 0
[03/07 12:58:48   2705] (I)       multiThreadingTA       : 0
[03/07 12:58:48   2705] (I)       blockedPinEscape       : 1
[03/07 12:58:48   2705] (I)       blkAwareLayerSwitching : 0
[03/07 12:58:48   2705] (I)       betterClockWireModeling: 1
[03/07 12:58:48   2705] (I)       punchThroughDistance   : 500.00
[03/07 12:58:48   2705] (I)       scenicBound            : 1.15
[03/07 12:58:48   2705] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 12:58:48   2705] (I)       source-to-sink ratio   : 0.00
[03/07 12:58:48   2705] (I)       targetCongestionRatioH : 1.00
[03/07 12:58:48   2705] (I)       targetCongestionRatioV : 1.00
[03/07 12:58:48   2705] (I)       layerCongestionRatio   : 0.70
[03/07 12:58:48   2705] (I)       m1CongestionRatio      : 0.10
[03/07 12:58:48   2705] (I)       m2m3CongestionRatio    : 0.70
[03/07 12:58:48   2705] (I)       localRouteEffort       : 1.00
[03/07 12:58:48   2705] (I)       numSitesBlockedByOneVia: 8.00
[03/07 12:58:48   2705] (I)       supplyScaleFactorH     : 1.00
[03/07 12:58:48   2705] (I)       supplyScaleFactorV     : 1.00
[03/07 12:58:48   2705] (I)       highlight3DOverflowFactor: 0.00
[03/07 12:58:48   2705] (I)       doubleCutViaModelingRatio: 0.00
[03/07 12:58:48   2705] (I)       blockTrack             : 
[03/07 12:58:48   2705] (I)       readTROption           : true
[03/07 12:58:48   2705] (I)       extraSpacingBothSide   : false
[03/07 12:58:48   2705] [NR-eagl] numTracksPerClockWire  : 0
[03/07 12:58:48   2705] (I)       routeSelectedNetsOnly  : false
[03/07 12:58:48   2705] (I)       before initializing RouteDB syMemory usage = 1530.9 MB
[03/07 12:58:48   2705] (I)       starting read tracks
[03/07 12:58:48   2705] (I)       build grid graph
[03/07 12:58:48   2705] (I)       build grid graph start
[03/07 12:58:48   2705] [NR-eagl] Layer1 has no routable track
[03/07 12:58:48   2705] [NR-eagl] Layer2 has single uniform track structure
[03/07 12:58:48   2705] [NR-eagl] Layer3 has single uniform track structure
[03/07 12:58:48   2705] [NR-eagl] Layer4 has single uniform track structure
[03/07 12:58:48   2705] (I)       build grid graph end
[03/07 12:58:48   2705] (I)       Layer1   numNetMinLayer=38063
[03/07 12:58:48   2705] (I)       Layer2   numNetMinLayer=0
[03/07 12:58:48   2705] (I)       Layer3   numNetMinLayer=0
[03/07 12:58:48   2705] (I)       Layer4   numNetMinLayer=0
[03/07 12:58:48   2705] (I)       numViaLayers=3
[03/07 12:58:48   2705] (I)       end build via table
[03/07 12:58:48   2705] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 12:58:48   2705] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 12:58:48   2705] (I)       readDataFromPlaceDB
[03/07 12:58:48   2705] (I)       Read net information..
[03/07 12:58:48   2705] [NR-eagl] Read numTotalNets=38063  numIgnoredNets=0
[03/07 12:58:48   2705] (I)       Read testcase time = 0.010 seconds
[03/07 12:58:48   2705] 
[03/07 12:58:48   2705] (I)       totalPins=132977  totalGlobalPin=127975 (96.24%)
[03/07 12:58:48   2705] (I)       Model blockage into capacity
[03/07 12:58:48   2705] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 12:58:48   2705] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 12:58:48   2705] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 12:58:48   2705] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 12:58:48   2705] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 12:58:48   2705] (I)       Modeling time = 0.030 seconds
[03/07 12:58:48   2705] 
[03/07 12:58:48   2705] (I)       Number of ignored nets = 0
[03/07 12:58:48   2705] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 12:58:48   2705] (I)       Number of clock nets = 1.  Ignored: No
[03/07 12:58:48   2705] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 12:58:48   2705] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 12:58:48   2705] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 12:58:48   2705] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 12:58:48   2705] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 12:58:48   2705] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 12:58:48   2705] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 12:58:48   2705] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 12:58:48   2705] (I)       Before initializing earlyGlobalRoute syMemory usage = 1537.0 MB
[03/07 12:58:48   2705] (I)       Layer1  viaCost=300.00
[03/07 12:58:48   2705] (I)       Layer2  viaCost=100.00
[03/07 12:58:48   2705] (I)       Layer3  viaCost=100.00
[03/07 12:58:48   2705] (I)       ---------------------Grid Graph Info--------------------
[03/07 12:58:48   2705] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 12:58:48   2705] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 12:58:48   2705] (I)       Site Width          :   400  (dbu)
[03/07 12:58:48   2705] (I)       Row Height          :  3600  (dbu)
[03/07 12:58:48   2705] (I)       GCell Width         :  3600  (dbu)
[03/07 12:58:48   2705] (I)       GCell Height        :  3600  (dbu)
[03/07 12:58:48   2705] (I)       grid                :   308   306     4
[03/07 12:58:48   2705] (I)       vertical capacity   :     0  3600     0  3600
[03/07 12:58:48   2705] (I)       horizontal capacity :     0     0  3600     0
[03/07 12:58:48   2705] (I)       Default wire width  :   180   200   200   200
[03/07 12:58:48   2705] (I)       Default wire space  :   180   200   200   200
[03/07 12:58:48   2705] (I)       Default pitch size  :   360   400   400   400
[03/07 12:58:48   2705] (I)       First Track Coord   :     0   200   400   200
[03/07 12:58:48   2705] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 12:58:48   2705] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 12:58:48   2705] (I)       Num of masks        :     1     1     1     1
[03/07 12:58:48   2705] (I)       --------------------------------------------------------
[03/07 12:58:48   2705] 
[03/07 12:58:48   2705] [NR-eagl] ============ Routing rule table ============
[03/07 12:58:48   2705] [NR-eagl] Rule id 0. Nets 38063 
[03/07 12:58:48   2705] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 12:58:48   2705] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 12:58:48   2705] [NR-eagl] ========================================
[03/07 12:58:48   2705] [NR-eagl] 
[03/07 12:58:48   2705] (I)       After initializing earlyGlobalRoute syMemory usage = 1537.0 MB
[03/07 12:58:48   2705] (I)       Loading and dumping file time : 0.34 seconds
[03/07 12:58:48   2705] (I)       ============= Initialization =============
[03/07 12:58:48   2705] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 12:58:48   2705] [NR-eagl] Layer group 1: route 38063 net(s) in layer range [2, 4]
[03/07 12:58:48   2705] (I)       ============  Phase 1a Route ============
[03/07 12:58:48   2705] (I)       Phase 1a runs 0.16 seconds
[03/07 12:58:48   2705] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=1
[03/07 12:58:48   2705] (I)       Usage: 420446 = (203856 H, 216590 V) = (25.04% H, 15.16% V) = (3.669e+05um H, 3.899e+05um V)
[03/07 12:58:48   2705] (I)       
[03/07 12:58:48   2705] (I)       ============  Phase 1b Route ============
[03/07 12:58:48   2705] (I)       Phase 1b runs 0.03 seconds
[03/07 12:58:48   2705] (I)       Usage: 420613 = (203969 H, 216644 V) = (25.05% H, 15.17% V) = (3.671e+05um H, 3.900e+05um V)
[03/07 12:58:48   2705] (I)       
[03/07 12:58:48   2705] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.21% V. EstWL: 7.571034e+05um
[03/07 12:58:48   2705] (I)       ============  Phase 1c Route ============
[03/07 12:58:48   2705] (I)       Level2 Grid: 62 x 62
[03/07 12:58:48   2705] (I)       Phase 1c runs 0.02 seconds
[03/07 12:58:48   2705] (I)       Usage: 420613 = (203969 H, 216644 V) = (25.05% H, 15.17% V) = (3.671e+05um H, 3.900e+05um V)
[03/07 12:58:48   2705] (I)       
[03/07 12:58:48   2705] (I)       ============  Phase 1d Route ============
[03/07 12:58:48   2705] (I)       Phase 1d runs 0.04 seconds
[03/07 12:58:48   2705] (I)       Usage: 420712 = (204030 H, 216682 V) = (25.06% H, 15.17% V) = (3.673e+05um H, 3.900e+05um V)
[03/07 12:58:48   2705] (I)       
[03/07 12:58:48   2705] (I)       ============  Phase 1e Route ============
[03/07 12:58:48   2705] (I)       Phase 1e runs 0.01 seconds
[03/07 12:58:48   2705] (I)       Usage: 420712 = (204030 H, 216682 V) = (25.06% H, 15.17% V) = (3.673e+05um H, 3.900e+05um V)
[03/07 12:58:48   2705] (I)       
[03/07 12:58:48   2705] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 7.572816e+05um
[03/07 12:58:48   2705] [NR-eagl] 
[03/07 12:58:48   2705] (I)       ============  Phase 1l Route ============
[03/07 12:58:48   2705] (I)       dpBasedLA: time=0.08  totalOF=2667  totalVia=244367  totalWL=420676  total(Via+WL)=665043 
[03/07 12:58:48   2705] (I)       Total Global Routing Runtime: 0.54 seconds
[03/07 12:58:48   2705] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[03/07 12:58:48   2705] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[03/07 12:58:48   2705] (I)       
[03/07 12:58:48   2705] (I)       ============= track Assignment ============
[03/07 12:58:48   2705] (I)       extract Global 3D Wires
[03/07 12:58:48   2705] (I)       Extract Global WL : time=0.02
[03/07 12:58:48   2705] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 12:58:48   2705] (I)       Initialization real time=0.01 seconds
[03/07 12:58:49   2706] (I)       Kernel real time=0.47 seconds
[03/07 12:58:49   2706] (I)       End Greedy Track Assignment
[03/07 12:58:49   2706] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 132734
[03/07 12:58:49   2706] [NR-eagl] Layer2(M2)(V) length: 3.207286e+05um, number of vias: 195084
[03/07 12:58:49   2706] [NR-eagl] Layer3(M3)(H) length: 3.774339e+05um, number of vias: 7231
[03/07 12:58:49   2706] [NR-eagl] Layer4(M4)(V) length: 8.220560e+04um, number of vias: 0
[03/07 12:58:49   2706] [NR-eagl] Total length: 7.803681e+05um, number of vias: 335049
[03/07 12:58:49   2706] [NR-eagl] End Peak syMemory usage = 1486.4 MB
[03/07 12:58:49   2706] [NR-eagl] Early Global Router Kernel+IO runtime : 1.85 seconds
[03/07 12:58:49   2706] Extraction called for design 'fullchip' of instances=35985 and nets=38193 using extraction engine 'preRoute' .
[03/07 12:58:49   2706] PreRoute RC Extraction called for design fullchip.
[03/07 12:58:49   2706] RC Extraction called in multi-corner(2) mode.
[03/07 12:58:49   2706] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 12:58:49   2706] RCMode: PreRoute
[03/07 12:58:49   2706]       RC Corner Indexes            0       1   
[03/07 12:58:49   2706] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 12:58:49   2706] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 12:58:49   2706] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 12:58:49   2706] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 12:58:49   2706] Shrink Factor                : 1.00000
[03/07 12:58:49   2706] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 12:58:49   2706] Using capacitance table file ...
[03/07 12:58:49   2706] Updating RC grid for preRoute extraction ...
[03/07 12:58:49   2706] Initializing multi-corner capacitance tables ... 
[03/07 12:58:49   2707] Initializing multi-corner resistance tables ...
[03/07 12:58:50   2707] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1468.871M)
[03/07 12:58:51   2708] Compute RC Scale Done ...
[03/07 12:58:51   2708] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 12:58:51   2708] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 12:58:51   2708] 
[03/07 12:58:51   2708] ** np local hotspot detection info verbose **
[03/07 12:58:51   2708] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 12:58:51   2708] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 12:58:51   2708] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 12:58:51   2708] 
[03/07 12:58:51   2708] #################################################################################
[03/07 12:58:51   2708] # Design Stage: PreRoute
[03/07 12:58:51   2708] # Design Name: fullchip
[03/07 12:58:51   2708] # Design Mode: 65nm
[03/07 12:58:51   2708] # Analysis Mode: MMMC Non-OCV 
[03/07 12:58:51   2708] # Parasitics Mode: No SPEF/RCDB
[03/07 12:58:51   2708] # Signoff Settings: SI Off 
[03/07 12:58:51   2708] #################################################################################
[03/07 12:58:52   2709] AAE_INFO: 1 threads acquired from CTE.
[03/07 12:58:52   2709] Calculate delays in BcWc mode...
[03/07 12:58:52   2709] Topological Sorting (CPU = 0:00:00.1, MEM = 1524.1M, InitMEM = 1524.1M)
[03/07 12:58:56   2714] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 12:58:56   2714] End delay calculation. (MEM=1559.9 CPU=0:00:04.2 REAL=0:00:04.0)
[03/07 12:58:56   2714] *** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 1559.9M) ***
[03/07 12:58:57   2714] Begin: GigaOpt postEco DRV Optimization
[03/07 12:58:57   2715] Info: 1 clock net  excluded from IPO operation.
[03/07 12:58:57   2715] PhyDesignGrid: maxLocalDensity 0.98
[03/07 12:58:57   2715] #spOpts: N=65 
[03/07 12:58:57   2715] Core basic site is core
[03/07 12:58:57   2715] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 12:59:01   2719] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:59:01   2719] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/07 12:59:01   2719] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:59:01   2719] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/07 12:59:01   2719] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:59:01   2719] DEBUG: @coeDRVCandCache::init.
[03/07 12:59:02   2719] Info: violation cost 7.024692 (cap = 0.000000, tran = 0.024691, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/07 12:59:02   2719] |     1   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|          0|  60.68  |            |           |
[03/07 12:59:02   2719] Info: violation cost 7.024692 (cap = 0.000000, tran = 0.024691, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/07 12:59:02   2719] |     1   |    27   |     0   |      0  |     0   |     0   |     0   |     0   | -0.56 |          0|          0|          0|  60.68  |   0:00:00.0|    1636.2M|
[03/07 12:59:02   2719] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 12:59:02   2719] 
[03/07 12:59:02   2719] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1636.2M) ***
[03/07 12:59:02   2719] 
[03/07 12:59:02   2719] DEBUG: @coeDRVCandCache::cleanup.
[03/07 12:59:02   2719] End: GigaOpt postEco DRV Optimization
[03/07 12:59:02   2719] GigaOpt: WNS changes after routing: -0.528 -> -0.561 (bump = 0.033)
[03/07 12:59:02   2719] Begin: GigaOpt postEco optimization
[03/07 12:59:02   2719] Info: 1 clock net  excluded from IPO operation.
[03/07 12:59:02   2719] PhyDesignGrid: maxLocalDensity 1.00
[03/07 12:59:02   2719] #spOpts: N=65 mergeVia=F 
[03/07 12:59:04   2722] *info: 1 clock net excluded
[03/07 12:59:04   2722] *info: 2 special nets excluded.
[03/07 12:59:04   2722] *info: 130 no-driver nets excluded.
[03/07 12:59:06   2723] ** GigaOpt Optimizer WNS Slack -0.562 TNS Slack -909.831 Density 60.68
[03/07 12:59:06   2723] Optimizer WNS Pass 0
[03/07 12:59:06   2723] Active Path Group: reg2reg  
[03/07 12:59:06   2723] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:59:06   2723] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:59:06   2723] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:59:06   2723] |  -0.562|   -0.562|-909.831| -909.831|    60.68%|   0:00:00.0| 1651.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:06   2723] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:06   2723] |  -0.554|   -0.554|-907.528| -907.528|    60.69%|   0:00:00.0| 1651.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:06   2723] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:07   2724] |  -0.547|   -0.547|-906.200| -906.200|    60.69%|   0:00:01.0| 1651.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:07   2724] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:10   2727] |  -0.541|   -0.541|-902.770| -902.770|    60.69%|   0:00:03.0| 1651.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:59:10   2727] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 12:59:16   2734] |  -0.540|   -0.540|-900.049| -900.049|    60.69%|   0:00:06.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:16   2734] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:18   2735] |  -0.540|   -0.540|-899.708| -899.708|    60.69%|   0:00:02.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:18   2735] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:18   2736] |  -0.536|   -0.536|-901.401| -901.401|    60.71%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:18   2736] |        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 12:59:21   2739] |  -0.536|   -0.536|-898.920| -898.920|    60.71%|   0:00:03.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:21   2739] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:22   2739] |  -0.536|   -0.536|-897.744| -897.744|    60.71%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:22   2739] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:22   2740] |  -0.533|   -0.533|-897.562| -897.562|    60.72%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:22   2740] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:27   2744] |  -0.533|   -0.533|-897.101| -897.101|    60.72%|   0:00:05.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:27   2744] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:27   2744] |  -0.533|   -0.533|-897.045| -897.045|    60.72%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:27   2744] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:28   2746] |  -0.533|   -0.533|-898.796| -898.796|    60.75%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:28   2746] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:28   2746] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:59:28   2746] 
[03/07 12:59:28   2746] *** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:22.0 mem=1638.4M) ***
[03/07 12:59:28   2746] 
[03/07 12:59:28   2746] *** Finished Optimize Step Cumulative (cpu=0:00:22.7 real=0:00:22.0 mem=1638.4M) ***
[03/07 12:59:28   2746] ** GigaOpt Optimizer WNS Slack -0.533 TNS Slack -898.796 Density 60.75
[03/07 12:59:29   2746] *** Starting refinePlace (0:45:47 mem=1638.4M) ***
[03/07 12:59:29   2746] Total net bbox length = 6.076e+05 (2.851e+05 3.225e+05) (ext = 7.783e+03)
[03/07 12:59:29   2746] Starting refinePlace ...
[03/07 12:59:29   2746] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:59:29   2746] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:59:29   2746] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1638.4MB) @(0:45:47 - 0:45:47).
[03/07 12:59:29   2746] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 12:59:29   2746] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1638.4MB
[03/07 12:59:29   2746] Statistics of distance of Instance movement in refine placement:
[03/07 12:59:29   2746]   maximum (X+Y) =         0.00 um
[03/07 12:59:29   2746]   mean    (X+Y) =         0.00 um
[03/07 12:59:29   2746] Summary Report:
[03/07 12:59:29   2746] Instances move: 0 (out of 36040 movable)
[03/07 12:59:29   2746] Mean displacement: 0.00 um
[03/07 12:59:29   2746] Max displacement: 0.00 um 
[03/07 12:59:29   2746] Total instances moved : 0
[03/07 12:59:29   2746] Total net bbox length = 6.076e+05 (2.851e+05 3.225e+05) (ext = 7.783e+03)
[03/07 12:59:29   2746] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1638.4MB
[03/07 12:59:29   2746] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1638.4MB) @(0:45:47 - 0:45:47).
[03/07 12:59:29   2746] *** Finished refinePlace (0:45:47 mem=1638.4M) ***
[03/07 12:59:29   2747] Finished re-routing un-routed nets (0:00:00.0 1638.4M)
[03/07 12:59:29   2747] 
[03/07 12:59:29   2747] 
[03/07 12:59:29   2747] Density : 0.6075
[03/07 12:59:29   2747] Max route overflow : 0.0006
[03/07 12:59:29   2747] 
[03/07 12:59:29   2747] 
[03/07 12:59:29   2747] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1638.4M) ***
[03/07 12:59:30   2747] ** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -899.053 Density 60.75
[03/07 12:59:30   2747] 
[03/07 12:59:30   2747] *** Finish pre-CTS Setup Fixing (cpu=0:00:24.4 real=0:00:25.0 mem=1638.4M) ***
[03/07 12:59:30   2747] 
[03/07 12:59:30   2747] End: GigaOpt postEco optimization
[03/07 12:59:30   2747] GigaOpt: WNS changes after postEco optimization: -0.528 -> -0.536 (bump = 0.008)
[03/07 12:59:30   2747] GigaOpt: Skipping nonLegal postEco optimization
[03/07 12:59:31   2748] Design TNS changes after trial route: -857.932 -> -898.953
[03/07 12:59:31   2748] Begin: GigaOpt TNS recovery
[03/07 12:59:31   2748] Info: 1 clock net  excluded from IPO operation.
[03/07 12:59:31   2748] PhyDesignGrid: maxLocalDensity 1.00
[03/07 12:59:31   2748] #spOpts: N=65 
[03/07 12:59:33   2750] *info: 1 clock net excluded
[03/07 12:59:33   2750] *info: 2 special nets excluded.
[03/07 12:59:33   2750] *info: 130 no-driver nets excluded.
[03/07 12:59:34   2752] ** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -899.053 Density 60.75
[03/07 12:59:34   2752] Optimizer TNS Opt
[03/07 12:59:34   2752] Active Path Group: reg2reg  
[03/07 12:59:34   2752] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:59:34   2752] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 12:59:34   2752] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 12:59:34   2752] |  -0.536|   -0.536|-899.053| -899.053|    60.75%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:34   2752] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:40   2758] |  -0.533|   -0.533|-894.454| -894.454|    60.76%|   0:00:06.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:40   2758] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:44   2761] |  -0.533|   -0.533|-893.344| -893.344|    60.77%|   0:00:04.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:44   2761] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:44   2761] |  -0.533|   -0.533|-893.342| -893.342|    60.77%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:44   2761] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:45   2762] |  -0.533|   -0.533|-893.023| -893.023|    60.79%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 12:59:45   2762] |        |         |        |         |          |            |        |          |         | q12_reg_17_/D                                      |
[03/07 12:59:50   2767] |  -0.534|   -0.534|-891.158| -891.158|    60.80%|   0:00:05.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:59:50   2767] |        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
[03/07 12:59:55   2773] |  -0.534|   -0.534|-889.632| -889.632|    60.82%|   0:00:05.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:59:55   2773] |        |         |        |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/07 12:59:56   2773] |  -0.534|   -0.534|-889.588| -889.588|    60.82%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 12:59:56   2773] |        |         |        |         |          |            |        |          |         | q15_reg_13_/D                                      |
[03/07 12:59:59   2776] |  -0.534|   -0.534|-889.348| -889.348|    60.83%|   0:00:03.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 12:59:59   2776] |        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
[03/07 13:00:00   2777] |  -0.534|   -0.534|-889.182| -889.182|    60.83%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:00   2777] |        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
[03/07 13:00:03   2780] |  -0.534|   -0.534|-888.730| -888.730|    60.83%|   0:00:03.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:03   2780] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/07 13:00:03   2780] |  -0.534|   -0.534|-888.670| -888.670|    60.84%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:03   2780] |        |         |        |         |          |            |        |          |         | q6_reg_11_/D                                       |
[03/07 13:00:04   2782] |  -0.534|   -0.534|-888.172| -888.172|    60.84%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:04   2782] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/07 13:00:05   2782] |  -0.534|   -0.534|-888.079| -888.079|    60.84%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:05   2782] |        |         |        |         |          |            |        |          |         | q11_reg_18_/D                                      |
[03/07 13:00:07   2784] |  -0.534|   -0.534|-887.537| -887.537|    60.84%|   0:00:02.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:07   2784] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/07 13:00:07   2785] |  -0.534|   -0.534|-887.473| -887.473|    60.85%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:07   2785] |        |         |        |         |          |            |        |          |         | q15_reg_9_/D                                       |
[03/07 13:00:08   2786] |  -0.534|   -0.534|-887.470| -887.470|    60.85%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:08   2786] |        |         |        |         |          |            |        |          |         | q14_reg_10_/D                                      |
[03/07 13:00:09   2787] |  -0.534|   -0.534|-887.355| -887.355|    60.85%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:09   2787] |        |         |        |         |          |            |        |          |         | q3_reg_10_/D                                       |
[03/07 13:00:10   2788] |  -0.534|   -0.534|-886.982| -886.982|    60.85%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:10   2788] |        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
[03/07 13:00:11   2788] |  -0.534|   -0.534|-886.855| -886.855|    60.85%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:11   2788] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/07 13:00:11   2788] |  -0.534|   -0.534|-886.772| -886.772|    60.85%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:11   2788] |        |         |        |         |          |            |        |          |         | q12_reg_9_/D                                       |
[03/07 13:00:11   2789] |  -0.534|   -0.534|-886.667| -886.667|    60.85%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:11   2789] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/07 13:00:11   2789] |  -0.534|   -0.534|-886.560| -886.560|    60.85%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:11   2789] |        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
[03/07 13:00:13   2790] |  -0.534|   -0.534|-886.323| -886.323|    60.85%|   0:00:02.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:13   2790] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 13:00:13   2791] |  -0.534|   -0.534|-886.178| -886.178|    60.85%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:13   2791] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 13:00:13   2791] |  -0.534|   -0.534|-886.158| -886.158|    60.85%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:13   2791] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/07 13:00:14   2791] |  -0.534|   -0.534|-885.904| -885.904|    60.86%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:14   2791] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 13:00:14   2792] |  -0.534|   -0.534|-885.683| -885.683|    60.86%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:14   2792] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 13:00:14   2792] |  -0.534|   -0.534|-885.643| -885.643|    60.86%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:14   2792] |        |         |        |         |          |            |        |          |         | q1_reg_8_/D                                        |
[03/07 13:00:15   2792] |  -0.534|   -0.534|-885.255| -885.255|    60.86%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:15   2792] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[03/07 13:00:15   2793] |  -0.534|   -0.534|-885.268| -885.268|    60.86%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:15   2793] |        |         |        |         |          |            |        |          |         | q14_reg_7_/D                                       |
[03/07 13:00:16   2793] |  -0.534|   -0.534|-884.802| -884.802|    60.86%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:00:16   2793] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 13:00:16   2793] |  -0.534|   -0.534|-884.799| -884.799|    60.86%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:00:16   2793] |        |         |        |         |          |            |        |          |         | q10_reg_7_/D                                       |
[03/07 13:00:17   2794] |  -0.534|   -0.534|-884.325| -884.325|    60.86%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:17   2794] |        |         |        |         |          |            |        |          |         | q13_reg_7_/D                                       |
[03/07 13:00:17   2795] |  -0.534|   -0.534|-884.013| -884.013|    60.86%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:17   2795] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 13:00:17   2795] |  -0.534|   -0.534|-884.011| -884.011|    60.87%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:17   2795] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 13:00:18   2795] |  -0.534|   -0.534|-882.783| -882.783|    60.87%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:00:18   2795] |        |         |        |         |          |            |        |          |         | q14_reg_5_/D                                       |
[03/07 13:00:19   2796] |  -0.534|   -0.534|-882.636| -882.636|    60.87%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:19   2796] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/07 13:00:19   2796] |  -0.534|   -0.534|-882.633| -882.633|    60.87%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:19   2796] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/07 13:00:19   2796] |  -0.534|   -0.534|-882.632| -882.632|    60.87%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:19   2796] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/07 13:00:19   2796] |  -0.534|   -0.534|-882.628| -882.628|    60.87%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:00:19   2796] |        |         |        |         |          |            |        |          |         | q6_reg_6_/D                                        |
[03/07 13:00:20   2798] |  -0.534|   -0.534|-882.182| -882.182|    60.87%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:00:20   2798] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/07 13:00:21   2798] |  -0.534|   -0.534|-882.180| -882.180|    60.88%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:00:21   2798] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/07 13:00:21   2799] |  -0.534|   -0.534|-882.169| -882.169|    60.88%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:21   2799] |        |         |        |         |          |            |        |          |         | q6_reg_5_/D                                        |
[03/07 13:00:22   2800] |  -0.534|   -0.534|-881.857| -881.857|    60.88%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:22   2800] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 13:00:23   2800] |  -0.534|   -0.534|-881.847| -881.847|    60.88%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:23   2800] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[03/07 13:00:24   2801] |  -0.534|   -0.534|-881.879| -881.879|    60.89%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:00:24   2801] |        |         |        |         |          |            |        |          |         | q11_reg_6_/D                                       |
[03/07 13:00:25   2802] |  -0.534|   -0.534|-881.745| -881.745|    60.89%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:00:25   2802] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/07 13:00:25   2802] |  -0.534|   -0.534|-881.740| -881.740|    60.89%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:00:25   2802] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[03/07 13:00:25   2803] |  -0.534|   -0.534|-881.728| -881.728|    60.89%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:00:25   2803] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[03/07 13:00:26   2803] |  -0.534|   -0.534|-880.920| -880.920|    60.89%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:26   2803] |        |         |        |         |          |            |        |          |         | q14_reg_4_/D                                       |
[03/07 13:00:26   2804] |  -0.534|   -0.534|-880.812| -880.812|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:26   2804] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/07 13:00:26   2804] |  -0.534|   -0.534|-880.791| -880.791|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:26   2804] |        |         |        |         |          |            |        |          |         | q1_reg_4_/D                                        |
[03/07 13:00:26   2804] |  -0.534|   -0.534|-880.618| -880.618|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:26   2804] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 13:00:27   2804] |  -0.534|   -0.534|-880.613| -880.613|    60.90%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:27   2804] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 13:00:27   2804] |  -0.534|   -0.534|-880.605| -880.605|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:27   2804] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 13:00:27   2805] |  -0.534|   -0.534|-880.601| -880.601|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:27   2805] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 13:00:28   2805] |  -0.534|   -0.534|-880.490| -880.490|    60.90%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:28   2805] |        |         |        |         |          |            |        |          |         | q12_reg_4_/D                                       |
[03/07 13:00:29   2806] |  -0.534|   -0.534|-880.399| -880.399|    60.90%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:29   2806] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 13:00:29   2806] |  -0.534|   -0.534|-880.393| -880.393|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:29   2806] |        |         |        |         |          |            |        |          |         | q6_reg_4_/D                                        |
[03/07 13:00:29   2807] |  -0.534|   -0.534|-880.347| -880.347|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:29   2807] |        |         |        |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/07 13:00:29   2807] |  -0.534|   -0.534|-880.330| -880.330|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:29   2807] |        |         |        |         |          |            |        |          |         | q9_reg_4_/D                                        |
[03/07 13:00:30   2807] |  -0.534|   -0.534|-880.187| -880.187|    60.90%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:00:30   2807] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[03/07 13:00:30   2807] |  -0.534|   -0.534|-880.121| -880.121|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:30   2807] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 13:00:30   2808] |  -0.534|   -0.534|-880.095| -880.095|    60.90%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:30   2808] |        |         |        |         |          |            |        |          |         | q12_reg_3_/D                                       |
[03/07 13:00:30   2808] |  -0.534|   -0.534|-880.081| -880.081|    60.91%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:30   2808] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/07 13:00:30   2808] |  -0.534|   -0.534|-880.075| -880.075|    60.91%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:30   2808] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/07 13:00:30   2808] |  -0.534|   -0.534|-879.876| -879.876|    60.91%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:30   2808] |        |         |        |         |          |            |        |          |         | q11_reg_3_/D                                       |
[03/07 13:00:31   2808] |  -0.534|   -0.534|-878.822| -878.822|    60.91%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:31   2808] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/07 13:00:31   2809] |  -0.534|   -0.534|-878.743| -878.743|    60.91%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:31   2809] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/07 13:00:31   2809] |  -0.534|   -0.534|-878.714| -878.714|    60.91%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:31   2809] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/07 13:00:31   2809] |  -0.534|   -0.534|-878.660| -878.660|    60.91%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:31   2809] |        |         |        |         |          |            |        |          |         | q8_reg_3_/D                                        |
[03/07 13:00:32   2810] |  -0.534|   -0.534|-877.359| -877.359|    60.92%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:32   2810] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/07 13:00:32   2810] |  -0.534|   -0.534|-877.320| -877.320|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:32   2810] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/07 13:00:33   2810] |  -0.534|   -0.534|-877.317| -877.317|    60.92%|   0:00:01.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:00:33   2810] |        |         |        |         |          |            |        |          |         | q6_reg_3_/D                                        |
[03/07 13:00:33   2810] |  -0.534|   -0.534|-877.317| -877.317|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:00:33   2810] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 13:00:33   2810] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:33   2810] 
[03/07 13:00:33   2810] *** Finish Core Optimize Step (cpu=0:00:58.6 real=0:00:59.0 mem=1638.4M) ***
[03/07 13:00:33   2810] Active Path Group: default 
[03/07 13:00:33   2811] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:33   2811] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:00:33   2811] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:33   2811] |  -0.033|   -0.534|  -0.039| -877.317|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:33   2811] |        |         |        |         |          |            |        |          |         | q11_reg_7_/D                                       |
[03/07 13:00:33   2811] |   0.000|   -0.534|   0.000| -877.317|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|       NA| NA                                                 |
[03/07 13:00:33   2811] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:33   2811] 
[03/07 13:00:33   2811] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1638.4M) ***
[03/07 13:00:33   2811] 
[03/07 13:00:33   2811] *** Finished Optimize Step Cumulative (cpu=0:00:58.9 real=0:00:59.0 mem=1638.4M) ***
[03/07 13:00:33   2811] ** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -877.317 Density 60.92
[03/07 13:00:33   2811] *** Starting refinePlace (0:46:51 mem=1638.4M) ***
[03/07 13:00:33   2811] Total net bbox length = 6.082e+05 (2.854e+05 3.228e+05) (ext = 7.783e+03)
[03/07 13:00:33   2811] Starting refinePlace ...
[03/07 13:00:33   2811] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:00:34   2811] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:00:34   2811] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1638.4MB) @(0:46:51 - 0:46:52).
[03/07 13:00:34   2811] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:00:34   2811] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1638.4MB
[03/07 13:00:34   2811] Statistics of distance of Instance movement in refine placement:
[03/07 13:00:34   2811]   maximum (X+Y) =         0.00 um
[03/07 13:00:34   2811]   mean    (X+Y) =         0.00 um
[03/07 13:00:34   2811] Summary Report:
[03/07 13:00:34   2811] Instances move: 0 (out of 36065 movable)
[03/07 13:00:34   2811] Mean displacement: 0.00 um
[03/07 13:00:34   2811] Max displacement: 0.00 um 
[03/07 13:00:34   2811] Total instances moved : 0
[03/07 13:00:34   2811] Total net bbox length = 6.082e+05 (2.854e+05 3.228e+05) (ext = 7.783e+03)
[03/07 13:00:34   2811] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1638.4MB
[03/07 13:00:34   2811] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1638.4MB) @(0:46:51 - 0:46:52).
[03/07 13:00:34   2811] *** Finished refinePlace (0:46:52 mem=1638.4M) ***
[03/07 13:00:34   2811] Finished re-routing un-routed nets (0:00:00.0 1638.4M)
[03/07 13:00:34   2811] 
[03/07 13:00:34   2812] 
[03/07 13:00:34   2812] Density : 0.6092
[03/07 13:00:34   2812] Max route overflow : 0.0006
[03/07 13:00:34   2812] 
[03/07 13:00:34   2812] 
[03/07 13:00:34   2812] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1638.4M) ***
[03/07 13:00:34   2812] ** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -877.317 Density 60.92
[03/07 13:00:34   2812] 
[03/07 13:00:34   2812] *** Finish pre-CTS Setup Fixing (cpu=0:01:01 real=0:01:00.0 mem=1638.4M) ***
[03/07 13:00:34   2812] 
[03/07 13:00:34   2812] End: GigaOpt TNS recovery
[03/07 13:00:34   2812] *** Steiner Routed Nets: 0.362%; Threshold: 100; Threshold for Hold: 100
[03/07 13:00:34   2812] Start to check current routing status for nets...
[03/07 13:00:34   2812] Using hname+ instead name for net compare
[03/07 13:00:34   2812] All nets are already routed correctly.
[03/07 13:00:34   2812] End to check current routing status for nets (mem=1604.1M)
[03/07 13:00:34   2812] Begin: GigaOpt Optimization in post-eco TNS mode
[03/07 13:00:35   2812] Info: 1 clock net  excluded from IPO operation.
[03/07 13:00:35   2812] PhyDesignGrid: maxLocalDensity 1.00
[03/07 13:00:35   2812] #spOpts: N=65 
[03/07 13:00:35   2812] Core basic site is core
[03/07 13:00:35   2812] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:00:37   2814] *info: 1 clock net excluded
[03/07 13:00:37   2814] *info: 2 special nets excluded.
[03/07 13:00:37   2814] *info: 130 no-driver nets excluded.
[03/07 13:00:38   2816] ** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -877.317 Density 60.92
[03/07 13:00:38   2816] Optimizer TNS Opt
[03/07 13:00:38   2816] Active Path Group: reg2reg  
[03/07 13:00:38   2816] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:38   2816] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:00:38   2816] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:38   2816] |  -0.534|   -0.534|-877.317| -877.317|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:00:38   2816] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 13:00:41   2818] |  -0.534|   -0.534|-877.475| -877.475|    60.92%|   0:00:03.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:00:41   2818] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/07 13:00:41   2819] |  -0.534|   -0.534|-877.475| -877.475|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:41   2819] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 13:00:41   2819] |  -0.534|   -0.534|-877.475| -877.475|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:00:41   2819] |        |         |        |         |          |            |        |          |         | q10_reg_4_/D                                       |
[03/07 13:00:41   2819] |  -0.534|   -0.534|-877.475| -877.475|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:00:41   2819] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[03/07 13:00:41   2819] |  -0.534|   -0.534|-877.475| -877.475|    60.92%|   0:00:00.0| 1638.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:00:41   2819] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 13:00:41   2819] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:00:41   2819] 
[03/07 13:00:41   2819] *** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=1638.4M) ***
[03/07 13:00:42   2819] 
[03/07 13:00:42   2819] *** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:04.0 mem=1638.4M) ***
[03/07 13:00:42   2819] ** GigaOpt Optimizer WNS Slack -0.534 TNS Slack -877.475 Density 60.92
[03/07 13:00:42   2819] 
[03/07 13:00:42   2819] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=1638.4M) ***
[03/07 13:00:42   2819] 
[03/07 13:00:42   2819] End: GigaOpt Optimization in post-eco TNS mode
[03/07 13:00:42   2819] **optDesign ... cpu = 0:40:24, real = 0:40:22, mem = 1489.6M, totSessionCpu=0:47:00 **
[03/07 13:00:42   2819] ** Profile ** Start :  cpu=0:00:00.0, mem=1489.6M
[03/07 13:00:42   2820] ** Profile ** Other data :  cpu=0:00:00.1, mem=1489.6M
[03/07 13:00:42   2820] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1497.6M
[03/07 13:00:43   2821] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1497.6M
[03/07 13:00:43   2821] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.534  | -0.534  |  0.001  |
|           TNS (ns):|-877.475 |-877.475 |  0.000  |
|    Violating Paths:|  2149   |  2149   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.918%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1497.6M
[03/07 13:00:43   2821] Info: 1 clock net  excluded from IPO operation.
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Begin Power Analysis
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821]     0.00V	    VSS
[03/07 13:00:43   2821]     0.90V	    VDD
[03/07 13:00:43   2821] Begin Processing Timing Library for Power Calculation
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Begin Processing Timing Library for Power Calculation
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.79MB/1204.79MB)
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Begin Processing Timing Window Data for Power Calculation
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.79MB/1204.79MB)
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Begin Processing User Attributes
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1204.79MB/1204.79MB)
[03/07 13:00:43   2821] 
[03/07 13:00:43   2821] Begin Processing Signal Activity
[03/07 13:00:43   2821] 
[03/07 13:00:45   2823] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1206.25MB/1206.25MB)
[03/07 13:00:45   2823] 
[03/07 13:00:45   2823] Begin Power Computation
[03/07 13:00:45   2823] 
[03/07 13:00:45   2823]       ----------------------------------------------------------
[03/07 13:00:45   2823]       # of cell(s) missing both power/leakage table: 0
[03/07 13:00:45   2823]       # of cell(s) missing power table: 0
[03/07 13:00:45   2823]       # of cell(s) missing leakage table: 0
[03/07 13:00:45   2823]       # of MSMV cell(s) missing power_level: 0
[03/07 13:00:45   2823]       ----------------------------------------------------------
[03/07 13:00:45   2823] 
[03/07 13:00:45   2823] 
[03/07 13:00:49   2827] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1206.35MB/1206.35MB)
[03/07 13:00:49   2827] 
[03/07 13:00:49   2827] Begin Processing User Attributes
[03/07 13:00:49   2827] 
[03/07 13:00:49   2827] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1206.35MB/1206.35MB)
[03/07 13:00:49   2827] 
[03/07 13:00:49   2827] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1206.35MB/1206.35MB)
[03/07 13:00:49   2827] 
[03/07 13:00:51   2828]   Timing Snapshot: (REF)
[03/07 13:00:51   2828]      Weighted WNS: -0.534
[03/07 13:00:51   2828]       All  PG WNS: -0.534
[03/07 13:00:51   2828]       High PG WNS: -0.534
[03/07 13:00:51   2828]       All  PG TNS: -877.475
[03/07 13:00:51   2828]       High PG TNS: -877.475
[03/07 13:00:51   2828]          Tran DRV: 0
[03/07 13:00:51   2828]           Cap DRV: 0
[03/07 13:00:51   2828]        Fanout DRV: 0
[03/07 13:00:51   2828]            Glitch: 0
[03/07 13:00:51   2828]    Category Slack: { [L, -0.534] [H, -0.534] }
[03/07 13:00:51   2828] 
[03/07 13:00:51   2828] Begin: Power Optimization
[03/07 13:00:51   2828] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:00:51   2828] #spOpts: N=65 mergeVia=F 
[03/07 13:00:52   2830] Reclaim Optimization WNS Slack -0.534  TNS Slack -877.475 Density 60.92
[03/07 13:00:52   2830] +----------+---------+--------+--------+------------+--------+
[03/07 13:00:52   2830] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/07 13:00:52   2830] +----------+---------+--------+--------+------------+--------+
[03/07 13:00:52   2830] |    60.92%|        -|  -0.534|-877.475|   0:00:00.0| 1646.4M|
[03/07 13:00:56   2833] |    60.92%|        0|  -0.534|-877.475|   0:00:04.0| 1646.4M|
[03/07 13:01:09   2846] |    60.92%|       24|  -0.534|-877.177|   0:00:13.0| 1646.4M|
[03/07 13:01:27   2865] |    60.85%|       97|  -0.534|-876.829|   0:00:18.0| 1638.7M|
[03/07 13:01:28   2866] |    60.85%|        3|  -0.534|-876.829|   0:00:01.0| 1638.7M|
[03/07 13:01:43   2881] |    60.82%|     2327|  -0.535|-876.332|   0:00:15.0| 1642.3M|
[03/07 13:01:43   2881] +----------+---------+--------+--------+------------+--------+
[03/07 13:01:43   2881] Reclaim Optimization End WNS Slack -0.535  TNS Slack -876.332 Density 60.82
[03/07 13:01:43   2881] 
[03/07 13:01:43   2881] ** Summary: Restruct = 100 Buffer Deletion = 0 Declone = 0 Resize = 2343 **
[03/07 13:01:43   2881] --------------------------------------------------------------
[03/07 13:01:43   2881] |                                   | Total     | Sequential |
[03/07 13:01:43   2881] --------------------------------------------------------------
[03/07 13:01:43   2881] | Num insts resized                 |    2029  |       0    |
[03/07 13:01:43   2881] | Num insts undone                  |      16  |       0    |
[03/07 13:01:43   2881] | Num insts Downsized               |      65  |       0    |
[03/07 13:01:43   2881] | Num insts Samesized               |    1964  |       0    |
[03/07 13:01:43   2881] | Num insts Upsized                 |       0  |       0    |
[03/07 13:01:43   2881] | Num multiple commits+uncommits    |     282  |       -    |
[03/07 13:01:43   2881] --------------------------------------------------------------
[03/07 13:01:43   2881] ** Finished Core Power Optimization (cpu = 0:00:52.7) (real = 0:00:52.0) **
[03/07 13:01:43   2881] Executing incremental physical updates
[03/07 13:01:43   2881] #spOpts: N=65 mergeVia=F 
[03/07 13:01:43   2881] *** Starting refinePlace (0:48:02 mem=1608.0M) ***
[03/07 13:01:43   2881] Total net bbox length = 6.077e+05 (2.854e+05 3.223e+05) (ext = 7.783e+03)
[03/07 13:01:43   2881] default core: bins with density >  0.75 = 28.6 % ( 257 / 900 )
[03/07 13:01:43   2881] Density distribution unevenness ratio = 13.259%
[03/07 13:01:43   2881] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1608.0MB) @(0:48:02 - 0:48:02).
[03/07 13:01:43   2881] Starting refinePlace ...
[03/07 13:01:43   2881] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:01:44   2881] default core: bins with density >  0.75 = 28.4 % ( 256 / 900 )
[03/07 13:01:44   2881] Density distribution unevenness ratio = 13.234%
[03/07 13:01:44   2882]   Spread Effort: high, pre-route mode, useDDP on.
[03/07 13:01:44   2882] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1608.0MB) @(0:48:02 - 0:48:03).
[03/07 13:01:44   2882] Move report: preRPlace moves 447 insts, mean move: 0.52 um, max move: 3.40 um
[03/07 13:01:44   2882] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3213_key_q_33_): (102.60, 510.40) --> (101.00, 512.20)
[03/07 13:01:44   2882] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
[03/07 13:01:44   2882] wireLenOptFixPriorityInst 0 inst fixed
[03/07 13:01:45   2882] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:01:45   2882] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1608.0MB) @(0:48:03 - 0:48:03).
[03/07 13:01:45   2882] Move report: Detail placement moves 447 insts, mean move: 0.52 um, max move: 3.40 um
[03/07 13:01:45   2882] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3213_key_q_33_): (102.60, 510.40) --> (101.00, 512.20)
[03/07 13:01:45   2882] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1608.0MB
[03/07 13:01:45   2882] Statistics of distance of Instance movement in refine placement:
[03/07 13:01:45   2882]   maximum (X+Y) =         3.40 um
[03/07 13:01:45   2882]   inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3213_key_q_33_) with max move: (102.6, 510.4) -> (101, 512.2)
[03/07 13:01:45   2882]   mean    (X+Y) =         0.52 um
[03/07 13:01:45   2882] Total instances flipped for legalization: 23
[03/07 13:01:45   2882] Summary Report:
[03/07 13:01:45   2882] Instances move: 447 (out of 35951 movable)
[03/07 13:01:45   2882] Mean displacement: 0.52 um
[03/07 13:01:45   2882] Max displacement: 3.40 um (Instance: core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3213_key_q_33_) (102.6, 510.4) -> (101, 512.2)
[03/07 13:01:45   2882] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
[03/07 13:01:45   2882] Total instances moved : 447
[03/07 13:01:45   2882] Total net bbox length = 6.078e+05 (2.855e+05 3.223e+05) (ext = 7.783e+03)
[03/07 13:01:45   2882] Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1608.0MB
[03/07 13:01:45   2882] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:02.0, mem=1608.0MB) @(0:48:02 - 0:48:03).
[03/07 13:01:45   2882] *** Finished refinePlace (0:48:03 mem=1608.0M) ***
[03/07 13:01:46   2883]   Timing Snapshot: (TGT)
[03/07 13:01:46   2883]      Weighted WNS: -0.534
[03/07 13:01:46   2883]       All  PG WNS: -0.535
[03/07 13:01:46   2883]       High PG WNS: -0.535
[03/07 13:01:46   2883]       All  PG TNS: -876.332
[03/07 13:01:46   2883]       High PG TNS: -876.332
[03/07 13:01:46   2883]          Tran DRV: 0
[03/07 13:01:46   2883]           Cap DRV: 0
[03/07 13:01:46   2883]        Fanout DRV: 0
[03/07 13:01:46   2883]            Glitch: 0
[03/07 13:01:46   2883]    Category Slack: { [L, -0.535] [H, -0.535] }
[03/07 13:01:46   2883] 
[03/07 13:01:46   2883] Checking setup slack degradation ...
[03/07 13:01:46   2883] 
[03/07 13:01:46   2883] Recovery Manager:
[03/07 13:01:46   2883]   Low  Effort WNS Jump: 0.000 (REF: -0.534, TGT: -0.535, Threshold: 0.010) - Skip
[03/07 13:01:46   2883]   High Effort WNS Jump: 0.000 (REF: -0.534, TGT: -0.535, Threshold: 0.010) - Skip
[03/07 13:01:46   2883]   Low  Effort TNS Jump: 0.000 (REF: -877.475, TGT: -876.332, Threshold: 50.000) - Skip
[03/07 13:01:46   2883]   High Effort TNS Jump: 0.000 (REF: -877.475, TGT: -876.332, Threshold: 50.000) - Skip
[03/07 13:01:46   2883] 
[03/07 13:01:46   2884] Info: 1 clock net  excluded from IPO operation.
[03/07 13:01:46   2884] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:01:46   2884] #spOpts: N=65 mergeVia=F 
[03/07 13:01:49   2886] Info: 1 clock net  excluded from IPO operation.
[03/07 13:01:50   2888] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:01:50   2888] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:01:50   2888] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:01:50   2888] |  -0.535|   -0.535|-876.332| -876.332|    60.82%|   0:00:00.0| 1642.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:01:50   2888] |        |         |        |         |          |            |        |          |         | q7_reg_19_/D                                       |
[03/07 13:01:51   2888] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:01:51   2888] 
[03/07 13:01:51   2888] *** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1642.3M) ***
[03/07 13:01:51   2888] 
[03/07 13:01:51   2888] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1642.3M) ***
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Begin Power Analysis
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889]     0.00V	    VSS
[03/07 13:01:51   2889]     0.90V	    VDD
[03/07 13:01:51   2889] Begin Processing Timing Library for Power Calculation
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Begin Processing Timing Library for Power Calculation
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.40MB/1274.40MB)
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Begin Processing Timing Window Data for Power Calculation
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.40MB/1274.40MB)
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Begin Processing User Attributes
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.40MB/1274.40MB)
[03/07 13:01:51   2889] 
[03/07 13:01:51   2889] Begin Processing Signal Activity
[03/07 13:01:51   2889] 
[03/07 13:01:53   2891] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1274.95MB/1274.95MB)
[03/07 13:01:53   2891] 
[03/07 13:01:53   2891] Begin Power Computation
[03/07 13:01:53   2891] 
[03/07 13:01:53   2891]       ----------------------------------------------------------
[03/07 13:01:53   2891]       # of cell(s) missing both power/leakage table: 0
[03/07 13:01:53   2891]       # of cell(s) missing power table: 0
[03/07 13:01:53   2891]       # of cell(s) missing leakage table: 0
[03/07 13:01:53   2891]       # of MSMV cell(s) missing power_level: 0
[03/07 13:01:53   2891]       ----------------------------------------------------------
[03/07 13:01:53   2891] 
[03/07 13:01:53   2891] 
[03/07 13:01:57   2895] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1274.95MB/1274.95MB)
[03/07 13:01:57   2895] 
[03/07 13:01:57   2895] Begin Processing User Attributes
[03/07 13:01:57   2895] 
[03/07 13:01:57   2895] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1274.95MB/1274.95MB)
[03/07 13:01:57   2895] 
[03/07 13:01:57   2895] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1274.95MB/1274.95MB)
[03/07 13:01:57   2895] 
[03/07 13:01:57   2895] *** Finished Leakage Power Optimization (cpu=0:01:07, real=0:01:06, mem=1487.91M, totSessionCpu=0:48:16).
[03/07 13:01:58   2896] Extraction called for design 'fullchip' of instances=35951 and nets=38159 using extraction engine 'preRoute' .
[03/07 13:01:58   2896] PreRoute RC Extraction called for design fullchip.
[03/07 13:01:58   2896] RC Extraction called in multi-corner(2) mode.
[03/07 13:01:58   2896] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:01:58   2896] RCMode: PreRoute
[03/07 13:01:58   2896]       RC Corner Indexes            0       1   
[03/07 13:01:58   2896] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:01:58   2896] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:01:58   2896] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:01:58   2896] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:01:58   2896] Shrink Factor                : 1.00000
[03/07 13:01:58   2896] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:01:58   2896] Using capacitance table file ...
[03/07 13:01:58   2896] Initializing multi-corner capacitance tables ... 
[03/07 13:01:58   2896] Initializing multi-corner resistance tables ...
[03/07 13:01:58   2896] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1469.160M)
[03/07 13:01:58   2896] doiPBLastSyncSlave
[03/07 13:01:58   2896] #################################################################################
[03/07 13:01:58   2896] # Design Stage: PreRoute
[03/07 13:01:58   2896] # Design Name: fullchip
[03/07 13:01:58   2896] # Design Mode: 65nm
[03/07 13:01:58   2896] # Analysis Mode: MMMC Non-OCV 
[03/07 13:01:58   2896] # Parasitics Mode: No SPEF/RCDB
[03/07 13:01:58   2896] # Signoff Settings: SI Off 
[03/07 13:01:58   2896] #################################################################################
[03/07 13:01:59   2897] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:01:59   2897] Calculate delays in BcWc mode...
[03/07 13:02:00   2897] Topological Sorting (CPU = 0:00:00.1, MEM = 1476.7M, InitMEM = 1471.2M)
[03/07 13:02:04   2902] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 13:02:04   2902] End delay calculation. (MEM=1550.63 CPU=0:00:04.2 REAL=0:00:04.0)
[03/07 13:02:04   2902] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1550.6M) ***
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Begin Power Analysis
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903]     0.00V	    VSS
[03/07 13:02:05   2903]     0.90V	    VDD
[03/07 13:02:05   2903] Begin Processing Timing Library for Power Calculation
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Begin Processing Timing Library for Power Calculation
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.22MB/1235.22MB)
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Begin Processing Timing Window Data for Power Calculation
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.75MB/1235.75MB)
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Begin Processing User Attributes
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1235.75MB/1235.75MB)
[03/07 13:02:05   2903] 
[03/07 13:02:05   2903] Begin Processing Signal Activity
[03/07 13:02:05   2903] 
[03/07 13:02:07   2905] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1236.55MB/1236.55MB)
[03/07 13:02:07   2905] 
[03/07 13:02:07   2905] Begin Power Computation
[03/07 13:02:07   2905] 
[03/07 13:02:07   2905]       ----------------------------------------------------------
[03/07 13:02:07   2905]       # of cell(s) missing both power/leakage table: 0
[03/07 13:02:07   2905]       # of cell(s) missing power table: 0
[03/07 13:02:07   2905]       # of cell(s) missing leakage table: 0
[03/07 13:02:07   2905]       # of MSMV cell(s) missing power_level: 0
[03/07 13:02:07   2905]       ----------------------------------------------------------
[03/07 13:02:07   2905] 
[03/07 13:02:07   2905] 
[03/07 13:02:11   2909] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1236.55MB/1236.55MB)
[03/07 13:02:11   2909] 
[03/07 13:02:11   2909] Begin Processing User Attributes
[03/07 13:02:11   2909] 
[03/07 13:02:11   2909] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1236.55MB/1236.55MB)
[03/07 13:02:11   2909] 
[03/07 13:02:11   2909] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1236.55MB/1236.55MB)
[03/07 13:02:11   2909] 
[03/07 13:02:11   2909] <optDesign CMD> Restore Using all VT Cells
[03/07 13:02:11   2909] Reported timing to dir ./timingReports
[03/07 13:02:11   2909] **optDesign ... cpu = 0:41:53, real = 0:41:51, mem = 1493.4M, totSessionCpu=0:48:30 **
[03/07 13:02:11   2909] ** Profile ** Start :  cpu=0:00:00.0, mem=1493.4M
[03/07 13:02:11   2909] ** Profile ** Other data :  cpu=0:00:00.1, mem=1493.4M
[03/07 13:02:12   2910] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1501.4M
[03/07 13:02:13   2911] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1491.4M
[03/07 13:02:13   2911] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1491.4M
[03/07 13:02:13   2911] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.535  | -0.535  |  0.001  |
|           TNS (ns):|-876.694 |-876.694 |  0.000  |
|    Violating Paths:|  2149   |  2149   |    0    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.824%
Routing Overflow: 0.00% H and 0.06% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1491.4M
[03/07 13:02:13   2911] **optDesign ... cpu = 0:41:56, real = 0:41:53, mem = 1489.4M, totSessionCpu=0:48:32 **
[03/07 13:02:14   2911] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/07 13:02:14   2911] Type 'man IMPOPT-3195' for more detail.
[03/07 13:02:14   2911] *** Finished optDesign ***
[03/07 13:02:14   2911] 
[03/07 13:02:14   2911] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:42:17 real=  0:42:15)
[03/07 13:02:14   2911] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[03/07 13:02:14   2911] 	OPT_RUNTIME:            reclaim (count = 10): (cpu=  0:01:30 real=  0:01:30)
[03/07 13:02:14   2911] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:58 real=  0:02:58)
[03/07 13:02:14   2911] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:04:27 real=  0:04:28)
[03/07 13:02:14   2911] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:07:36 real=  0:07:35)
[03/07 13:02:14   2911] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:07:47 real=  0:07:47)
[03/07 13:02:14   2911] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:22:08 real=  0:22:07)
[03/07 13:02:14   2911] 	OPT_RUNTIME:             wnsOpt (count =  7): (cpu=  0:21:11 real=  0:21:11)
[03/07 13:02:14   2911] 	OPT_RUNTIME:          phyUpdate (count = 12): (cpu=0:00:34.4 real=0:00:32.5)
[03/07 13:02:14   2911] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[03/07 13:02:14   2911] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:09.1 real=0:00:09.1)
[03/07 13:02:14   2911] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:02:07 real=  0:02:06)
[03/07 13:02:14   2911] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:16 real=  0:01:16)
[03/07 13:02:14   2911] Info: pop threads available for lower-level modules during optimization.
[03/07 13:02:14   2911]  *** Writing scheduling file: 'scheduling_file.cts.27418' ***
[03/07 13:02:14   2911] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/07 13:02:14   2911] **place_opt_design ... cpu = 0:43:33, real = 0:43:31, mem = 1457.3M **
[03/07 13:02:14   2911] *** Finished GigaPlace ***
[03/07 13:02:14   2911] 
[03/07 13:02:14   2911] *** Summary of all messages that are not suppressed in this session:
[03/07 13:02:14   2911] Severity  ID               Count  Summary                                  
[03/07 13:02:14   2911] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/07 13:02:14   2911] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/07 13:02:14   2911] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/07 13:02:14   2911] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/07 13:02:14   2911] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/07 13:02:14   2911] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/07 13:02:14   2911] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/07 13:02:14   2911] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/07 13:02:14   2911] *** Message Summary: 13 warning(s), 0 error(s)
[03/07 13:02:14   2911] 
[03/07 13:02:14   2911] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/07 13:02:14   2911] #spOpts: N=65 
[03/07 13:02:14   2911] Core basic site is core
[03/07 13:02:14   2911]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/07 13:02:14   2911] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:02:14   2912] *INFO: Adding fillers to top-module.
[03/07 13:02:14   2912] *INFO:   Added 2760 filler insts (cell DCAP32 / prefix FILLER).
[03/07 13:02:14   2912] *INFO:   Added 3399 filler insts (cell DCAP16 / prefix FILLER).
[03/07 13:02:14   2912] *INFO:   Added 6390 filler insts (cell DCAP8 / prefix FILLER).
[03/07 13:02:14   2912] *INFO:   Added 8072 filler insts (cell DCAP4 / prefix FILLER).
[03/07 13:02:14   2912] *INFO:   Added 24772 filler insts (cell DCAP / prefix FILLER).
[03/07 13:02:14   2912] *INFO: Total 45393 filler insts added - prefix FILLER (CPU: 0:00:00.8).
[03/07 13:02:14   2912] For 45393 new insts, 45393 new pwr-pin connections were made to global net 'VDD'.
[03/07 13:02:14   2912] 45393 new gnd-pin connections were made to global net 'VSS'.
[03/07 13:02:14   2912] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/07 13:02:14   2912] For 81344 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/07 13:02:15   2912] 0 new gnd-pin connection was made to global net 'VSS'.
[03/07 13:02:15   2912] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/07 13:02:15   2912] <CMD> saveDesign placement.enc
[03/07 13:02:15   2912] Writing Netlist "placement.enc.dat/fullchip.v.gz" ...
[03/07 13:02:15   2912] Saving AAE Data ...
[03/07 13:02:15   2913] Saving scheduling_file.cts.27418 in placement.enc.dat/scheduling_file.cts
[03/07 13:02:15   2913] Saving preference file placement.enc.dat/gui.pref.tcl ...
[03/07 13:02:15   2913] Saving mode setting ...
[03/07 13:02:15   2913] Saving global file ...
[03/07 13:02:15   2913] Saving floorplan file ...
[03/07 13:02:15   2913] Saving Drc markers ...
[03/07 13:02:15   2913] ... No Drc file written since there is no markers found.
[03/07 13:02:15   2913] Saving placement file ...
[03/07 13:02:16   2913] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1457.3M) ***
[03/07 13:02:16   2913] Saving route file ...
[03/07 13:02:17   2914] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1457.3M) ***
[03/07 13:02:17   2914] Saving DEF file ...
[03/07 13:02:17   2914] Saving rc congestion map placement.enc.dat/fullchip.congmap.gz ...
[03/07 13:02:17   2914] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/07 13:02:17   2914] 
[03/07 13:02:17   2914] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/07 13:02:17   2914] 
[03/07 13:02:17   2914] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/07 13:02:19   2915] Generated self-contained design placement.enc.dat
[03/07 13:02:19   2915] 
[03/07 13:02:19   2915] *** Summary of all messages that are not suppressed in this session:
[03/07 13:02:19   2915] Severity  ID               Count  Summary                                  
[03/07 13:02:19   2915] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/07 13:02:19   2915] ERROR     IMPOAX-142           2  %s                                       
[03/07 13:02:19   2915] *** Message Summary: 0 warning(s), 3 error(s)
[03/07 13:02:19   2915] 
[03/07 13:03:29   2925] <CMD> set_ccopt_property -update_io_latency false
[03/07 13:03:29   2925] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[03/07 13:03:29   2925] Creating clock tree spec for modes (timing configs): CON
[03/07 13:03:29   2925] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/07 13:03:30   2927] Analyzing clock structure... 
[03/07 13:03:31   2927] Analyzing clock structure done.
[03/07 13:03:31   2927] Wrote: ./constraints/fullchip.ccopt
[03/07 13:03:31   2927] <CMD> ccopt_design
[03/07 13:03:31   2927] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/07 13:03:31   2927] (ccopt_design): create_ccopt_clock_tree_spec
[03/07 13:03:31   2927] Creating clock tree spec for modes (timing configs): CON
[03/07 13:03:31   2927] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/07 13:03:32   2929] Analyzing clock structure... 
[03/07 13:03:32   2929] Analyzing clock structure done.
[03/07 13:03:33   2929] Extracting original clock gating for clk... 
[03/07 13:03:33   2929]   clock_tree clk contains 8624 sinks and 0 clock gates.
[03/07 13:03:33   2929]   Extraction for clk complete.
[03/07 13:03:33   2929] Extracting original clock gating for clk done.
[03/07 13:03:33   2929] Checking clock tree convergence... 
[03/07 13:03:33   2929] Checking clock tree convergence done.
[03/07 13:03:33   2929] Preferred extra space for top nets is 0
[03/07 13:03:33   2929] Preferred extra space for trunk nets is 1
[03/07 13:03:33   2929] Preferred extra space for leaf nets is 1
[03/07 13:03:33   2929] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/07 13:03:33   2929] Set place::cacheFPlanSiteMark to 1
[03/07 13:03:33   2929] Using CCOpt effort low.
[03/07 13:03:33   2929] #spOpts: N=65 
[03/07 13:03:33   2929] Core basic site is core
[03/07 13:03:33   2929] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:03:33   2929] Begin checking placement ... (start mem=1456.6M, init mem=1456.6M)
[03/07 13:03:33   2930] *info: Placed = 81344         
[03/07 13:03:33   2930] *info: Unplaced = 0           
[03/07 13:03:33   2930] Placement Density:98.97%(280624/283554)
[03/07 13:03:33   2930] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1456.6M)
[03/07 13:03:33   2930] Validating CTS configuration... 
[03/07 13:03:33   2930]   Non-default CCOpt properties:
[03/07 13:03:33   2930]   preferred_extra_space is set for at least one key
[03/07 13:03:33   2930]   route_type is set for at least one key
[03/07 13:03:33   2930]   update_io_latency: 0 (default: true)
[03/07 13:03:33   2930] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/07 13:03:33   2930] #spOpts: N=65 
[03/07 13:03:33   2930] Core basic site is core
[03/07 13:03:33   2930] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:03:33   2930]   Route type trimming info:
[03/07 13:03:33   2930]     No route type modifications were made.
[03/07 13:03:33   2930]   Clock tree balancer configuration for clock_tree clk:
[03/07 13:03:33   2930]   Non-default CCOpt properties for clock tree clk:
[03/07 13:03:33   2930]     route_type (leaf): default_route_type_leaf (default: default)
[03/07 13:03:33   2930]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/07 13:03:33   2930]     route_type (top): default_route_type_nonleaf (default: default)
[03/07 13:03:33   2930]   For power_domain auto-default and effective power_domain auto-default:
[03/07 13:03:33   2930]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/07 13:03:33   2930]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/07 13:03:33   2930]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/07 13:03:33   2930]     Unblocked area available for placement of any clock cells in power_domain auto-default: 305254.000um^2
[03/07 13:03:33   2930]   Top Routing info:
[03/07 13:03:33   2930]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 13:03:33   2930]     Unshielded; Mask Constraint: 0.
[03/07 13:03:33   2930]   Trunk Routing info:
[03/07 13:03:33   2930]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 13:03:33   2930]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 13:03:33   2930]   Leaf Routing info:
[03/07 13:03:33   2930]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/07 13:03:33   2930]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 13:03:33   2930]   Rebuilding timing graph... 
[03/07 13:03:35   2931]   Rebuilding timing graph done.
[03/07 13:03:35   2931]   For timing_corner WC:setup, late:
[03/07 13:03:35   2931]     Slew time target (leaf):    0.105ns
[03/07 13:03:35   2931]     Slew time target (trunk):   0.105ns
[03/07 13:03:35   2931]     Slew time target (top):     0.105ns
[03/07 13:03:35   2931]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/07 13:03:35   2931]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/07 13:03:35   2931]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/07 13:03:35   2931]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/07 13:03:35   2931]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/07 13:03:35   2931]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/07 13:03:35   2932]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/07 13:03:35   2932]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/07 13:03:35   2932]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/07 13:03:35   2932]   Clock tree balancer configuration for skew_group clk/CON:
[03/07 13:03:35   2932]     Sources:                     pin clk
[03/07 13:03:35   2932]     Total number of sinks:       8624
[03/07 13:03:35   2932]     Delay constrained sinks:     8624
[03/07 13:03:35   2932]     Non-leaf sinks:              0
[03/07 13:03:35   2932]     Ignore pins:                 0
[03/07 13:03:35   2932]    Timing corner WC:setup.late:
[03/07 13:03:35   2932]     Skew target:                 0.057ns
[03/07 13:03:35   2932]   
[03/07 13:03:35   2932]   Via Selection for Estimated Routes (rule default):
[03/07 13:03:35   2932]   
[03/07 13:03:35   2932]   ----------------------------------------------------------------
[03/07 13:03:35   2932]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/07 13:03:35   2932]   Range                    (Ohm)    (fF)     (fs)     Only
[03/07 13:03:35   2932]   ----------------------------------------------------------------
[03/07 13:03:35   2932]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/07 13:03:35   2932]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/07 13:03:35   2932]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/07 13:03:35   2932]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/07 13:03:35   2932]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/07 13:03:35   2932]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/07 13:03:35   2932]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/07 13:03:35   2932]   ----------------------------------------------------------------
[03/07 13:03:35   2932]   
[03/07 13:03:35   2932] Validating CTS configuration done.
[03/07 13:03:35   2932] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/07 13:03:35   2932]  * CCOpt property update_io_latency is false
[03/07 13:03:35   2932] 
[03/07 13:03:35   2932] All good
[03/07 13:03:35   2932] Executing ccopt post-processing.
[03/07 13:03:35   2932] Synthesizing clock trees with CCOpt...
[03/07 13:03:35   2932] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/07 13:03:35   2932] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 13:03:35   2932] [PSP] Started earlyGlobalRoute kernel
[03/07 13:03:35   2932] [PSP] Initial Peak syMemory usage = 1517.1 MB
[03/07 13:03:35   2932] (I)       Reading DB...
[03/07 13:03:35   2932] (I)       congestionReportName   : 
[03/07 13:03:35   2932] (I)       buildTerm2TermWires    : 1
[03/07 13:03:35   2932] (I)       doTrackAssignment      : 1
[03/07 13:03:35   2932] (I)       dumpBookshelfFiles     : 0
[03/07 13:03:35   2932] (I)       numThreads             : 1
[03/07 13:03:35   2932] [NR-eagl] honorMsvRouteConstraint: false
[03/07 13:03:35   2932] (I)       honorPin               : false
[03/07 13:03:35   2932] (I)       honorPinGuide          : true
[03/07 13:03:35   2932] (I)       honorPartition         : false
[03/07 13:03:35   2932] (I)       allowPartitionCrossover: false
[03/07 13:03:35   2932] (I)       honorSingleEntry       : true
[03/07 13:03:35   2932] (I)       honorSingleEntryStrong : true
[03/07 13:03:35   2932] (I)       handleViaSpacingRule   : false
[03/07 13:03:35   2932] (I)       PDConstraint           : none
[03/07 13:03:35   2932] (I)       expBetterNDRHandling   : false
[03/07 13:03:35   2932] [NR-eagl] honorClockSpecNDR      : 0
[03/07 13:03:35   2932] (I)       routingEffortLevel     : 3
[03/07 13:03:35   2932] [NR-eagl] minRouteLayer          : 2
[03/07 13:03:35   2932] [NR-eagl] maxRouteLayer          : 4
[03/07 13:03:35   2932] (I)       numRowsPerGCell        : 1
[03/07 13:03:35   2932] (I)       speedUpLargeDesign     : 0
[03/07 13:03:35   2932] (I)       speedUpBlkViolationClean: 0
[03/07 13:03:35   2932] (I)       multiThreadingTA       : 0
[03/07 13:03:35   2932] (I)       blockedPinEscape       : 1
[03/07 13:03:35   2932] (I)       blkAwareLayerSwitching : 0
[03/07 13:03:35   2932] (I)       betterClockWireModeling: 1
[03/07 13:03:35   2932] (I)       punchThroughDistance   : 500.00
[03/07 13:03:35   2932] (I)       scenicBound            : 1.15
[03/07 13:03:35   2932] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 13:03:35   2932] (I)       source-to-sink ratio   : 0.00
[03/07 13:03:35   2932] (I)       targetCongestionRatioH : 1.00
[03/07 13:03:35   2932] (I)       targetCongestionRatioV : 1.00
[03/07 13:03:35   2932] (I)       layerCongestionRatio   : 0.70
[03/07 13:03:35   2932] (I)       m1CongestionRatio      : 0.10
[03/07 13:03:35   2932] (I)       m2m3CongestionRatio    : 0.70
[03/07 13:03:35   2932] (I)       localRouteEffort       : 1.00
[03/07 13:03:35   2932] (I)       numSitesBlockedByOneVia: 8.00
[03/07 13:03:35   2932] (I)       supplyScaleFactorH     : 1.00
[03/07 13:03:35   2932] (I)       supplyScaleFactorV     : 1.00
[03/07 13:03:35   2932] (I)       highlight3DOverflowFactor: 0.00
[03/07 13:03:35   2932] (I)       doubleCutViaModelingRatio: 0.00
[03/07 13:03:35   2932] (I)       blockTrack             : 
[03/07 13:03:35   2932] (I)       readTROption           : true
[03/07 13:03:35   2932] (I)       extraSpacingBothSide   : false
[03/07 13:03:35   2932] [NR-eagl] numTracksPerClockWire  : 0
[03/07 13:03:35   2932] (I)       routeSelectedNetsOnly  : false
[03/07 13:03:35   2932] (I)       before initializing RouteDB syMemory usage = 1538.1 MB
[03/07 13:03:35   2932] (I)       starting read tracks
[03/07 13:03:35   2932] (I)       build grid graph
[03/07 13:03:35   2932] (I)       build grid graph start
[03/07 13:03:35   2932] [NR-eagl] Layer1 has no routable track
[03/07 13:03:35   2932] [NR-eagl] Layer2 has single uniform track structure
[03/07 13:03:35   2932] [NR-eagl] Layer3 has single uniform track structure
[03/07 13:03:35   2932] [NR-eagl] Layer4 has single uniform track structure
[03/07 13:03:35   2932] (I)       build grid graph end
[03/07 13:03:35   2932] (I)       Layer1   numNetMinLayer=38029
[03/07 13:03:35   2932] (I)       Layer2   numNetMinLayer=0
[03/07 13:03:35   2932] (I)       Layer3   numNetMinLayer=0
[03/07 13:03:35   2932] (I)       Layer4   numNetMinLayer=0
[03/07 13:03:35   2932] (I)       numViaLayers=3
[03/07 13:03:35   2932] (I)       end build via table
[03/07 13:03:35   2932] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 13:03:35   2932] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/07 13:03:35   2932] (I)       readDataFromPlaceDB
[03/07 13:03:35   2932] (I)       Read net information..
[03/07 13:03:36   2932] [NR-eagl] Read numTotalNets=38029  numIgnoredNets=0
[03/07 13:03:36   2932] (I)       Read testcase time = 0.020 seconds
[03/07 13:03:36   2932] 
[03/07 13:03:36   2932] (I)       totalPins=132882  totalGlobalPin=127995 (96.32%)
[03/07 13:03:36   2932] (I)       Model blockage into capacity
[03/07 13:03:36   2932] (I)       Read numBlocks=17742  numPreroutedWires=0  numCapScreens=0
[03/07 13:03:36   2932] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 13:03:36   2932] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 13:03:36   2932] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 13:03:36   2932] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 13:03:36   2932] (I)       Modeling time = 0.020 seconds
[03/07 13:03:36   2932] 
[03/07 13:03:36   2932] (I)       Number of ignored nets = 0
[03/07 13:03:36   2932] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/07 13:03:36   2932] (I)       Number of clock nets = 1.  Ignored: No
[03/07 13:03:36   2932] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 13:03:36   2932] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 13:03:36   2932] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 13:03:36   2932] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 13:03:36   2932] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 13:03:36   2932] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 13:03:36   2932] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 13:03:36   2932] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/07 13:03:36   2932] (I)       Before initializing earlyGlobalRoute syMemory usage = 1538.1 MB
[03/07 13:03:36   2932] (I)       Layer1  viaCost=300.00
[03/07 13:03:36   2932] (I)       Layer2  viaCost=100.00
[03/07 13:03:36   2932] (I)       Layer3  viaCost=100.00
[03/07 13:03:36   2932] (I)       ---------------------Grid Graph Info--------------------
[03/07 13:03:36   2932] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 13:03:36   2932] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 13:03:36   2932] (I)       Site Width          :   400  (dbu)
[03/07 13:03:36   2932] (I)       Row Height          :  3600  (dbu)
[03/07 13:03:36   2932] (I)       GCell Width         :  3600  (dbu)
[03/07 13:03:36   2932] (I)       GCell Height        :  3600  (dbu)
[03/07 13:03:36   2932] (I)       grid                :   308   306     4
[03/07 13:03:36   2932] (I)       vertical capacity   :     0  3600     0  3600
[03/07 13:03:36   2932] (I)       horizontal capacity :     0     0  3600     0
[03/07 13:03:36   2932] (I)       Default wire width  :   180   200   200   200
[03/07 13:03:36   2932] (I)       Default wire space  :   180   200   200   200
[03/07 13:03:36   2932] (I)       Default pitch size  :   360   400   400   400
[03/07 13:03:36   2932] (I)       First Track Coord   :     0   200   400   200
[03/07 13:03:36   2932] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 13:03:36   2932] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 13:03:36   2932] (I)       Num of masks        :     1     1     1     1
[03/07 13:03:36   2932] (I)       --------------------------------------------------------
[03/07 13:03:36   2932] 
[03/07 13:03:36   2932] [NR-eagl] ============ Routing rule table ============
[03/07 13:03:36   2932] [NR-eagl] Rule id 0. Nets 38029 
[03/07 13:03:36   2932] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 13:03:36   2932] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 13:03:36   2932] [NR-eagl] ========================================
[03/07 13:03:36   2932] [NR-eagl] 
[03/07 13:03:36   2932] (I)       After initializing earlyGlobalRoute syMemory usage = 1538.1 MB
[03/07 13:03:36   2932] (I)       Loading and dumping file time : 0.39 seconds
[03/07 13:03:36   2932] (I)       ============= Initialization =============
[03/07 13:03:36   2932] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 13:03:36   2932] [NR-eagl] Layer group 1: route 38029 net(s) in layer range [2, 4]
[03/07 13:03:36   2932] (I)       ============  Phase 1a Route ============
[03/07 13:03:36   2932] (I)       Phase 1a runs 0.11 seconds
[03/07 13:03:36   2932] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/07 13:03:36   2932] (I)       Usage: 420889 = (204298 H, 216591 V) = (25.09% H, 15.16% V) = (3.677e+05um H, 3.899e+05um V)
[03/07 13:03:36   2932] (I)       
[03/07 13:03:36   2932] (I)       ============  Phase 1b Route ============
[03/07 13:03:36   2932] (I)       Phase 1b runs 0.03 seconds
[03/07 13:03:36   2932] (I)       Usage: 421064 = (204416 H, 216648 V) = (25.11% H, 15.17% V) = (3.679e+05um H, 3.900e+05um V)
[03/07 13:03:36   2932] (I)       
[03/07 13:03:36   2932] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.20% V. EstWL: 7.579152e+05um
[03/07 13:03:36   2932] (I)       ============  Phase 1c Route ============
[03/07 13:03:36   2932] (I)       Level2 Grid: 62 x 62
[03/07 13:03:36   2932] (I)       Phase 1c runs 0.01 seconds
[03/07 13:03:36   2932] (I)       Usage: 421064 = (204416 H, 216648 V) = (25.11% H, 15.17% V) = (3.679e+05um H, 3.900e+05um V)
[03/07 13:03:36   2932] (I)       
[03/07 13:03:36   2932] (I)       ============  Phase 1d Route ============
[03/07 13:03:36   2932] (I)       Phase 1d runs 0.02 seconds
[03/07 13:03:36   2932] (I)       Usage: 421152 = (204471 H, 216681 V) = (25.11% H, 15.17% V) = (3.680e+05um H, 3.900e+05um V)
[03/07 13:03:36   2932] (I)       
[03/07 13:03:36   2932] (I)       ============  Phase 1e Route ============
[03/07 13:03:36   2932] (I)       Phase 1e runs 0.01 seconds
[03/07 13:03:36   2932] (I)       Usage: 421152 = (204471 H, 216681 V) = (25.11% H, 15.17% V) = (3.680e+05um H, 3.900e+05um V)
[03/07 13:03:36   2932] (I)       
[03/07 13:03:36   2932] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 7.580736e+05um
[03/07 13:03:36   2932] [NR-eagl] 
[03/07 13:03:36   2932] (I)       ============  Phase 1l Route ============
[03/07 13:03:36   2933] (I)       dpBasedLA: time=0.07  totalOF=2742  totalVia=244669  totalWL=421120  total(Via+WL)=665789 
[03/07 13:03:36   2933] (I)       Total Global Routing Runtime: 0.42 seconds
[03/07 13:03:36   2933] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.06% V
[03/07 13:03:36   2933] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.06% V
[03/07 13:03:36   2933] (I)       
[03/07 13:03:36   2933] (I)       ============= track Assignment ============
[03/07 13:03:36   2933] (I)       extract Global 3D Wires
[03/07 13:03:36   2933] (I)       Extract Global WL : time=0.01
[03/07 13:03:36   2933] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 13:03:36   2933] (I)       Initialization real time=0.01 seconds
[03/07 13:03:36   2933] (I)       Kernel real time=0.45 seconds
[03/07 13:03:36   2933] (I)       End Greedy Track Assignment
[03/07 13:03:37   2933] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 132639
[03/07 13:03:37   2933] [NR-eagl] Layer2(M2)(V) length: 3.217374e+05um, number of vias: 195022
[03/07 13:03:37   2933] [NR-eagl] Layer3(M3)(H) length: 3.782965e+05um, number of vias: 7198
[03/07 13:03:37   2933] [NR-eagl] Layer4(M4)(V) length: 8.116905e+04um, number of vias: 0
[03/07 13:03:37   2933] [NR-eagl] Total length: 7.812029e+05um, number of vias: 334859
[03/07 13:03:37   2933] [NR-eagl] End Peak syMemory usage = 1474.2 MB
[03/07 13:03:37   2933] [NR-eagl] Early Global Router Kernel+IO runtime : 1.55 seconds
[03/07 13:03:37   2933] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/07 13:03:37   2933] #spOpts: N=65 
[03/07 13:03:37   2933] Core basic site is core
[03/07 13:03:37   2933] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:03:37   2934] Validating CTS configuration... 
[03/07 13:03:37   2934]   Non-default CCOpt properties:
[03/07 13:03:37   2934]   cts_merge_clock_gates is set for at least one key
[03/07 13:03:37   2934]   cts_merge_clock_logic is set for at least one key
[03/07 13:03:37   2934]   preferred_extra_space is set for at least one key
[03/07 13:03:37   2934]   route_type is set for at least one key
[03/07 13:03:37   2934]   update_io_latency: 0 (default: true)
[03/07 13:03:37   2934]   Route type trimming info:
[03/07 13:03:37   2934]     No route type modifications were made.
[03/07 13:03:37   2934]   Clock tree balancer configuration for clock_tree clk:
[03/07 13:03:37   2934]   Non-default CCOpt properties for clock tree clk:
[03/07 13:03:37   2934]     cts_merge_clock_gates: true (default: false)
[03/07 13:03:37   2934]     cts_merge_clock_logic: true (default: false)
[03/07 13:03:37   2934]     route_type (leaf): default_route_type_leaf (default: default)
[03/07 13:03:37   2934]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/07 13:03:37   2934]     route_type (top): default_route_type_nonleaf (default: default)
[03/07 13:03:37   2934]   For power_domain auto-default and effective power_domain auto-default:
[03/07 13:03:37   2934]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/07 13:03:37   2934]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/07 13:03:37   2934]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/07 13:03:37   2934]     Unblocked area available for placement of any clock cells in power_domain auto-default: 305254.000um^2
[03/07 13:03:37   2934]   Top Routing info:
[03/07 13:03:37   2934]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 13:03:37   2934]     Unshielded; Mask Constraint: 0.
[03/07 13:03:37   2934]   Trunk Routing info:
[03/07 13:03:37   2934]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/07 13:03:37   2934]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 13:03:37   2934]   Leaf Routing info:
[03/07 13:03:37   2934]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/07 13:03:37   2934]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/07 13:03:37   2934] Updating RC grid for preRoute extraction ...
[03/07 13:03:37   2934] Initializing multi-corner capacitance tables ... 
[03/07 13:03:37   2934] Initializing multi-corner resistance tables ...
[03/07 13:03:37   2934]   Rebuilding timing graph... 
[03/07 13:03:37   2934]   Rebuilding timing graph done.
[03/07 13:03:37   2934]   For timing_corner WC:setup, late:
[03/07 13:03:37   2934]     Slew time target (leaf):    0.105ns
[03/07 13:03:37   2934]     Slew time target (trunk):   0.105ns
[03/07 13:03:37   2934]     Slew time target (top):     0.105ns
[03/07 13:03:37   2934]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/07 13:03:37   2934]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/07 13:03:37   2934]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/07 13:03:38   2934]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/07 13:03:38   2934]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/07 13:03:38   2934]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/07 13:03:38   2935]   Clock tree balancer configuration for skew_group clk/CON:
[03/07 13:03:38   2935]     Sources:                     pin clk
[03/07 13:03:38   2935]     Total number of sinks:       8624
[03/07 13:03:38   2935]     Delay constrained sinks:     8624
[03/07 13:03:38   2935]     Non-leaf sinks:              0
[03/07 13:03:38   2935]     Ignore pins:                 0
[03/07 13:03:38   2935]    Timing corner WC:setup.late:
[03/07 13:03:38   2935]     Skew target:                 0.057ns
[03/07 13:03:38   2935]   
[03/07 13:03:38   2935]   Via Selection for Estimated Routes (rule default):
[03/07 13:03:38   2935]   
[03/07 13:03:38   2935]   ----------------------------------------------------------------
[03/07 13:03:38   2935]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/07 13:03:38   2935]   Range                    (Ohm)    (fF)     (fs)     Only
[03/07 13:03:38   2935]   ----------------------------------------------------------------
[03/07 13:03:38   2935]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/07 13:03:38   2935]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/07 13:03:38   2935]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/07 13:03:38   2935]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/07 13:03:38   2935]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/07 13:03:38   2935]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/07 13:03:38   2935]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/07 13:03:38   2935]   ----------------------------------------------------------------
[03/07 13:03:38   2935]   
[03/07 13:03:38   2935] Validating CTS configuration done.
[03/07 13:03:38   2935] Adding driver cell for primary IO roots...
[03/07 13:03:38   2935] Maximizing clock DAG abstraction... 
[03/07 13:03:38   2935] Maximizing clock DAG abstraction done.
[03/07 13:03:38   2935] Synthesizing clock trees... #spOpts: N=65 
[03/07 13:03:38   2935] 
[03/07 13:03:38   2935]   Merging duplicate siblings in DAG... 
[03/07 13:03:38   2935]     Resynthesising clock tree into netlist... 
[03/07 13:03:38   2935]     Resynthesising clock tree into netlist done.
[03/07 13:03:38   2935]     Summary of the merge of duplicate siblings
[03/07 13:03:38   2935]     
[03/07 13:03:38   2935]     ----------------------------------------------------------
[03/07 13:03:38   2935]     Description                          Number of occurrences
[03/07 13:03:38   2935]     ----------------------------------------------------------
[03/07 13:03:38   2935]     Total clock gates                              0
[03/07 13:03:38   2935]     Globally unique enables                        0
[03/07 13:03:38   2935]     Potentially mergeable clock gates              0
[03/07 13:03:38   2935]     Actually merged                                0
[03/07 13:03:38   2935]     ----------------------------------------------------------
[03/07 13:03:38   2935]     
[03/07 13:03:38   2935]     
[03/07 13:03:38   2935]     Disconnecting clock tree from netlist... 
[03/07 13:03:38   2935]     Disconnecting clock tree from netlist done.
[03/07 13:03:38   2935]   Merging duplicate siblings in DAG done.
[03/07 13:03:38   2935]   Clustering... 
[03/07 13:03:38   2935]     Clock DAG stats before clustering:
[03/07 13:03:38   2935]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/07 13:03:38   2935]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/07 13:03:38   2935]     Clustering clock_tree clk... 
[03/07 13:03:38   2935]       Creating channel graph for ccopt_3_8... 
[03/07 13:03:38   2935]       Creating channel graph for ccopt_3_8 done.
[03/07 13:03:38   2935]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/07 13:03:38   2935]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/07 13:03:39   2935]       Rebuilding timing graph... 
[03/07 13:03:39   2936]       Rebuilding timing graph done.
[03/07 13:03:48   2945]     Clustering clock_tree clk done.
[03/07 13:03:48   2945]     Clock DAG stats after bottom-up phase:
[03/07 13:03:48   2945]       cell counts    : b=154, i=0, cg=0, l=0, total=154
[03/07 13:03:48   2945]       cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
[03/07 13:03:48   2945]     Legalizing clock trees... 
[03/07 13:03:48   2945]       Resynthesising clock tree into netlist... 
[03/07 13:03:49   2946]       Resynthesising clock tree into netlist done.
[03/07 13:03:49   2946] #spOpts: N=65 
[03/07 13:03:49   2946] *** Starting refinePlace (0:49:06 mem=1521.0M) ***
[03/07 13:03:49   2946] Total net bbox length = 6.224e+05 (2.930e+05 3.294e+05) (ext = 8.091e+03)
[03/07 13:03:49   2946] Starting refinePlace ...
[03/07 13:03:49   2946] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[03/07 13:03:49   2946] Type 'man IMPSP-2002' for more detail.
[03/07 13:03:49   2946] Total net bbox length = 6.224e+05 (2.930e+05 3.294e+05) (ext = 8.091e+03)
[03/07 13:03:49   2946] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.0MB
[03/07 13:03:49   2946] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1521.0MB) @(0:49:06 - 0:49:06).
[03/07 13:03:49   2946] *** Finished refinePlace (0:49:06 mem=1521.0M) ***
[03/07 13:03:49   2946] #spOpts: N=65 
[03/07 13:03:49   2946]       Disconnecting clock tree from netlist... 
[03/07 13:03:49   2946]       Disconnecting clock tree from netlist done.
[03/07 13:03:49   2946] #spOpts: N=65 
[03/07 13:03:49   2946]       Rebuilding timing graph... 
[03/07 13:03:50   2947]       Rebuilding timing graph done.
[03/07 13:03:51   2947]       
[03/07 13:03:51   2947]       Clock tree legalization - Histogram:
[03/07 13:03:51   2947]       ====================================
[03/07 13:03:51   2947]       
[03/07 13:03:51   2947]       --------------------------------
[03/07 13:03:51   2947]       Movement (um)    Number of cells
[03/07 13:03:51   2947]       --------------------------------
[03/07 13:03:51   2947]       [0.8,1.48)              2
[03/07 13:03:51   2947]       [1.48,2.16)             1
[03/07 13:03:51   2947]       [2.16,2.84)             0
[03/07 13:03:51   2947]       [2.84,3.52)             0
[03/07 13:03:51   2947]       [3.52,4.2)              9
[03/07 13:03:51   2947]       [4.2,4.88)              1
[03/07 13:03:51   2947]       [4.88,5.56)             3
[03/07 13:03:51   2947]       [5.56,6.24)             2
[03/07 13:03:51   2947]       [6.24,6.92)             1
[03/07 13:03:51   2947]       [6.92,7.6)              5
[03/07 13:03:51   2947]       --------------------------------
[03/07 13:03:51   2947]       
[03/07 13:03:51   2947]       
[03/07 13:03:51   2947]       Clock tree legalization - Top 10 Movements:
[03/07 13:03:51   2947]       ===========================================
[03/07 13:03:51   2947]       
[03/07 13:03:51   2947]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:03:51   2947]       Movement (um)    Desired              Achieved             Node
[03/07 13:03:51   2947]                        location             location             
[03/07 13:03:51   2947]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:03:51   2947]           7.6          (130.708,170.917)    (138.308,170.917)    ccl clock buffer, uid:A26d47 (a lib_cell CKBD16) at (135.800,170.200), in power domain auto-default
[03/07 13:03:51   2947]           7.6          (130.308,163.718)    (122.707,163.718)    ccl clock buffer, uid:A26d3d (a lib_cell CKBD16) at (120.200,163.000), in power domain auto-default
[03/07 13:03:51   2947]           7.6          (130.308,163.718)    (130.708,170.917)    ccl clock buffer, uid:A26d51 (a lib_cell CKBD16) at (128.200,170.200), in power domain auto-default
[03/07 13:03:51   2947]           7.6          (392.092,313.483)    (399.692,313.483)    ccl clock buffer, uid:A2725b (a lib_cell CKBD16) at (396.600,312.400), in power domain auto-default
[03/07 13:03:51   2947]           7.6          (204.692,295.483)    (197.093,295.483)    ccl clock buffer, uid:A273a3 (a lib_cell CKBD16) at (194.000,294.400), in power domain auto-default
[03/07 13:03:51   2947]           6.35         (310.707,361.717)    (311.293,367.483)    ccl clock buffer, uid:A2725a (a lib_cell CKBD16) at (308.200,366.400), in power domain auto-default
[03/07 13:03:51   2947]           6.18         (204.107,296.918)    (200.093,299.082)    ccl clock buffer, uid:A27393 (a lib_cell CKBD16) at (197.000,298.000), in power domain auto-default
[03/07 13:03:51   2947]           5.62         (276.908,430.118)    (277.493,425.082)    ccl clock buffer, uid:A26d7b (a lib_cell CKBD16) at (274.400,424.000), in power domain auto-default
[03/07 13:03:51   2947]           5.45         (309.108,361.717)    (308.692,356.683)    ccl clock buffer, uid:A2724a (a lib_cell CKBD16) at (305.600,355.600), in power domain auto-default
[03/07 13:03:51   2947]           5            (392.092,313.483)    (390.692,309.882)    ccl clock buffer, uid:A2724f (a lib_cell CKBD16) at (387.600,308.800), in power domain auto-default
[03/07 13:03:51   2947]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:03:51   2947]       
[03/07 13:03:51   2947]     Legalizing clock trees done.
[03/07 13:03:51   2948]     Clock DAG stats after 'Clustering':
[03/07 13:03:51   2948]       cell counts    : b=154, i=0, cg=0, l=0, total=154
[03/07 13:03:51   2948]       cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
[03/07 13:03:51   2948]       gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.834pF, total=8.681pF
[03/07 13:03:51   2948]       wire capacitance : top=0.000pF, trunk=0.798pF, leaf=6.808pF, total=7.605pF
[03/07 13:03:51   2948]       wire lengths   : top=0.000um, trunk=5191.482um, leaf=37406.277um, total=42597.760um
[03/07 13:03:51   2948]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:51   2948]     Clock DAG net violations after 'Clustering':none
[03/07 13:03:51   2948]     Clock tree state after 'Clustering':
[03/07 13:03:51   2948]       clock_tree clk: worst slew is leaf(0.099),trunk(0.081),top(nil), margined worst slew is leaf(0.099),trunk(0.081),top(nil)
[03/07 13:03:51   2948]       skew_group clk/CON: insertion delay [min=0.313, max=0.445, avg=0.374, sd=0.022], skew [0.132 vs 0.057*, 86.7% {0.341, 0.369, 0.398}] (wid=0.030 ws=0.016) (gid=0.420 gs=0.122)
[03/07 13:03:51   2948]     Clock network insertion delays are now [0.313ns, 0.445ns] average 0.374ns std.dev 0.022ns
[03/07 13:03:51   2948]   Clustering done.
[03/07 13:03:51   2948]   Resynthesising clock tree into netlist... 
[03/07 13:03:51   2948]   Resynthesising clock tree into netlist done.
[03/07 13:03:51   2948]   Updating congestion map to accurately time the clock tree... 
[03/07 13:03:52   2949]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81498 and nets=42285 using extraction engine 'preRoute' .
[03/07 13:03:52   2949] PreRoute RC Extraction called for design fullchip.
[03/07 13:03:52   2949] RC Extraction called in multi-corner(2) mode.
[03/07 13:03:52   2949] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:03:52   2949] RCMode: PreRoute
[03/07 13:03:52   2949]       RC Corner Indexes            0       1   
[03/07 13:03:52   2949] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:03:52   2949] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:03:52   2949] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:03:52   2949] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:03:52   2949] Shrink Factor                : 1.00000
[03/07 13:03:52   2949] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:03:52   2949] Using capacitance table file ...
[03/07 13:03:52   2949] Updating RC grid for preRoute extraction ...
[03/07 13:03:52   2949] Initializing multi-corner capacitance tables ... 
[03/07 13:03:52   2949] Initializing multi-corner resistance tables ...
[03/07 13:03:52   2949] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1455.723M)
[03/07 13:03:52   2949] 
[03/07 13:03:52   2949]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/07 13:03:52   2949]   Updating congestion map to accurately time the clock tree done.
[03/07 13:03:52   2949]   Disconnecting clock tree from netlist... 
[03/07 13:03:52   2949]   Disconnecting clock tree from netlist done.
[03/07 13:03:52   2949]   Rebuilding timing graph... 
[03/07 13:03:53   2949]   Rebuilding timing graph done.
[03/07 13:03:53   2950]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/07 13:03:53   2950]   Rebuilding timing graph   cell counts    : b=154, i=0, cg=0, l=0, total=154
[03/07 13:03:53   2950]   Rebuilding timing graph   cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
[03/07 13:03:53   2950]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.834pF, total=8.681pF
[03/07 13:03:53   2950]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.803pF, leaf=6.837pF, total=7.639pF
[03/07 13:03:53   2950]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5191.482um, leaf=37406.277um, total=42597.760um
[03/07 13:03:53   2950]   Rebuilding timing graph   sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:53   2950]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/07 13:03:53   2950]   Clock tree state After congestion update:
[03/07 13:03:53   2950]     clock_tree clk: worst slew is leaf(0.099),trunk(0.081),top(nil), margined worst slew is leaf(0.099),trunk(0.081),top(nil)
[03/07 13:03:53   2950]     skew_group clk/CON: insertion delay [min=0.314, max=0.445, avg=0.375, sd=0.022], skew [0.131 vs 0.057*, 86.8% {0.342, 0.370, 0.399}] (wid=0.030 ws=0.016) (gid=0.420 gs=0.122)
[03/07 13:03:53   2950]   Clock network insertion delays are now [0.314ns, 0.445ns] average 0.375ns std.dev 0.022ns
[03/07 13:03:53   2950]   Fixing clock tree slew time and max cap violations... 
[03/07 13:03:53   2950]     Fixing clock tree overload: 
[03/07 13:03:53   2950]     Fixing clock tree overload: .
[03/07 13:03:53   2950]     Fixing clock tree overload: ..
[03/07 13:03:53   2950]     Fixing clock tree overload: ...
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% 
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% .
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ..
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ...
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% 
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% .
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ..
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ...
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/07 13:03:53   2950]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 13:03:54   2950]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/07 13:03:54   2950]       cell counts    : b=154, i=0, cg=0, l=0, total=154
[03/07 13:03:54   2950]       cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
[03/07 13:03:54   2950]       gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.834pF, total=8.681pF
[03/07 13:03:54   2950]       wire capacitance : top=0.000pF, trunk=0.803pF, leaf=6.837pF, total=7.639pF
[03/07 13:03:54   2950]       wire lengths   : top=0.000um, trunk=5191.482um, leaf=37406.277um, total=42597.760um
[03/07 13:03:54   2950]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:54   2950]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/07 13:03:54   2950]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/07 13:03:54   2950]       clock_tree clk: worst slew is leaf(0.099),trunk(0.081),top(nil), margined worst slew is leaf(0.099),trunk(0.081),top(nil)
[03/07 13:03:54   2950]       skew_group clk/CON: insertion delay [min=0.314, max=0.445, avg=0.375, sd=0.022], skew [0.131 vs 0.057*, 86.8% {0.342, 0.370, 0.399}] (wid=0.030 ws=0.016) (gid=0.420 gs=0.122)
[03/07 13:03:54   2951]     Clock network insertion delays are now [0.314ns, 0.445ns] average 0.375ns std.dev 0.022ns
[03/07 13:03:54   2951]   Fixing clock tree slew time and max cap violations done.
[03/07 13:03:54   2951]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/07 13:03:54   2951]     Fixing clock tree overload: 
[03/07 13:03:54   2951]     Fixing clock tree overload: .
[03/07 13:03:54   2951]     Fixing clock tree overload: ..
[03/07 13:03:54   2951]     Fixing clock tree overload: ...
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% 
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% .
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ..
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ...
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% 
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% .
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ..
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ...
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/07 13:03:54   2951]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 13:03:54   2951]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/07 13:03:54   2951]       cell counts    : b=154, i=0, cg=0, l=0, total=154
[03/07 13:03:54   2951]       cell areas     : b=1552.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1552.320um^2
[03/07 13:03:54   2951]       gate capacitance : top=0.000pF, trunk=0.847pF, leaf=7.834pF, total=8.681pF
[03/07 13:03:54   2951]       wire capacitance : top=0.000pF, trunk=0.803pF, leaf=6.837pF, total=7.639pF
[03/07 13:03:54   2951]       wire lengths   : top=0.000um, trunk=5191.482um, leaf=37406.277um, total=42597.760um
[03/07 13:03:54   2951]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:54   2951]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/07 13:03:54   2951]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/07 13:03:54   2951]       clock_tree clk: worst slew is leaf(0.099),trunk(0.081),top(nil), margined worst slew is leaf(0.099),trunk(0.081),top(nil)
[03/07 13:03:54   2951]       skew_group clk/CON: insertion delay [min=0.314, max=0.445, avg=0.375, sd=0.022], skew [0.131 vs 0.057*, 86.8% {0.342, 0.370, 0.399}] (wid=0.030 ws=0.016) (gid=0.420 gs=0.122)
[03/07 13:03:54   2951]     Clock network insertion delays are now [0.314ns, 0.445ns] average 0.375ns std.dev 0.022ns
[03/07 13:03:54   2951]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/07 13:03:54   2951]   Removing unnecessary root buffering... 
[03/07 13:03:54   2951]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/07 13:03:54   2951]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:03:54   2951]       cell areas     : b=1542.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1542.240um^2
[03/07 13:03:54   2951]       gate capacitance : top=0.000pF, trunk=0.841pF, leaf=7.834pF, total=8.676pF
[03/07 13:03:54   2951]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=6.837pF, total=7.661pF
[03/07 13:03:54   2951]       wire lengths   : top=0.000um, trunk=5330.247um, leaf=37406.277um, total=42736.525um
[03/07 13:03:54   2951]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:54   2951]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/07 13:03:54   2951]     Clock tree state after 'Removing unnecessary root buffering':
[03/07 13:03:54   2951]       clock_tree clk: worst slew is leaf(0.099),trunk(0.104),top(nil), margined worst slew is leaf(0.099),trunk(0.104),top(nil)
[03/07 13:03:54   2951]       skew_group clk/CON: insertion delay [min=0.279, max=0.416, avg=0.340, sd=0.022], skew [0.137 vs 0.057*, 86.8% {0.307, 0.335, 0.364}] (wid=0.044 ws=0.017) (gid=0.370 gs=0.118)
[03/07 13:03:54   2951]     Clock network insertion delays are now [0.279ns, 0.416ns] average 0.340ns std.dev 0.022ns
[03/07 13:03:54   2951]   Removing unnecessary root buffering done.
[03/07 13:03:54   2951]   Equalizing net lengths... 
[03/07 13:03:55   2951]     Clock DAG stats after 'Equalizing net lengths':
[03/07 13:03:55   2951]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:03:55   2951]       cell areas     : b=1542.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1542.240um^2
[03/07 13:03:55   2951]       gate capacitance : top=0.000pF, trunk=0.841pF, leaf=7.834pF, total=8.676pF
[03/07 13:03:55   2951]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=6.837pF, total=7.661pF
[03/07 13:03:55   2951]       wire lengths   : top=0.000um, trunk=5330.247um, leaf=37406.277um, total=42736.525um
[03/07 13:03:55   2951]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:55   2951]     Clock DAG net violations after 'Equalizing net lengths':none
[03/07 13:03:55   2951]     Clock tree state after 'Equalizing net lengths':
[03/07 13:03:55   2951]       clock_tree clk: worst slew is leaf(0.099),trunk(0.104),top(nil), margined worst slew is leaf(0.099),trunk(0.104),top(nil)
[03/07 13:03:55   2952]       skew_group clk/CON: insertion delay [min=0.279, max=0.416, avg=0.340, sd=0.022], skew [0.137 vs 0.057*, 86.8% {0.307, 0.335, 0.364}] (wid=0.044 ws=0.017) (gid=0.370 gs=0.118)
[03/07 13:03:55   2952]     Clock network insertion delays are now [0.279ns, 0.416ns] average 0.340ns std.dev 0.022ns
[03/07 13:03:55   2952]   Equalizing net lengths done.
[03/07 13:03:55   2952]   Reducing insertion delay 1... 
[03/07 13:03:55   2952]     Clock DAG stats after 'Reducing insertion delay 1':
[03/07 13:03:55   2952]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:03:55   2952]       cell areas     : b=1542.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1542.240um^2
[03/07 13:03:55   2952]       gate capacitance : top=0.000pF, trunk=0.841pF, leaf=7.834pF, total=8.676pF
[03/07 13:03:55   2952]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=6.837pF, total=7.661pF
[03/07 13:03:55   2952]       wire lengths   : top=0.000um, trunk=5330.247um, leaf=37406.277um, total=42736.525um
[03/07 13:03:55   2952]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:55   2952]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/07 13:03:55   2952]     Clock tree state after 'Reducing insertion delay 1':
[03/07 13:03:55   2952]       clock_tree clk: worst slew is leaf(0.099),trunk(0.104),top(nil), margined worst slew is leaf(0.099),trunk(0.104),top(nil)
[03/07 13:03:55   2952]       skew_group clk/CON: insertion delay [min=0.279, max=0.416, avg=0.340, sd=0.022], skew [0.137 vs 0.057*, 86.8% {0.307, 0.335, 0.364}] (wid=0.044 ws=0.017) (gid=0.370 gs=0.118)
[03/07 13:03:55   2952]     Clock network insertion delays are now [0.279ns, 0.416ns] average 0.340ns std.dev 0.022ns
[03/07 13:03:55   2952]   Reducing insertion delay 1 done.
[03/07 13:03:55   2952]   Removing longest path buffering... 
[03/07 13:03:55   2952]     Clock DAG stats after removing longest path buffering:
[03/07 13:03:55   2952]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:03:55   2952]       cell areas     : b=1542.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1542.240um^2
[03/07 13:03:55   2952]       gate capacitance : top=0.000pF, trunk=0.841pF, leaf=7.834pF, total=8.676pF
[03/07 13:03:55   2952]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=6.837pF, total=7.661pF
[03/07 13:03:55   2952]       wire lengths   : top=0.000um, trunk=5330.247um, leaf=37406.277um, total=42736.525um
[03/07 13:03:55   2952]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:55   2952]     Clock DAG net violations after removing longest path buffering:none
[03/07 13:03:55   2952]     Clock tree state after removing longest path buffering:
[03/07 13:03:55   2952]       clock_tree clk: worst slew is leaf(0.099),trunk(0.104),top(nil), margined worst slew is leaf(0.099),trunk(0.104),top(nil)
[03/07 13:03:55   2952]       skew_group clk/CON: insertion delay [min=0.279, max=0.416, avg=0.340, sd=0.022], skew [0.137 vs 0.057*, 86.8% {0.307, 0.335, 0.364}] (wid=0.044 ws=0.017) (gid=0.370 gs=0.118)
[03/07 13:03:55   2952]     Clock network insertion delays are now [0.279ns, 0.416ns] average 0.340ns std.dev 0.022ns
[03/07 13:03:55   2952]     Clock DAG stats after 'Removing longest path buffering':
[03/07 13:03:55   2952]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:03:55   2952]       cell areas     : b=1542.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1542.240um^2
[03/07 13:03:55   2952]       gate capacitance : top=0.000pF, trunk=0.841pF, leaf=7.834pF, total=8.676pF
[03/07 13:03:55   2952]       wire capacitance : top=0.000pF, trunk=0.824pF, leaf=6.837pF, total=7.661pF
[03/07 13:03:55   2952]       wire lengths   : top=0.000um, trunk=5330.247um, leaf=37406.277um, total=42736.525um
[03/07 13:03:55   2952]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:55   2952]     Clock DAG net violations after 'Removing longest path buffering':none
[03/07 13:03:55   2952]     Clock tree state after 'Removing longest path buffering':
[03/07 13:03:55   2952]       clock_tree clk: worst slew is leaf(0.099),trunk(0.104),top(nil), margined worst slew is leaf(0.099),trunk(0.104),top(nil)
[03/07 13:03:56   2952]       skew_group clk/CON: insertion delay [min=0.279, max=0.416, avg=0.340, sd=0.022], skew [0.137 vs 0.057*, 86.8% {0.307, 0.335, 0.364}] (wid=0.044 ws=0.017) (gid=0.370 gs=0.118)
[03/07 13:03:56   2952]     Clock network insertion delays are now [0.279ns, 0.416ns] average 0.340ns std.dev 0.022ns
[03/07 13:03:56   2952]   Removing longest path buffering done.
[03/07 13:03:56   2952]   Reducing insertion delay 2... 
[03/07 13:03:57   2954]     Path optimization required 300 stage delay updates 
[03/07 13:03:58   2954]     Clock DAG stats after 'Reducing insertion delay 2':
[03/07 13:03:58   2954]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:03:58   2954]       cell areas     : b=1542.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1542.240um^2
[03/07 13:03:58   2954]       gate capacitance : top=0.000pF, trunk=0.841pF, leaf=7.834pF, total=8.676pF
[03/07 13:03:58   2954]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.648pF
[03/07 13:03:58   2954]       wire lengths   : top=0.000um, trunk=5258.442um, leaf=37392.820um, total=42651.262um
[03/07 13:03:58   2954]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:03:58   2954]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/07 13:03:58   2954]     Clock tree state after 'Reducing insertion delay 2':
[03/07 13:03:58   2954]       clock_tree clk: worst slew is leaf(0.099),trunk(0.081),top(nil), margined worst slew is leaf(0.099),trunk(0.081),top(nil)
[03/07 13:03:58   2955]       skew_group clk/CON: insertion delay [min=0.280, max=0.404, avg=0.341, sd=0.021], skew [0.124 vs 0.057*, 86.8% {0.307, 0.336, 0.365}] (wid=0.040 ws=0.017) (gid=0.376 gs=0.123)
[03/07 13:03:58   2955]     Clock network insertion delays are now [0.280ns, 0.404ns] average 0.341ns std.dev 0.021ns
[03/07 13:03:58   2955]   Reducing insertion delay 2 done.
[03/07 13:03:58   2955]   Reducing clock tree power 1... 
[03/07 13:03:58   2955]     Resizing gates: 
[03/07 13:03:58   2955]     Resizing gates: .
[03/07 13:03:58   2955]     Resizing gates: ..
[03/07 13:03:59   2956]     Resizing gates: ...
[03/07 13:03:59   2956]     Resizing gates: ... 20% 
[03/07 13:03:59   2956]     Resizing gates: ... 20% .
[03/07 13:04:00   2957]     Resizing gates: ... 20% ..
[03/07 13:04:00   2957]     Resizing gates: ... 20% ...
[03/07 13:04:00   2957]     Resizing gates: ... 20% ... 40% 
[03/07 13:04:00   2957]     Resizing gates: ... 20% ... 40% .
[03/07 13:04:01   2957]     Resizing gates: ... 20% ... 40% ..
[03/07 13:04:01   2958]     Resizing gates: ... 20% ... 40% ...
[03/07 13:04:01   2958]     Resizing gates: ... 20% ... 40% ... 60% 
[03/07 13:04:01   2958]     Resizing gates: ... 20% ... 40% ... 60% .
[03/07 13:04:01   2958]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/07 13:04:02   2959]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/07 13:04:02   2959]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/07 13:04:02   2959]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/07 13:04:03   2960]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/07 13:04:03   2960]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/07 13:04:04   2960]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 13:04:04   2960]     Clock DAG stats after 'Reducing clock tree power 1':
[03/07 13:04:04   2960]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:04   2960]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:04   2960]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:04   2960]       wire capacitance : top=0.000pF, trunk=0.808pF, leaf=6.834pF, total=7.642pF
[03/07 13:04:04   2960]       wire lengths   : top=0.000um, trunk=5239.772um, leaf=37387.448um, total=42627.220um
[03/07 13:04:04   2960]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:04   2960]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/07 13:04:04   2960]     Clock tree state after 'Reducing clock tree power 1':
[03/07 13:04:04   2960]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:04   2961]       skew_group clk/CON: insertion delay [min=0.341, max=0.403, avg=0.379, sd=0.015], skew [0.063 vs 0.057*, 94.9% {0.350, 0.379, 0.403}] (wid=0.038 ws=0.016) (gid=0.375 gs=0.065)
[03/07 13:04:04   2961]     Clock network insertion delays are now [0.341ns, 0.403ns] average 0.379ns std.dev 0.015ns
[03/07 13:04:04   2961]   Reducing clock tree power 1 done.
[03/07 13:04:04   2961]   Reducing clock tree power 2... 
[03/07 13:04:04   2961]     Path optimization required 82 stage delay updates 
[03/07 13:04:04   2961]     Clock DAG stats after 'Reducing clock tree power 2':
[03/07 13:04:04   2961]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:04   2961]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:04   2961]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:04   2961]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:04   2961]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:04   2961]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:04   2961]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/07 13:04:04   2961]     Clock tree state after 'Reducing clock tree power 2':
[03/07 13:04:04   2961]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:05   2961]       skew_group clk/CON: insertion delay [min=0.346, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:05   2961]     Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:05   2961]   Reducing clock tree power 2 done.
[03/07 13:04:05   2961]   Approximately balancing fragments step... 
[03/07 13:04:05   2961]     Resolving skew group constraints... 
[03/07 13:04:05   2962]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/07 13:04:05   2962]     Resolving skew group constraints done.
[03/07 13:04:05   2962]     Approximately balancing fragments... 
[03/07 13:04:05   2962]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/07 13:04:06   2963]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/07 13:04:06   2963]           cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:06   2963]           cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:06   2963]           gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:06   2963]           wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:06   2963]           wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:06   2963]           sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:06   2963]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/07 13:04:06   2963]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/07 13:04:06   2963]     Approximately balancing fragments done.
[03/07 13:04:06   2963]     Clock DAG stats after 'Approximately balancing fragments step':
[03/07 13:04:06   2963]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:06   2963]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:06   2963]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:06   2963]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:06   2963]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:06   2963]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:06   2963]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/07 13:04:06   2963]     Clock tree state after 'Approximately balancing fragments step':
[03/07 13:04:06   2963]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:06   2963]     Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:06   2963]   Approximately balancing fragments step done.
[03/07 13:04:06   2963]   Clock DAG stats after Approximately balancing fragments:
[03/07 13:04:06   2963]     cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:06   2963]     cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:06   2963]     gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:06   2963]     wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:06   2963]     wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:06   2963]     sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:06   2963]   Clock DAG net violations after Approximately balancing fragments:none
[03/07 13:04:06   2963]   Clock tree state after Approximately balancing fragments:
[03/07 13:04:06   2963]     clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:06   2963]     skew_group clk/CON: insertion delay [min=0.346, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:06   2963]   Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:06   2963]   Improving fragments clock skew... 
[03/07 13:04:06   2963]     Clock DAG stats after 'Improving fragments clock skew':
[03/07 13:04:06   2963]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:06   2963]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:06   2963]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:06   2963]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:06   2963]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:06   2963]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:06   2963]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/07 13:04:06   2963]     Clock tree state after 'Improving fragments clock skew':
[03/07 13:04:06   2963]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:06   2963]       skew_group clk/CON: insertion delay [min=0.346, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:06   2963]     Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:06   2963]   Improving fragments clock skew done.
[03/07 13:04:06   2963]   Approximately balancing step... 
[03/07 13:04:06   2963]     Resolving skew group constraints... 
[03/07 13:04:07   2964]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/07 13:04:07   2964]     Resolving skew group constraints done.
[03/07 13:04:07   2964]     Approximately balancing... 
[03/07 13:04:07   2964]       Approximately balancing, wire and cell delays, iteration 1... 
[03/07 13:04:07   2964]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/07 13:04:07   2964]           cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:07   2964]           cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:07   2964]           gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:07   2964]           wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:07   2964]           wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:07   2964]           sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:07   2964]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/07 13:04:07   2964]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/07 13:04:07   2964]     Approximately balancing done.
[03/07 13:04:07   2964]     Clock DAG stats after 'Approximately balancing step':
[03/07 13:04:07   2964]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:07   2964]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:07   2964]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:07   2964]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:07   2964]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:07   2964]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:07   2964]     Clock DAG net violations after 'Approximately balancing step':none
[03/07 13:04:07   2964]     Clock tree state after 'Approximately balancing step':
[03/07 13:04:07   2964]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:07   2964]       skew_group clk/CON: insertion delay [min=0.346, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:07   2964]     Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:07   2964]   Approximately balancing step done.
[03/07 13:04:07   2964]   Fixing clock tree overload... 
[03/07 13:04:07   2964]     Fixing clock tree overload: 
[03/07 13:04:07   2964]     Fixing clock tree overload: .
[03/07 13:04:07   2964]     Fixing clock tree overload: ..
[03/07 13:04:07   2964]     Fixing clock tree overload: ...
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% 
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% .
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ..
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ...
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% 
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% .
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ..
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ...
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/07 13:04:07   2964]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 13:04:07   2964]     Clock DAG stats after 'Fixing clock tree overload':
[03/07 13:04:07   2964]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:07   2964]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:07   2964]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:07   2964]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:07   2964]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:07   2964]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:07   2964]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/07 13:04:07   2964]     Clock tree state after 'Fixing clock tree overload':
[03/07 13:04:07   2964]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:07   2964]       skew_group clk/CON: insertion delay [min=0.346, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:07   2964]     Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:07   2964]   Fixing clock tree overload done.
[03/07 13:04:07   2964]   Approximately balancing paths... 
[03/07 13:04:07   2964]     Added 0 buffers.
[03/07 13:04:07   2964]     Clock DAG stats after 'Approximately balancing paths':
[03/07 13:04:07   2964]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:07   2964]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:07   2964]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:07   2964]       wire capacitance : top=0.000pF, trunk=0.813pF, leaf=6.834pF, total=7.647pF
[03/07 13:04:07   2964]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:07   2964]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:07   2964]     Clock DAG net violations after 'Approximately balancing paths':none
[03/07 13:04:07   2964]     Clock tree state after 'Approximately balancing paths':
[03/07 13:04:07   2964]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:08   2964]       skew_group clk/CON: insertion delay [min=0.346, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:08   2964]     Clock network insertion delays are now [0.346ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:08   2964]   Approximately balancing paths done.
[03/07 13:04:08   2964]   Resynthesising clock tree into netlist... 
[03/07 13:04:08   2965]   Resynthesising clock tree into netlist done.
[03/07 13:04:08   2965]   Updating congestion map to accurately time the clock tree... 
[03/07 13:04:08   2965]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81497 and nets=42284 using extraction engine 'preRoute' .
[03/07 13:04:08   2965] PreRoute RC Extraction called for design fullchip.
[03/07 13:04:08   2965] RC Extraction called in multi-corner(2) mode.
[03/07 13:04:08   2965] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:04:08   2965] RCMode: PreRoute
[03/07 13:04:08   2965]       RC Corner Indexes            0       1   
[03/07 13:04:08   2965] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:04:08   2965] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:04:08   2965] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:04:08   2965] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:04:08   2965] Shrink Factor                : 1.00000
[03/07 13:04:08   2965] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:04:08   2965] Using capacitance table file ...
[03/07 13:04:08   2965] Updating RC grid for preRoute extraction ...
[03/07 13:04:08   2965] Initializing multi-corner capacitance tables ... 
[03/07 13:04:08   2965] Initializing multi-corner resistance tables ...
[03/07 13:04:09   2966] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1455.727M)
[03/07 13:04:09   2966] 
[03/07 13:04:09   2966]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/07 13:04:09   2966]   Updating congestion map to accurately time the clock tree done.
[03/07 13:04:09   2966]   Disconnecting clock tree from netlist... 
[03/07 13:04:09   2966]   Disconnecting clock tree from netlist done.
[03/07 13:04:09   2966]   Rebuilding timing graph... 
[03/07 13:04:09   2966]   Rebuilding timing graph done.
[03/07 13:04:10   2967]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/07 13:04:10   2967]   Rebuilding timing graph   cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:10   2967]   Rebuilding timing graph   cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:10   2967]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:10   2967]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.814pF, leaf=6.834pF, total=7.648pF
[03/07 13:04:10   2967]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:10   2967]   Rebuilding timing graph   sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:10   2967]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/07 13:04:10   2967]   Clock tree state After congestion update:
[03/07 13:04:10   2967]     clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:10   2967]     skew_group clk/CON: insertion delay [min=0.347, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:10   2967]   Clock network insertion delays are now [0.347ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:10   2967]   Improving clock skew... 
[03/07 13:04:10   2967]     Clock DAG stats after 'Improving clock skew':
[03/07 13:04:10   2967]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:10   2967]       cell areas     : b=1283.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1283.400um^2
[03/07 13:04:10   2967]       gate capacitance : top=0.000pF, trunk=0.708pF, leaf=7.834pF, total=8.542pF
[03/07 13:04:10   2967]       wire capacitance : top=0.000pF, trunk=0.814pF, leaf=6.834pF, total=7.648pF
[03/07 13:04:10   2967]       wire lengths   : top=0.000um, trunk=5279.817um, leaf=37387.448um, total=42667.265um
[03/07 13:04:10   2967]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:10   2967]     Clock DAG net violations after 'Improving clock skew':none
[03/07 13:04:10   2967]     Clock tree state after 'Improving clock skew':
[03/07 13:04:10   2967]       clock_tree clk: worst slew is leaf(0.105),trunk(0.096),top(nil), margined worst slew is leaf(0.105),trunk(0.096),top(nil)
[03/07 13:04:10   2967]       skew_group clk/CON: insertion delay [min=0.347, max=0.403, avg=0.382, sd=0.013], skew [0.056 vs 0.057, 97.4% {0.353, 0.382, 0.403}] (wid=0.045 ws=0.019) (gid=0.376 gs=0.066)
[03/07 13:04:10   2967]     Clock network insertion delays are now [0.347ns, 0.403ns] average 0.382ns std.dev 0.013ns
[03/07 13:04:10   2967]   Improving clock skew done.
[03/07 13:04:10   2967]   Reducing clock tree power 3... 
[03/07 13:04:11   2967]     Initial gate capacitance is (rise=8.542pF fall=8.513pF).
[03/07 13:04:11   2967]     Resizing gates: 
[03/07 13:04:11   2968]     Resizing gates: .
[03/07 13:04:11   2968]     Resizing gates: ..
[03/07 13:04:11   2968]     Resizing gates: ...
[03/07 13:04:11   2968]     Resizing gates: ... 20% 
[03/07 13:04:12   2969]     Resizing gates: ... 20% .
[03/07 13:04:12   2969]     Resizing gates: ... 20% ..
[03/07 13:04:12   2969]     Resizing gates: ... 20% ...
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% 
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% .
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ..
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ...
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ... 60% 
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ... 60% .
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/07 13:04:12   2969]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/07 13:04:13   2970]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/07 13:04:13   2970]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/07 13:04:13   2970]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 13:04:13   2970]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/07 13:04:13   2970]     Iteration 1: gate capacitance is (rise=8.492pF fall=8.464pF).
[03/07 13:04:13   2970]     Clock DAG stats after 'Reducing clock tree power 3':
[03/07 13:04:13   2970]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:13   2970]       cell areas     : b=1185.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1185.840um^2
[03/07 13:04:13   2970]       gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.834pF, total=8.492pF
[03/07 13:04:13   2970]       wire capacitance : top=0.000pF, trunk=0.815pF, leaf=6.837pF, total=7.651pF
[03/07 13:04:13   2970]       wire lengths   : top=0.000um, trunk=5279.975um, leaf=37401.548um, total=42681.523um
[03/07 13:04:13   2970]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:13   2970]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/07 13:04:13   2970]     Clock tree state after 'Reducing clock tree power 3':
[03/07 13:04:13   2970]       clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
[03/07 13:04:13   2970]       skew_group clk/CON: insertion delay [min=0.374, max=0.419, avg=0.395, sd=0.010], skew [0.045 vs 0.057, 100% {0.374, 0.393, 0.419}] (wid=0.044 ws=0.020) (gid=0.396 gs=0.053)
[03/07 13:04:13   2970]     Clock network insertion delays are now [0.374ns, 0.419ns] average 0.395ns std.dev 0.010ns
[03/07 13:04:13   2970] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/07 13:04:13   2970] {clk/CON,WC: 4033.86 -> 4189}
[03/07 13:04:13   2970]   Reducing clock tree power 3 done.
[03/07 13:04:13   2970]   Improving insertion delay... 
[03/07 13:04:13   2970]     Clock DAG stats after improving insertion delay:
[03/07 13:04:13   2970]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:13   2970]       cell areas     : b=1185.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1185.840um^2
[03/07 13:04:13   2970]       gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.834pF, total=8.492pF
[03/07 13:04:13   2970]       wire capacitance : top=0.000pF, trunk=0.815pF, leaf=6.837pF, total=7.651pF
[03/07 13:04:13   2970]       wire lengths   : top=0.000um, trunk=5279.975um, leaf=37401.548um, total=42681.523um
[03/07 13:04:13   2970]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:13   2970]     Clock DAG net violations after improving insertion delay:none
[03/07 13:04:13   2970]     Clock tree state after improving insertion delay:
[03/07 13:04:13   2970]       clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
[03/07 13:04:13   2970]       skew_group clk/CON: insertion delay [min=0.374, max=0.419, avg=0.395, sd=0.010], skew [0.045 vs 0.057, 100% {0.374, 0.393, 0.419}] (wid=0.044 ws=0.020) (gid=0.396 gs=0.053)
[03/07 13:04:13   2970]     Clock network insertion delays are now [0.374ns, 0.419ns] average 0.395ns std.dev 0.010ns
[03/07 13:04:13   2970]     Clock DAG stats after 'Improving insertion delay':
[03/07 13:04:13   2970]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:04:13   2970]       cell areas     : b=1185.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1185.840um^2
[03/07 13:04:13   2970]       gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.834pF, total=8.492pF
[03/07 13:04:13   2970]       wire capacitance : top=0.000pF, trunk=0.815pF, leaf=6.837pF, total=7.651pF
[03/07 13:04:13   2970]       wire lengths   : top=0.000um, trunk=5279.975um, leaf=37401.548um, total=42681.523um
[03/07 13:04:14   2970]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:04:14   2970]     Clock DAG net violations after 'Improving insertion delay':none
[03/07 13:04:14   2970]     Clock tree state after 'Improving insertion delay':
[03/07 13:04:14   2970]       clock_tree clk: worst slew is leaf(0.105),trunk(0.097),top(nil), margined worst slew is leaf(0.105),trunk(0.097),top(nil)
[03/07 13:04:14   2970]       skew_group clk/CON: insertion delay [min=0.374, max=0.419, avg=0.395, sd=0.010], skew [0.045 vs 0.057, 100% {0.374, 0.393, 0.419}] (wid=0.044 ws=0.020) (gid=0.396 gs=0.053)
[03/07 13:04:14   2971]     Clock network insertion delays are now [0.374ns, 0.419ns] average 0.395ns std.dev 0.010ns
[03/07 13:04:14   2971] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/07 13:04:14   2971] {clk/CON,WC: 4033.86 -> 4189}
[03/07 13:04:14   2971]   Improving insertion delay done.
[03/07 13:04:14   2971]   Total capacitance is (rise=16.143pF fall=16.115pF), of which (rise=7.651pF fall=7.651pF) is wire, and (rise=8.492pF fall=8.464pF) is gate.
[03/07 13:04:14   2971]   Legalizer releasing space for clock trees... 
[03/07 13:04:14   2971]   Legalizer releasing space for clock trees done.
[03/07 13:04:14   2971]   Updating netlist... 
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] * Starting clock placement refinement...
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] * First pass: Refine non-clock instances...
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] #spOpts: N=65 
[03/07 13:04:14   2971] *** Starting refinePlace (0:49:32 mem=1521.0M) ***
[03/07 13:04:14   2971] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:04:14   2971] Starting refinePlace ...
[03/07 13:04:14   2971] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/07 13:04:14   2971] Type 'man IMPSP-2002' for more detail.
[03/07 13:04:14   2971] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:04:14   2971] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.0MB
[03/07 13:04:14   2971] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1521.0MB) @(0:49:32 - 0:49:32).
[03/07 13:04:14   2971] *** Finished refinePlace (0:49:32 mem=1521.0M) ***
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] * Second pass: Refine clock instances...
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] #spOpts: N=65 mergeVia=F 
[03/07 13:04:14   2971] *** Starting refinePlace (0:49:32 mem=1521.0M) ***
[03/07 13:04:14   2971] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:04:14   2971] Starting refinePlace ...
[03/07 13:04:14   2971] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/07 13:04:14   2971] Type 'man IMPSP-2002' for more detail.
[03/07 13:04:14   2971] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:04:14   2971] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.0MB
[03/07 13:04:14   2971] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1521.0MB) @(0:49:32 - 0:49:32).
[03/07 13:04:14   2971] *** Finished refinePlace (0:49:32 mem=1521.0M) ***
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] * No clock instances moved during refinement.
[03/07 13:04:14   2971] *
[03/07 13:04:14   2971] * Finished with clock placement refinement.
[03/07 13:04:14   2971] *
[03/07 13:04:15   2972] #spOpts: N=65 
[03/07 13:04:15   2972] 
[03/07 13:04:15   2972]     Rebuilding timing graph... 
[03/07 13:04:15   2972]     Rebuilding timing graph done.
[03/07 13:04:17   2974]     Clock implementation routing... Net route status summary:
[03/07 13:04:17   2974]   Clock:       154 (unrouted=154, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/07 13:04:17   2974]   Non-clock: 38028 (unrouted=0, trialRouted=38028, noStatus=0, routed=0, fixed=0)
[03/07 13:04:17   2974] (Not counting 4102 nets with <2 term connections)
[03/07 13:04:17   2974] 
[03/07 13:04:17   2974]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81497 and nets=42284 using extraction engine 'preRoute' .
[03/07 13:04:17   2974] PreRoute RC Extraction called for design fullchip.
[03/07 13:04:17   2974] RC Extraction called in multi-corner(2) mode.
[03/07 13:04:17   2974] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:04:17   2974] RCMode: PreRoute
[03/07 13:04:17   2974]       RC Corner Indexes            0       1   
[03/07 13:04:17   2974] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:04:17   2974] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:04:17   2974] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:04:17   2974] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:04:17   2974] Shrink Factor                : 1.00000
[03/07 13:04:17   2974] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:04:17   2974] Using capacitance table file ...
[03/07 13:04:17   2974] Updating RC grid for preRoute extraction ...
[03/07 13:04:17   2974] Initializing multi-corner capacitance tables ... 
[03/07 13:04:17   2974] Initializing multi-corner resistance tables ...
[03/07 13:04:17   2975] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1522.500M)
[03/07 13:04:17   2975] 
[03/07 13:04:17   2975]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/07 13:04:18   2975] 
[03/07 13:04:18   2975] CCOPT: Preparing to route 154 clock nets with NanoRoute.
[03/07 13:04:18   2975]   All net are default rule.
[03/07 13:04:18   2975]   Removed pre-existing routes for 154 nets.
[03/07 13:04:18   2975]   Preferred NanoRoute mode settings: Current
[03/07 13:04:18   2975] setNanoRouteMode -routeTopRoutingLayer 4
[03/07 13:04:18   2975] 
[03/07 13:04:18   2975]   drouteAutoStop = "false"
[03/07 13:04:18   2975]   drouteEndIteration = "20"
[03/07 13:04:18   2975]   drouteExpDeterministicMultiThread = "true"
[03/07 13:04:18   2975]   envHonorGlobalRoute = "false"
[03/07 13:04:18   2975]   grouteExpUseNanoRoute2 = "false"
[03/07 13:04:18   2975]   routeAllowPinAsFeedthrough = "false"
[03/07 13:04:18   2975]   routeExpDeterministicMultiThread = "true"
[03/07 13:04:18   2975]   routeSelectedNetOnly = "true"
[03/07 13:04:18   2975]   routeTopRoutingLayer = "4" (current non-default setting)
[03/07 13:04:18   2975]   routeWithEco = "true"
[03/07 13:04:18   2975]   routeWithSiDriven = "false"
[03/07 13:04:18   2975]   routeWithTimingDriven = "false"
[03/07 13:04:18   2975]       Clock detailed routing... 
[03/07 13:04:18   2975] globalDetailRoute
[03/07 13:04:18   2975] 
[03/07 13:04:18   2975] #setNanoRouteMode -drouteAutoStop false
[03/07 13:04:18   2975] #setNanoRouteMode -drouteEndIteration 20
[03/07 13:04:18   2975] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/07 13:04:18   2975] #setNanoRouteMode -routeSelectedNetOnly true
[03/07 13:04:18   2975] #setNanoRouteMode -routeTopRoutingLayer 4
[03/07 13:04:18   2975] #setNanoRouteMode -routeWithEco true
[03/07 13:04:18   2975] #setNanoRouteMode -routeWithSiDriven false
[03/07 13:04:18   2975] #setNanoRouteMode -routeWithTimingDriven false
[03/07 13:04:18   2975] #Start globalDetailRoute on Fri Mar  7 13:04:18 2025
[03/07 13:04:18   2975] #
[03/07 13:04:19   2976] ### Net info: total nets: 42284
[03/07 13:04:19   2976] ### Net info: dirty nets: 154
[03/07 13:04:19   2976] ### Net info: marked as disconnected nets: 0
[03/07 13:04:19   2976] ### Net info: fully routed nets: 0
[03/07 13:04:19   2976] ### Net info: trivial (single pin) nets: 0
[03/07 13:04:19   2976] ### Net info: unrouted nets: 42284
[03/07 13:04:19   2976] ### Net info: re-extraction nets: 0
[03/07 13:04:19   2976] ### Net info: selected nets: 154
[03/07 13:04:19   2976] ### Net info: ignored nets: 0
[03/07 13:04:19   2976] ### Net info: skip routing nets: 0
[03/07 13:04:19   2976] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/07 13:04:19   2976] #Start routing data preparation.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/07 13:04:19   2976] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/07 13:04:19   2976] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/07 13:04:19   2976] #Minimum voltage of a net in the design = 0.000.
[03/07 13:04:19   2976] #Maximum voltage of a net in the design = 1.100.
[03/07 13:04:19   2976] #Voltage range [0.000 - 0.000] has 1 net.
[03/07 13:04:19   2976] #Voltage range [0.900 - 1.100] has 1 net.
[03/07 13:04:19   2976] #Voltage range [0.000 - 1.100] has 42282 nets.
[03/07 13:04:39   2997] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/07 13:04:39   2997] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:04:39   2997] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:04:39   2997] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:04:39   2997] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:04:39   2997] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:04:39   2997] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:04:39   2997] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3d core_instance/qmem_instance/U255. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3d core_instance/qmem_instance/U946. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3e core_instance/qmem_instance/U740. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d3e core_instance/qmem_instance/U742. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d41 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3246_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d41 core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U242. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d42 core_instance/qmem_instance/U569. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d45 core_instance/qmem_instance/U738. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d47 core_instance/qmem_instance/U353. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d47 core_instance/qmem_instance/U617. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d4c core_instance/kmem_instance/U915. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d4c core_instance/kmem_instance/U595. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d4d core_instance/kmem_instance/U131. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d4d core_instance/kmem_instance/U921. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d4f core_instance/qmem_instance/U325. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d52 core_instance/qmem_instance/U661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d56 core_instance/kmem_instance/U167. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d56 core_instance/kmem_instance/U141. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d7b core_instance/ofifo_inst/col_idx_2__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U19. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f46 core_instance/mac_array_instance/col_idx_2__mac_col_inst/U95. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:04:40   2998] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:04:40   2998] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/07 13:04:40   2998] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:04:40   2998] #WARNING (NRDB-2110) Found 188 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/07 13:04:40   2998] #Regenerating Ggrids automatically.
[03/07 13:04:40   2998] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/07 13:04:40   2998] #Using automatically generated G-grids.
[03/07 13:04:40   2998] #Done routing data preparation.
[03/07 13:04:40   2998] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1273.12 (MB), peak = 1315.68 (MB)
[03/07 13:04:40   2998] #Merging special wires...
[03/07 13:04:41   2998] #reading routing guides ......
[03/07 13:04:41   2998] #Number of eco nets is 0
[03/07 13:04:41   2998] #
[03/07 13:04:41   2998] #Start data preparation...
[03/07 13:04:41   2998] #
[03/07 13:04:41   2998] #Data preparation is done on Fri Mar  7 13:04:41 2025
[03/07 13:04:41   2998] #
[03/07 13:04:41   2998] #Analyzing routing resource...
[03/07 13:04:41   2999] #Routing resource analysis is done on Fri Mar  7 13:04:41 2025
[03/07 13:04:41   2999] #
[03/07 13:04:41   2999] #  Resource Analysis:
[03/07 13:04:41   2999] #
[03/07 13:04:41   2999] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 13:04:41   2999] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 13:04:41   2999] #  --------------------------------------------------------------
[03/07 13:04:41   2999] #  Metal 1        H        2674          80       34040    93.08%
[03/07 13:04:41   2999] #  Metal 2        V        2686          84       34040     0.58%
[03/07 13:04:41   2999] #  Metal 3        H        2754           0       34040     0.09%
[03/07 13:04:41   2999] #  Metal 4        V        2170         600       34040     2.14%
[03/07 13:04:41   2999] #  --------------------------------------------------------------
[03/07 13:04:41   2999] #  Total                  10285       6.89%  136160    23.97%
[03/07 13:04:41   2999] #
[03/07 13:04:41   2999] #  154 nets (0.36%) with 1 preferred extra spacing.
[03/07 13:04:41   2999] #
[03/07 13:04:41   2999] #
[03/07 13:04:41   2999] #Routing guide is on.
[03/07 13:04:41   2999] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1276.30 (MB), peak = 1315.68 (MB)
[03/07 13:04:41   2999] #
[03/07 13:04:41   2999] #start global routing iteration 1...
[03/07 13:04:42   2999] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1303.61 (MB), peak = 1315.68 (MB)
[03/07 13:04:42   2999] #
[03/07 13:04:42   2999] #start global routing iteration 2...
[03/07 13:04:43   3000] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1304.84 (MB), peak = 1315.68 (MB)
[03/07 13:04:43   3000] #
[03/07 13:04:43   3000] #start global routing iteration 3...
[03/07 13:04:44   3001] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1305.02 (MB), peak = 1315.68 (MB)
[03/07 13:04:44   3001] #
[03/07 13:04:44   3001] #start global routing iteration 4...
[03/07 13:04:45   3003] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1305.46 (MB), peak = 1315.68 (MB)
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #Total number of trivial nets (e.g. < 2 pins) = 4102 (skipped).
[03/07 13:04:45   3003] #Total number of selected nets for routing = 154.
[03/07 13:04:45   3003] #Total number of unselected nets (but routable) for routing = 38028 (skipped).
[03/07 13:04:45   3003] #Total number of nets in the design = 42284.
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #38028 skipped nets do not have any wires.
[03/07 13:04:45   3003] #154 routable nets have only global wires.
[03/07 13:04:45   3003] #154 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #Routed net constraints summary:
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #      Default                154               0  
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #        Total                154               0  
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #Routing constraints summary of the whole design:
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #      Default                154           38028  
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #        Total                154           38028  
[03/07 13:04:45   3003] #------------------------------------------------
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #                 OverCon       OverCon          
[03/07 13:04:45   3003] #                  #Gcell        #Gcell    %Gcell
[03/07 13:04:45   3003] #     Layer           (1)           (2)   OverCon
[03/07 13:04:45   3003] #  ----------------------------------------------
[03/07 13:04:45   3003] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:04:45   3003] #   Metal 2      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:04:45   3003] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:04:45   3003] #   Metal 4     42(0.13%)      5(0.02%)   (0.14%)
[03/07 13:04:45   3003] #  ----------------------------------------------
[03/07 13:04:45   3003] #     Total     42(0.04%)      5(0.00%)   (0.05%)
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/07 13:04:45   3003] #  Overflow after GR: 0.00% H + 0.07% V
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #Complete Global Routing.
[03/07 13:04:45   3003] #Total number of nets with non-default rule or having extra spacing = 154
[03/07 13:04:45   3003] #Total wire length = 44492 um.
[03/07 13:04:45   3003] #Total half perimeter of net bounding box = 16016 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M1 = 0 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M2 = 2769 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M3 = 25320 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M4 = 16404 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M5 = 0 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M6 = 0 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M7 = 0 um.
[03/07 13:04:45   3003] #Total wire length on LAYER M8 = 0 um.
[03/07 13:04:45   3003] #Total number of vias = 22401
[03/07 13:04:45   3003] #Up-Via Summary (total 22401):
[03/07 13:04:45   3003] #           
[03/07 13:04:45   3003] #-----------------------
[03/07 13:04:45   3003] #  Metal 1         8930
[03/07 13:04:45   3003] #  Metal 2         7749
[03/07 13:04:45   3003] #  Metal 3         5722
[03/07 13:04:45   3003] #-----------------------
[03/07 13:04:45   3003] #                 22401 
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #Total number of involved priority nets 154
[03/07 13:04:45   3003] #Maximum src to sink distance for priority net 429.1
[03/07 13:04:45   3003] #Average of max src_to_sink distance for priority net 103.9
[03/07 13:04:45   3003] #Average of ave src_to_sink distance for priority net 60.5
[03/07 13:04:45   3003] #Max overcon = 2 tracks.
[03/07 13:04:45   3003] #Total overcon = 0.05%.
[03/07 13:04:45   3003] #Worst layer Gcell overcon rate = 0.14%.
[03/07 13:04:45   3003] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1305.53 (MB), peak = 1315.68 (MB)
[03/07 13:04:45   3003] #
[03/07 13:04:45   3003] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1286.37 (MB), peak = 1315.68 (MB)
[03/07 13:04:45   3003] #Start Track Assignment.
[03/07 13:04:46   3003] #Done with 6071 horizontal wires in 2 hboxes and 5006 vertical wires in 2 hboxes.
[03/07 13:04:46   3004] #Done with 142 horizontal wires in 2 hboxes and 73 vertical wires in 2 hboxes.
[03/07 13:04:47   3004] #Complete Track Assignment.
[03/07 13:04:47   3004] #Total number of nets with non-default rule or having extra spacing = 154
[03/07 13:04:47   3004] #Total wire length = 49781 um.
[03/07 13:04:47   3004] #Total half perimeter of net bounding box = 16016 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M1 = 4857 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M2 = 2744 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M3 = 25272 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M4 = 16908 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M5 = 0 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M6 = 0 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M7 = 0 um.
[03/07 13:04:47   3004] #Total wire length on LAYER M8 = 0 um.
[03/07 13:04:47   3004] #Total number of vias = 22401
[03/07 13:04:47   3004] #Up-Via Summary (total 22401):
[03/07 13:04:47   3004] #           
[03/07 13:04:47   3004] #-----------------------
[03/07 13:04:47   3004] #  Metal 1         8930
[03/07 13:04:47   3004] #  Metal 2         7749
[03/07 13:04:47   3004] #  Metal 3         5722
[03/07 13:04:47   3004] #-----------------------
[03/07 13:04:47   3004] #                 22401 
[03/07 13:04:47   3004] #
[03/07 13:04:47   3004] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1303.67 (MB), peak = 1315.68 (MB)
[03/07 13:04:47   3004] #
[03/07 13:04:47   3004] #Cpu time = 00:00:28
[03/07 13:04:47   3004] #Elapsed time = 00:00:28
[03/07 13:04:47   3004] #Increased memory = 53.77 (MB)
[03/07 13:04:47   3004] #Total memory = 1303.71 (MB)
[03/07 13:04:47   3004] #Peak memory = 1315.68 (MB)
[03/07 13:04:47   3004] #
[03/07 13:04:47   3004] #Start Detail Routing..
[03/07 13:04:47   3004] #start initial detail routing ...
[03/07 13:05:48   3065] # ECO: 8.1% of the total area was rechecked for DRC, and 77.6% required routing.
[03/07 13:05:48   3065] #    number of violations = 0
[03/07 13:05:48   3065] #cpu time = 00:01:01, elapsed time = 00:01:01, memory = 1314.56 (MB), peak = 1317.03 (MB)
[03/07 13:05:48   3065] #start 1st optimization iteration ...
[03/07 13:05:48   3065] #    number of violations = 0
[03/07 13:05:48   3065] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1294.31 (MB), peak = 1317.03 (MB)
[03/07 13:05:48   3065] #Complete Detail Routing.
[03/07 13:05:48   3065] #Total number of nets with non-default rule or having extra spacing = 154
[03/07 13:05:48   3065] #Total wire length = 44617 um.
[03/07 13:05:48   3065] #Total half perimeter of net bounding box = 16016 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M1 = 17 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M2 = 2652 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M3 = 23814 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M4 = 18134 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M5 = 0 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M6 = 0 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M7 = 0 um.
[03/07 13:05:48   3065] #Total wire length on LAYER M8 = 0 um.
[03/07 13:05:48   3065] #Total number of vias = 25322
[03/07 13:05:48   3065] #Total number of multi-cut vias = 152 (  0.6%)
[03/07 13:05:48   3065] #Total number of single cut vias = 25170 ( 99.4%)
[03/07 13:05:48   3065] #Up-Via Summary (total 25322):
[03/07 13:05:48   3065] #                   single-cut          multi-cut      Total
[03/07 13:05:48   3065] #-----------------------------------------------------------
[03/07 13:05:48   3065] #  Metal 1        8745 ( 98.3%)       152 (  1.7%)       8897
[03/07 13:05:48   3065] #  Metal 2        8508 (100.0%)         0 (  0.0%)       8508
[03/07 13:05:48   3065] #  Metal 3        7917 (100.0%)         0 (  0.0%)       7917
[03/07 13:05:48   3065] #-----------------------------------------------------------
[03/07 13:05:48   3065] #                25170 ( 99.4%)       152 (  0.6%)      25322 
[03/07 13:05:48   3065] #
[03/07 13:05:48   3065] #Total number of DRC violations = 0
[03/07 13:05:48   3065] #Total number of overlapping instance violations = 1
[03/07 13:05:48   3065] #Cpu time = 00:01:02
[03/07 13:05:48   3065] #Elapsed time = 00:01:02
[03/07 13:05:48   3065] #Increased memory = -10.60 (MB)
[03/07 13:05:48   3065] #Total memory = 1293.11 (MB)
[03/07 13:05:48   3065] #Peak memory = 1317.03 (MB)
[03/07 13:05:48   3065] #detailRoute Statistics:
[03/07 13:05:48   3065] #Cpu time = 00:01:02
[03/07 13:05:48   3065] #Elapsed time = 00:01:02
[03/07 13:05:48   3065] #Increased memory = -10.60 (MB)
[03/07 13:05:48   3065] #Total memory = 1293.11 (MB)
[03/07 13:05:48   3065] #Peak memory = 1317.03 (MB)
[03/07 13:05:48   3066] #
[03/07 13:05:48   3066] #globalDetailRoute statistics:
[03/07 13:05:48   3066] #Cpu time = 00:01:31
[03/07 13:05:48   3066] #Elapsed time = 00:01:31
[03/07 13:05:48   3066] #Increased memory = 45.45 (MB)
[03/07 13:05:48   3066] #Total memory = 1257.77 (MB)
[03/07 13:05:48   3066] #Peak memory = 1317.03 (MB)
[03/07 13:05:48   3066] #Number of warnings = 50
[03/07 13:05:48   3066] #Total number of warnings = 50
[03/07 13:05:48   3066] #Number of fails = 0
[03/07 13:05:48   3066] #Total number of fails = 0
[03/07 13:05:48   3066] #Complete globalDetailRoute on Fri Mar  7 13:05:48 2025
[03/07 13:05:48   3066] #
[03/07 13:05:48   3066] 
[03/07 13:05:48   3066]       Clock detailed routing done.
[03/07 13:05:48   3066] Checking guided vs. routed lengths for 154 nets...
[03/07 13:05:48   3066] 
[03/07 13:05:49   3066]       
[03/07 13:05:49   3066]       Guided max path lengths
[03/07 13:05:49   3066]       =======================
[03/07 13:05:49   3066]       
[03/07 13:05:49   3066]       ---------------------------------------
[03/07 13:05:49   3066]       From (um)    To (um)    Number of paths
[03/07 13:05:49   3066]       ---------------------------------------
[03/07 13:05:49   3066]          0.000      50.000            5
[03/07 13:05:49   3066]         50.000     100.000          123
[03/07 13:05:49   3066]        100.000     150.000           16
[03/07 13:05:49   3066]        150.000     200.000            6
[03/07 13:05:49   3066]        200.000     250.000            2
[03/07 13:05:49   3066]        250.000     300.000            0
[03/07 13:05:49   3066]        300.000     350.000            1
[03/07 13:05:49   3066]        350.000     400.000            0
[03/07 13:05:49   3066]        400.000     450.000            1
[03/07 13:05:49   3066]       ---------------------------------------
[03/07 13:05:49   3066]       
[03/07 13:05:49   3066]       Deviation of routing from guided max path lengths
[03/07 13:05:49   3066]       =================================================
[03/07 13:05:49   3066]       
[03/07 13:05:49   3066]       --------------------------------------
[03/07 13:05:49   3066]       From (%)    To (%)     Number of paths
[03/07 13:05:49   3066]       --------------------------------------
[03/07 13:05:49   3066]       below         0.000           7
[03/07 13:05:49   3066]         0.000      20.000          64
[03/07 13:05:49   3066]        20.000      40.000          50
[03/07 13:05:49   3066]        40.000      60.000          19
[03/07 13:05:49   3066]        60.000      80.000          10
[03/07 13:05:49   3066]        80.000     100.000           2
[03/07 13:05:49   3066]       100.000     120.000           1
[03/07 13:05:49   3066]       120.000     140.000           0
[03/07 13:05:49   3066]       140.000     160.000           0
[03/07 13:05:49   3066]       160.000     180.000           1
[03/07 13:05:49   3066]       --------------------------------------
[03/07 13:05:49   3066]       
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Top 10 notable deviations of routed length from guided length
[03/07 13:05:49   3066]     =============================================================
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/CTS_198 (59 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    48.502um, total =   244.208um
[03/07 13:05:49   3066]     Routed length:  max path =   127.200um, total =   267.440um
[03/07 13:05:49   3066]     Deviation:      max path =   162.255%,  total =     9.513%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/CTS_214 (66 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    54.695um, total =   264.375um
[03/07 13:05:49   3066]     Routed length:  max path =   117.800um, total =   286.400um
[03/07 13:05:49   3066]     Deviation:      max path =   115.376%,  total =     8.331%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/psum_mem_instance/CTS_104 (64 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    53.938um, total =   297.720um
[03/07 13:05:49   3066]     Routed length:  max path =    99.600um, total =   340.240um
[03/07 13:05:49   3066]     Deviation:      max path =    84.658%,  total =    14.282%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/qmem_instance/CTS_25 (66 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    75.552um, total =   304.775um
[03/07 13:05:49   3066]     Routed length:  max path =   136.000um, total =   349.620um
[03/07 13:05:49   3066]     Deviation:      max path =    80.007%,  total =    14.714%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/kmem_instance/CTS_32 (79 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    73.743um, total =   289.485um
[03/07 13:05:49   3066]     Routed length:  max path =   129.400um, total =   329.260um
[03/07 13:05:49   3066]     Deviation:      max path =    75.475%,  total =    13.740%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/CTS_199 (62 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    57.748um, total =   266.550um
[03/07 13:05:49   3066]     Routed length:  max path =   100.200um, total =   302.020um
[03/07 13:05:49   3066]     Deviation:      max path =    73.514%,  total =    13.307%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_4 (57 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    44.505um, total =   200.810um
[03/07 13:05:49   3066]     Routed length:  max path =    76.400um, total =   233.940um
[03/07 13:05:49   3066]     Deviation:      max path =    71.666%,  total =    16.498%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/CTS_255 (84 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    74.028um, total =   308.913um
[03/07 13:05:49   3066]     Routed length:  max path =   126.400um, total =   354.440um
[03/07 13:05:49   3066]     Deviation:      max path =    70.747%,  total =    14.738%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/CTS_256 (77 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    53.195um, total =   268.533um
[03/07 13:05:49   3066]     Routed length:  max path =    90.400um, total =   307.780um
[03/07 13:05:49   3066]     Deviation:      max path =    69.941%,  total =    14.616%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066]     Net core_instance/CTS_242 (75 terminals)
[03/07 13:05:49   3066]     Guided length:  max path =    64.347um, total =   305.970um
[03/07 13:05:49   3066]     Routed length:  max path =   109.200um, total =   343.580um
[03/07 13:05:49   3066]     Deviation:      max path =    69.704%,  total =    12.292%
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] Set FIXED routing status on 154 net(s)
[03/07 13:05:49   3066] Set FIXED placed status on 153 instance(s)
[03/07 13:05:49   3066] Net route status summary:
[03/07 13:05:49   3066]   Clock:       154 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=154)
[03/07 13:05:49   3066]   Non-clock: 38028 (unrouted=38028, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/07 13:05:49   3066] (Not counting 4102 nets with <2 term connections)
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] CCOPT: Done with clock implementation routing.
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] CCOPT: Starting congestion repair using flow wrapper.
[03/07 13:05:49   3066] Trial Route Overflow 0(H) 0(V)
[03/07 13:05:49   3066] Starting congestion repair ...
[03/07 13:05:49   3066] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/07 13:05:49   3066] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 13:05:49   3066] (I)       Reading DB...
[03/07 13:05:49   3066] (I)       congestionReportName   : 
[03/07 13:05:49   3066] (I)       buildTerm2TermWires    : 1
[03/07 13:05:49   3066] (I)       doTrackAssignment      : 1
[03/07 13:05:49   3066] (I)       dumpBookshelfFiles     : 0
[03/07 13:05:49   3066] (I)       numThreads             : 1
[03/07 13:05:49   3066] [NR-eagl] honorMsvRouteConstraint: false
[03/07 13:05:49   3066] (I)       honorPin               : false
[03/07 13:05:49   3066] (I)       honorPinGuide          : true
[03/07 13:05:49   3066] (I)       honorPartition         : false
[03/07 13:05:49   3066] (I)       allowPartitionCrossover: false
[03/07 13:05:49   3066] (I)       honorSingleEntry       : true
[03/07 13:05:49   3066] (I)       honorSingleEntryStrong : true
[03/07 13:05:49   3066] (I)       handleViaSpacingRule   : false
[03/07 13:05:49   3066] (I)       PDConstraint           : none
[03/07 13:05:49   3066] (I)       expBetterNDRHandling   : false
[03/07 13:05:49   3066] [NR-eagl] honorClockSpecNDR      : 0
[03/07 13:05:49   3066] (I)       routingEffortLevel     : 3
[03/07 13:05:49   3066] [NR-eagl] minRouteLayer          : 2
[03/07 13:05:49   3066] [NR-eagl] maxRouteLayer          : 4
[03/07 13:05:49   3066] (I)       numRowsPerGCell        : 1
[03/07 13:05:49   3066] (I)       speedUpLargeDesign     : 0
[03/07 13:05:49   3066] (I)       speedUpBlkViolationClean: 0
[03/07 13:05:49   3066] (I)       multiThreadingTA       : 0
[03/07 13:05:49   3066] (I)       blockedPinEscape       : 1
[03/07 13:05:49   3066] (I)       blkAwareLayerSwitching : 0
[03/07 13:05:49   3066] (I)       betterClockWireModeling: 1
[03/07 13:05:49   3066] (I)       punchThroughDistance   : 500.00
[03/07 13:05:49   3066] (I)       scenicBound            : 1.15
[03/07 13:05:49   3066] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 13:05:49   3066] (I)       source-to-sink ratio   : 0.00
[03/07 13:05:49   3066] (I)       targetCongestionRatioH : 1.00
[03/07 13:05:49   3066] (I)       targetCongestionRatioV : 1.00
[03/07 13:05:49   3066] (I)       layerCongestionRatio   : 0.70
[03/07 13:05:49   3066] (I)       m1CongestionRatio      : 0.10
[03/07 13:05:49   3066] (I)       m2m3CongestionRatio    : 0.70
[03/07 13:05:49   3066] (I)       localRouteEffort       : 1.00
[03/07 13:05:49   3066] (I)       numSitesBlockedByOneVia: 8.00
[03/07 13:05:49   3066] (I)       supplyScaleFactorH     : 1.00
[03/07 13:05:49   3066] (I)       supplyScaleFactorV     : 1.00
[03/07 13:05:49   3066] (I)       highlight3DOverflowFactor: 0.00
[03/07 13:05:49   3066] (I)       doubleCutViaModelingRatio: 0.00
[03/07 13:05:49   3066] (I)       blockTrack             : 
[03/07 13:05:49   3066] (I)       readTROption           : true
[03/07 13:05:49   3066] (I)       extraSpacingBothSide   : false
[03/07 13:05:49   3066] [NR-eagl] numTracksPerClockWire  : 0
[03/07 13:05:49   3066] (I)       routeSelectedNetsOnly  : false
[03/07 13:05:49   3066] (I)       before initializing RouteDB syMemory usage = 1567.8 MB
[03/07 13:05:49   3066] (I)       starting read tracks
[03/07 13:05:49   3066] (I)       build grid graph
[03/07 13:05:49   3066] (I)       build grid graph start
[03/07 13:05:49   3066] [NR-eagl] Layer1 has no routable track
[03/07 13:05:49   3066] [NR-eagl] Layer2 has single uniform track structure
[03/07 13:05:49   3066] [NR-eagl] Layer3 has single uniform track structure
[03/07 13:05:49   3066] [NR-eagl] Layer4 has single uniform track structure
[03/07 13:05:49   3066] (I)       build grid graph end
[03/07 13:05:49   3066] (I)       Layer1   numNetMinLayer=38028
[03/07 13:05:49   3066] (I)       Layer2   numNetMinLayer=0
[03/07 13:05:49   3066] (I)       Layer3   numNetMinLayer=154
[03/07 13:05:49   3066] (I)       Layer4   numNetMinLayer=0
[03/07 13:05:49   3066] (I)       numViaLayers=3
[03/07 13:05:49   3066] (I)       end build via table
[03/07 13:05:49   3066] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 13:05:49   3066] [NR-eagl] numPreroutedNet = 154  numPreroutedWires = 27087
[03/07 13:05:49   3066] (I)       readDataFromPlaceDB
[03/07 13:05:49   3066] (I)       Read net information..
[03/07 13:05:49   3066] [NR-eagl] Read numTotalNets=38182  numIgnoredNets=154
[03/07 13:05:49   3066] (I)       Read testcase time = 0.010 seconds
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] (I)       totalPins=124257  totalGlobalPin=119504 (96.17%)
[03/07 13:05:49   3066] (I)       Model blockage into capacity
[03/07 13:05:49   3066] (I)       Read numBlocks=17742  numPreroutedWires=27087  numCapScreens=0
[03/07 13:05:49   3066] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 13:05:49   3066] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 13:05:49   3066] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 13:05:49   3066] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 13:05:49   3066] (I)       Modeling time = 0.050 seconds
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] (I)       Number of ignored nets = 154
[03/07 13:05:49   3066] (I)       Number of fixed nets = 154.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Number of clock nets = 154.  Ignored: No
[03/07 13:05:49   3066] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 13:05:49   3066] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/07 13:05:49   3066] (I)       Before initializing earlyGlobalRoute syMemory usage = 1567.8 MB
[03/07 13:05:49   3066] (I)       Layer1  viaCost=300.00
[03/07 13:05:49   3066] (I)       Layer2  viaCost=100.00
[03/07 13:05:49   3066] (I)       Layer3  viaCost=100.00
[03/07 13:05:49   3066] (I)       ---------------------Grid Graph Info--------------------
[03/07 13:05:49   3066] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 13:05:49   3066] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 13:05:49   3066] (I)       Site Width          :   400  (dbu)
[03/07 13:05:49   3066] (I)       Row Height          :  3600  (dbu)
[03/07 13:05:49   3066] (I)       GCell Width         :  3600  (dbu)
[03/07 13:05:49   3066] (I)       GCell Height        :  3600  (dbu)
[03/07 13:05:49   3066] (I)       grid                :   308   306     4
[03/07 13:05:49   3066] (I)       vertical capacity   :     0  3600     0  3600
[03/07 13:05:49   3066] (I)       horizontal capacity :     0     0  3600     0
[03/07 13:05:49   3066] (I)       Default wire width  :   180   200   200   200
[03/07 13:05:49   3066] (I)       Default wire space  :   180   200   200   200
[03/07 13:05:49   3066] (I)       Default pitch size  :   360   400   400   400
[03/07 13:05:49   3066] (I)       First Track Coord   :     0   200   400   200
[03/07 13:05:49   3066] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 13:05:49   3066] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 13:05:49   3066] (I)       Num of masks        :     1     1     1     1
[03/07 13:05:49   3066] (I)       --------------------------------------------------------
[03/07 13:05:49   3066] 
[03/07 13:05:49   3066] [NR-eagl] ============ Routing rule table ============
[03/07 13:05:49   3066] [NR-eagl] Rule id 0. Nets 0 
[03/07 13:05:49   3066] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/07 13:05:49   3066] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/07 13:05:49   3066] [NR-eagl] Rule id 1. Nets 38028 
[03/07 13:05:49   3066] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 13:05:49   3066] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 13:05:49   3066] [NR-eagl] ========================================
[03/07 13:05:49   3066] [NR-eagl] 
[03/07 13:05:49   3066] (I)       After initializing earlyGlobalRoute syMemory usage = 1567.8 MB
[03/07 13:05:49   3066] (I)       Loading and dumping file time : 0.49 seconds
[03/07 13:05:49   3066] (I)       free getNanoCongMap()->getMpool()
[03/07 13:05:49   3066] (I)       ============= Initialization =============
[03/07 13:05:49   3066] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 13:05:49   3066] [NR-eagl] Layer group 1: route 38028 net(s) in layer range [2, 4]
[03/07 13:05:49   3066] (I)       ============  Phase 1a Route ============
[03/07 13:05:49   3066] (I)       Phase 1a runs 0.12 seconds
[03/07 13:05:49   3066] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[03/07 13:05:49   3066] (I)       Usage: 402697 = (195694 H, 207003 V) = (24.04% H, 14.49% V) = (3.522e+05um H, 3.726e+05um V)
[03/07 13:05:49   3066] (I)       
[03/07 13:05:49   3066] (I)       ============  Phase 1b Route ============
[03/07 13:05:49   3066] (I)       Phase 1b runs 0.04 seconds
[03/07 13:05:49   3066] (I)       Usage: 402947 = (195832 H, 207115 V) = (24.05% H, 14.50% V) = (3.525e+05um H, 3.728e+05um V)
[03/07 13:05:49   3066] (I)       
[03/07 13:05:49   3066] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.22% V. EstWL: 7.253046e+05um
[03/07 13:05:49   3066] (I)       ============  Phase 1c Route ============
[03/07 13:05:49   3066] (I)       Level2 Grid: 62 x 62
[03/07 13:05:49   3067] (I)       Phase 1c runs 0.02 seconds
[03/07 13:05:49   3067] (I)       Usage: 402947 = (195832 H, 207115 V) = (24.05% H, 14.50% V) = (3.525e+05um H, 3.728e+05um V)
[03/07 13:05:49   3067] (I)       
[03/07 13:05:49   3067] (I)       ============  Phase 1d Route ============
[03/07 13:05:49   3067] (I)       Phase 1d runs 0.03 seconds
[03/07 13:05:49   3067] (I)       Usage: 403019 = (195873 H, 207146 V) = (24.06% H, 14.50% V) = (3.526e+05um H, 3.729e+05um V)
[03/07 13:05:49   3067] (I)       
[03/07 13:05:49   3067] (I)       ============  Phase 1e Route ============
[03/07 13:05:49   3067] (I)       Phase 1e runs 0.01 seconds
[03/07 13:05:49   3067] (I)       Usage: 403019 = (195873 H, 207146 V) = (24.06% H, 14.50% V) = (3.526e+05um H, 3.729e+05um V)
[03/07 13:05:49   3067] (I)       
[03/07 13:05:49   3067] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.13% V. EstWL: 7.254342e+05um
[03/07 13:05:49   3067] [NR-eagl] 
[03/07 13:05:49   3067] (I)       ============  Phase 1l Route ============
[03/07 13:05:50   3067] (I)       dpBasedLA: time=0.07  totalOF=3578  totalVia=227584  totalWL=402983  total(Via+WL)=630567 
[03/07 13:05:50   3067] (I)       Total Global Routing Runtime: 0.46 seconds
[03/07 13:05:50   3067] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.06% V
[03/07 13:05:50   3067] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.06% V
[03/07 13:05:50   3067] (I)       
[03/07 13:05:50   3067] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 13:05:50   3067] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 13:05:50   3067] 
[03/07 13:05:50   3067] ** np local hotspot detection info verbose **
[03/07 13:05:50   3067] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 13:05:50   3067] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 13:05:50   3067] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 13:05:50   3067] 
[03/07 13:05:50   3067] describeCongestion: hCong = 0.00 vCong = 0.00
[03/07 13:05:50   3067] Skipped repairing congestion.
[03/07 13:05:50   3067] (I)       ============= track Assignment ============
[03/07 13:05:50   3067] (I)       extract Global 3D Wires
[03/07 13:05:50   3067] (I)       Extract Global WL : time=0.02
[03/07 13:05:50   3067] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 13:05:50   3067] (I)       Initialization real time=0.01 seconds
[03/07 13:05:50   3067] (I)       Kernel real time=0.39 seconds
[03/07 13:05:50   3067] (I)       End Greedy Track Assignment
[03/07 13:05:50   3067] [NR-eagl] Layer1(M1)(F) length: 1.700000e+01um, number of vias: 132912
[03/07 13:05:50   3067] [NR-eagl] Layer2(M2)(V) length: 3.086508e+05um, number of vias: 188293
[03/07 13:05:50   3067] [NR-eagl] Layer3(M3)(H) length: 3.853440e+05um, number of vias: 14912
[03/07 13:05:50   3067] [NR-eagl] Layer4(M4)(V) length: 9.705808e+04um, number of vias: 0
[03/07 13:05:50   3067] [NR-eagl] Total length: 7.910698e+05um, number of vias: 336117
[03/07 13:05:50   3067] End of congRepair (cpu=0:00:01.7, real=0:00:01.0)
[03/07 13:05:50   3067] 
[03/07 13:05:50   3067] CCOPT: Done with congestion repair using flow wrapper.
[03/07 13:05:50   3067] 
[03/07 13:05:50   3067] #spOpts: N=65 
[03/07 13:05:50   3067] Core basic site is core
[03/07 13:05:50   3068] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:05:50   3068]     Clock implementation routing done.
[03/07 13:05:50   3068]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81497 and nets=42284 using extraction engine 'preRoute' .
[03/07 13:05:50   3068] PreRoute RC Extraction called for design fullchip.
[03/07 13:05:50   3068] RC Extraction called in multi-corner(2) mode.
[03/07 13:05:50   3068] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:05:50   3068] RCMode: PreRoute
[03/07 13:05:50   3068]       RC Corner Indexes            0       1   
[03/07 13:05:50   3068] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:05:50   3068] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:05:50   3068] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:05:50   3068] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:05:50   3068] Shrink Factor                : 1.00000
[03/07 13:05:50   3068] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:05:50   3068] Using capacitance table file ...
[03/07 13:05:50   3068] Updating RC grid for preRoute extraction ...
[03/07 13:05:50   3068] Initializing multi-corner capacitance tables ... 
[03/07 13:05:51   3068] Initializing multi-corner resistance tables ...
[03/07 13:05:51   3068] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1519.465M)
[03/07 13:05:51   3068] 
[03/07 13:05:51   3068]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/07 13:05:51   3068]     Rebuilding timing graph... 
[03/07 13:05:51   3068]     Rebuilding timing graph done.
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Routing Correlation Report
[03/07 13:05:54   3071]     ==========================
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Top/Trunk Low-Fanout (<=5) Routes:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC     Regression    Regression
[03/07 13:05:54   3071]                                   Mean         Mean                   Std.Dev      Std.Dev                  X Slope       Y Slope
[03/07 13:05:54   3071]     -------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Gate Delay           ns          0.096        0.099      1.024       0.000        0.001      -1.000      -4.667        -0.214
[03/07 13:05:54   3071]     S->S Wire Len.       um        133.020      141.386      1.063     130.908      138.757       1.000       1.060         0.943
[03/07 13:05:54   3071]     S->S Wire Res.       Ohm       152.945      170.305      1.114     142.028      160.275       1.000       1.128         0.886
[03/07 13:05:54   3071]     S->S Wire Res./um    Ohm         1.206        1.244      1.031       0.473        0.464       0.996       0.978         1.014
[03/07 13:05:54   3071]     Total Wire Len.      um        253.502      267.500      1.055     196.518      209.598       1.000       1.066         0.937
[03/07 13:05:54   3071]     Trans. Time          ns          0.069        0.072      1.038       0.031        0.032       0.998       1.029         0.968
[03/07 13:05:54   3071]     Wire Cap.            fF         39.681       41.799      1.053      30.927       32.975       1.000       1.066         0.937
[03/07 13:05:54   3071]     Wire Cap./um         fF          0.117        0.117      0.997       0.078        0.078       1.000       0.997         1.003
[03/07 13:05:54   3071]     Wire Delay           ns          0.004        0.005      1.240       0.005        0.007       1.000       1.228         0.814
[03/07 13:05:54   3071]     Wire Skew            ns          0.002        0.002      1.137       0.001        0.002       0.997       1.084         0.917
[03/07 13:05:54   3071]     -------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Top/Trunk High-Fanout (>5) Routes:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/07 13:05:54   3071]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Gate Delay           ns          0.091        0.093      1.025      0.011         0.011      0.999      1.056         0.945
[03/07 13:05:54   3071]     S->S Wire Len.       um         82.543       89.395      1.083     59.492        63.320      0.996      1.060         0.936
[03/07 13:05:54   3071]     S->S Wire Res.       Ohm       101.748      111.672      1.098     66.452        73.353      0.994      1.098         0.901
[03/07 13:05:54   3071]     S->S Wire Res./um    Ohm         1.410        1.385      0.982      0.416         0.340      0.943      0.771         1.153
[03/07 13:05:54   3071]     Total Wire Len.      um        304.712      330.664      1.085     92.826        99.718      0.997      1.071         0.928
[03/07 13:05:54   3071]     Trans. Time          ns          0.085        0.088      1.040      0.008         0.008      0.992      1.059         0.929
[03/07 13:05:54   3071]     Wire Cap.            fF         46.854       50.586      1.080     14.544        15.641      0.997      1.073         0.927
[03/07 13:05:54   3071]     Wire Cap./um         fF          0.154        0.153      0.994      0.004         0.004      0.985      0.974         0.995
[03/07 13:05:54   3071]     Wire Delay           ns          0.004        0.005      1.159      0.003         0.004      0.995      1.147         0.862
[03/07 13:05:54   3071]     Wire Skew            ns          0.005        0.006      1.165      0.002         0.003      0.989      1.194         0.820
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Leaf Routes:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/07 13:05:54   3071]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Gate Delay           ns          0.095        0.095      0.996      0.007         0.007      0.987      0.942         1.035
[03/07 13:05:54   3071]     S->S Wire Len.       um         42.855       54.849      1.280     20.127        25.865      0.807      1.036         0.628
[03/07 13:05:54   3071]     S->S Wire Res.       Ohm        68.323       78.816      1.154     28.076        34.717      0.790      0.977         0.639
[03/07 13:05:54   3071]     S->S Wire Res./um    Ohm         1.676        1.487      0.887      0.320         0.210      0.801      0.525         1.223
[03/07 13:05:54   3071]     Total Wire Len.      um        273.004      284.073      1.041     55.582        57.105      0.989      1.016         0.962
[03/07 13:05:54   3071]     Trans. Time          ns          0.090        0.091      1.006      0.010         0.010      0.990      1.000         0.981
[03/07 13:05:54   3071]     Wire Cap.            fF         49.902       49.106      0.984     10.029         9.739      0.990      0.961         1.019
[03/07 13:05:54   3071]     Wire Cap./um         fF          0.183        0.173      0.946      0.006         0.004      0.943      0.632         1.408
[03/07 13:05:54   3071]     Wire Delay           ns          0.003        0.005      1.451      0.002         0.002      0.734      1.024         0.526
[03/07 13:05:54   3071]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Route Sink Pin                                                                           Difference (%)
[03/07 13:05:54   3071]     -------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27444/I                                           -71.429
[03/07 13:05:54   3071]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27441/I                                           -33.333
[03/07 13:05:54   3071]     core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d7c/I       -28.571
[03/07 13:05:54   3071]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A2745c/I                                           -25.210
[03/07 13:05:54   3071]     core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d79/I                        -25.000
[03/07 13:05:54   3071]     -------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -----------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/07 13:05:54   3071]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/07 13:05:54   3071]     -----------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     M1                             0.000um      0.200um        1.787         0.272         0.487
[03/07 13:05:54   3071]     M2                             0.000um      3.000um        1.599         0.282         0.451
[03/07 13:05:54   3071]     M3                           738.638um    750.600um        1.599         0.282         0.451
[03/07 13:05:54   3071]     M4                           275.370um    316.200um        1.599         0.282         0.451
[03/07 13:05:54   3071]     Preferred Layer Adherence    100.000%      99.701%           -             -             -
[03/07 13:05:54   3071]     -----------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     No transition time violation increases to report
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Route Sink Pin                                                                                  Difference (%)
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d57/I                                                  -83.333
[03/07 13:05:54   3071]     core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27256/I              -80.000
[03/07 13:05:54   3071]     core_instance/qmem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d51/I                                    -77.778
[03/07 13:05:54   3071]     core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A26d39/I        75.000
[03/07 13:05:54   3071]     core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d47/I                                                  -63.636
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/07 13:05:54   3071]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     M1                              0.000um       1.200um       1.787         0.272         0.487
[03/07 13:05:54   3071]     M2                              0.000um      19.500um       1.599         0.282         0.451
[03/07 13:05:54   3071]     M3                           2128.660um    2295.000um       1.599         0.282         0.451
[03/07 13:05:54   3071]     M4                           2137.307um    2313.600um       1.599         0.282         0.451
[03/07 13:05:54   3071]     Preferred Layer Adherence     100.000%       99.553%          -             -             -
[03/07 13:05:54   3071]     ------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     No transition time violation increases to report
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Top Wire Delay Differences (Leaf routes):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     ----------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Route Sink Pin                                                      Difference (%)
[03/07 13:05:54   3071]     ----------------------------------------------------------------------------------
[03/07 13:05:54   3071]     core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_16_/CP      -1025.000
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/memory6_reg_71_/CP                     -983.333
[03/07 13:05:54   3071]     core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_13_/CP        -900.000
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/memory9_reg_26_/CP                     -833.333
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/memory0_reg_46_/CP                     -816.667
[03/07 13:05:54   3071]     ----------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Clock Tree Layer Assignment (Leaf Routes):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
[03/07 13:05:54   3071]                                                                (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     M1                               0.000um       15.600um       1.787         0.272         0.487
[03/07 13:05:54   3071]     M2                               0.000um     2629.800um       1.599         0.282         0.451
[03/07 13:05:54   3071]     M3                           17930.885um    20768.200um       1.599         0.282         0.451
[03/07 13:05:54   3071]     M4                           19470.663um    15504.400um       1.599         0.282         0.451
[03/07 13:05:54   3071]     Preferred Layer Adherence      100.000%        93.203%          -             -             -
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Top 5 Transition Time Violating Nets (Leaf Routes)
[03/07 13:05:54   3071]     ==================================================
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Net: core_instance/psum_mem_instance/CTS_110:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/07 13:05:54   3071]                          Length        Via Count     Length        Via Count
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     M2                     0.000um      83            35.600um         83
[03/07 13:05:54   3071]     M3                   137.382um      83           197.600um         79
[03/07 13:05:54   3071]     M4                   186.815um     118           118.200um         59
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Totals               323.000um     284           350.000um        221
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Quantity             Pre-Route     Post-Route        -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/07 13:05:54   3071]     S->WS Trans. Time      0.105ns       0.107ns         -             -
[03/07 13:05:54   3071]     S->WS Wire Len.       59.575um      57.600um         -             -
[03/07 13:05:54   3071]     S->WS Wire Res.       91.852Ohm     79.952Ohm        -             -
[03/07 13:05:54   3071]     Wire Cap.             59.605fF      61.170fF         -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_10_/CP.
[03/07 13:05:54   3071]     Post-route worst sink: core_instance/psum_mem_instance/Q_reg_10_/CP.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Driver instance:
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f45.
[03/07 13:05:54   3071]     Driver fanout: 82.
[03/07 13:05:54   3071]     Driver cell: CKBD12.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Net: core_instance/psum_mem_instance/CTS_97:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/07 13:05:54   3071]                          Length        Via Count     Length        Via Count
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     M2                     0.000um      78            30.400um         78
[03/07 13:05:54   3071]     M3                   144.458um      78           185.000um         78
[03/07 13:05:54   3071]     M4                   177.748um     111           133.000um         68
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Totals               321.000um     267           348.000um        224
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Quantity             Pre-Route     Post-Route        -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/07 13:05:54   3071]     S->WS Trans. Time      0.101ns       0.106ns         -             -
[03/07 13:05:54   3071]     S->WS Wire Len.       50.590um      98.800um         -             -
[03/07 13:05:54   3071]     S->WS Wire Res.       76.071Ohm    133.802Ohm        -             -
[03/07 13:05:54   3071]     Wire Cap.             58.710fF      60.193fF         -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_4_/CP.
[03/07 13:05:54   3071]     Post-route worst sink: core_instance/psum_mem_instance/Q_reg_5_/CP.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Driver instance:
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f55.
[03/07 13:05:54   3071]     Driver fanout: 77.
[03/07 13:05:54   3071]     Driver cell: CKBD12.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Net: core_instance/CTS_255:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/07 13:05:54   3071]                          Length        Via Count     Length        Via Count
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     M2                     0.000um      84            25.000um         84
[03/07 13:05:54   3071]     M3                   150.080um      84           201.600um         81
[03/07 13:05:54   3071]     M4                   158.833um     131            94.000um         58
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Totals               308.000um     299           320.000um        223
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Quantity             Pre-Route     Post-Route        -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/07 13:05:54   3071]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/07 13:05:54   3071]     S->WS Wire Len.       57.498um     117.200um         -             -
[03/07 13:05:54   3071]     S->WS Wire Res.       92.591Ohm    168.831Ohm        -             -
[03/07 13:05:54   3071]     Wire Cap.             59.049fF      57.591fF         -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Pre-route worst sink: core_instance/kmem_instance/Q_reg_28_/CP.
[03/07 13:05:54   3071]     Post-route worst sink: core_instance/kmem_instance/memory9_reg_28_/CP.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26d57.
[03/07 13:05:54   3071]     Driver fanout: 83.
[03/07 13:05:54   3071]     Driver cell: CKBD12.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Net: core_instance/psum_mem_instance/CTS_108:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/07 13:05:54   3071]                          Length        Via Count     Length        Via Count
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     M2                     0.000um      55            21.600um         55
[03/07 13:05:54   3071]     M3                    92.015um      55           118.600um         49
[03/07 13:05:54   3071]     M4                   130.167um      74           100.600um         49
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Totals               222.000um     184           239.000um        153
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Quantity             Pre-Route     Post-Route        -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/07 13:05:54   3071]     S->WS Trans. Time      0.104ns       0.106ns         -             -
[03/07 13:05:54   3071]     S->WS Wire Len.       55.718um      81.000um         -             -
[03/07 13:05:54   3071]     S->WS Wire Res.       78.653Ohm    111.425Ohm        -             -
[03/07 13:05:54   3071]     Wire Cap.             40.131fF      41.255fF         -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Pre-route worst sink: core_instance/psum_mem_instance/Q_reg_40_/CP.
[03/07 13:05:54   3071]     Post-route worst sink: core_instance/psum_mem_instance/Q_reg_40_/CP.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Driver instance:
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A27261.
[03/07 13:05:54   3071]     Driver fanout: 54.
[03/07 13:05:54   3071]     Driver cell: CKBD8.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Net: core_instance/CTS_243:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/07 13:05:54   3071]                          Length        Via Count     Length        Via Count
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     M2                     0.000um      82            26.400um         82
[03/07 13:05:54   3071]     M3                   130.708um      82           162.800um         78
[03/07 13:05:54   3071]     M4                   198.093um     122           149.600um         76
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Totals               328.000um     286           337.000um        236
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Quantity             Pre-Route     Post-Route        -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     S->WS OverSlew         0.000ns       0.001ns         -             -
[03/07 13:05:54   3071]     S->WS Trans. Time      0.105ns       0.106ns         -             -
[03/07 13:05:54   3071]     S->WS Wire Len.       53.737um      89.000um         -             -
[03/07 13:05:54   3071]     S->WS Wire Res.       85.498Ohm    129.134Ohm        -             -
[03/07 13:05:54   3071]     Wire Cap.             59.736fF      58.392fF         -             -
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Pre-route worst sink: core_instance/psum_mem_instance/memory9_reg_30_/CP.
[03/07 13:05:54   3071]     Post-route worst sink:
[03/07 13:05:54   3071]     core_instance/psum_mem_instance/memory9_reg_30_/CP.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A26f50.
[03/07 13:05:54   3071]     Driver fanout: 81.
[03/07 13:05:54   3071]     Driver cell: CKBD12.
[03/07 13:05:54   3071]     -------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Via Selection for Estimated Routes (rule default):
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     ----------------------------------------------------------------
[03/07 13:05:54   3071]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/07 13:05:54   3071]     Range                    (Ohm)    (fF)     (fs)     Only
[03/07 13:05:54   3071]     ----------------------------------------------------------------
[03/07 13:05:54   3071]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/07 13:05:54   3071]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/07 13:05:54   3071]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/07 13:05:54   3071]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/07 13:05:54   3071]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/07 13:05:54   3071]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/07 13:05:54   3071]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/07 13:05:54   3071]     ----------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Post-Route Via Usage Statistics:
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/07 13:05:54   3071]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/07 13:05:54   3071]                                                             Count                          Count                            Count                 
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     M1-M2    VIA12_1cut          1.500    0.032    0.047      -          -          -         1          1%          -        -          -         -
[03/07 13:05:54   3071]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      10          0%        -        -           -           -        -          -         -
[03/07 13:05:54   3071]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    8582         98%       ER       152         90%        ER         -          -         -
[03/07 13:05:54   3071]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      78          1%        -         9          5%          -        -          -         -
[03/07 13:05:54   3071]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      58          1%        -         7          4%          -        -          -         -
[03/07 13:05:54   3071]     M2-M3    VIA23_1cut          1.500    0.030    0.046    8336        100%       ER       170        100%        ER         -          -         -
[03/07 13:05:54   3071]     M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
[03/07 13:05:54   3071]     M3-M4    VIA34_1cut          1.500    0.030    0.046    7543        100%       ER       372        100%        ER         -          -         -
[03/07 13:05:54   3071]     M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/07 13:05:54   3071]     M3-M4    VIA34_1stack_W      1.500    0.059    0.089      -          -          -         1          0%          -        -          -         -
[03/07 13:05:54   3071]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Tag Key:
[03/07 13:05:54   3071]     	E=Used for route estimates;
[03/07 13:05:54   3071]     	R=Most frequently used by router for this net type and layer transition.
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     
[03/07 13:05:54   3071]     Clock DAG stats after routing clock trees:
[03/07 13:05:54   3071]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:05:54   3071]       cell areas     : b=1185.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1185.840um^2
[03/07 13:05:54   3071]       gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.834pF, total=8.492pF
[03/07 13:05:54   3071]       wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:05:54   3071]       wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:05:54   3071]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:05:54   3071]     Clock DAG net violations after routing clock trees:
[03/07 13:05:54   3071]       Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:05:54   3071]       Transition  : {count=6, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/07 13:05:54   3071]     Clock tree state after routing clock trees:
[03/07 13:05:54   3071]       clock_tree clk: worst slew is leaf(0.107),trunk(0.102),top(nil), margined worst slew is leaf(0.107),trunk(0.102),top(nil)
[03/07 13:05:54   3071]       skew_group clk/CON: insertion delay [min=0.381, max=0.429, avg=0.408, sd=0.009], skew [0.049 vs 0.057, 100% {0.381, 0.407, 0.429}] (wid=0.051 ws=0.022) (gid=0.400 gs=0.049)
[03/07 13:05:54   3072]     Clock network insertion delays are now [0.381ns, 0.429ns] average 0.408ns std.dev 0.009ns
[03/07 13:05:54   3072]     Legalizer reserving space for clock trees... 
[03/07 13:05:54   3072]     Legalizer reserving space for clock trees done.
[03/07 13:05:54   3072]     PostConditioning... 
[03/07 13:05:54   3072]       Update timing... 
[03/07 13:05:55   3072]         Updating timing graph... 
[03/07 13:05:55   3072]           
[03/07 13:05:55   3072] #################################################################################
[03/07 13:05:55   3072] # Design Stage: PreRoute
[03/07 13:05:55   3072] # Design Name: fullchip
[03/07 13:05:55   3072] # Design Mode: 65nm
[03/07 13:05:55   3072] # Analysis Mode: MMMC Non-OCV 
[03/07 13:05:55   3072] # Parasitics Mode: No SPEF/RCDB
[03/07 13:05:55   3072] # Signoff Settings: SI Off 
[03/07 13:05:55   3072] #################################################################################
[03/07 13:05:56   3073] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:05:56   3073] Calculate delays in BcWc mode...
[03/07 13:05:56   3073] Topological Sorting (CPU = 0:00:00.1, MEM = 1584.2M, InitMEM = 1584.2M)
[03/07 13:06:00   3077] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 13:06:00   3077] End delay calculation. (MEM=1655.1 CPU=0:00:04.2 REAL=0:00:04.0)
[03/07 13:06:00   3077] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 1655.1M) ***
[03/07 13:06:00   3077]         Updating timing graph done.
[03/07 13:06:00   3077]         Updating latch analysis... 
[03/07 13:06:01   3078]         Updating latch analysis done.
[03/07 13:06:01   3078]       Update timing done.
[03/07 13:06:01   3078]       Invalidating timing
[03/07 13:06:01   3078]       PostConditioning active optimizations:
[03/07 13:06:01   3078]        - DRV fixing with cell sizing
[03/07 13:06:01   3078]       
[03/07 13:06:01   3078]       Currently running CTS, using active skew data
[03/07 13:06:01   3078]       Rebuilding timing graph... 
[03/07 13:06:01   3078]       Rebuilding timing graph done.
[03/07 13:06:02   3079]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/07 13:06:02   3079]       Rebuilding timing graph   cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:06:02   3079]       Rebuilding timing graph   cell areas     : b=1185.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1185.840um^2
[03/07 13:06:02   3079]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.834pF, total=8.492pF
[03/07 13:06:02   3079]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:06:02   3079]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:06:02   3079]       Rebuilding timing graph   sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:06:02   3079]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/07 13:06:02   3079]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:06:02   3079]       Rebuilding timing graph   Transition  : {count=6, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/07 13:06:02   3079]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/07 13:06:02   3079]       Clock DAG stats PostConditioning initial state:
[03/07 13:06:02   3079]         cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:06:02   3079]         cell areas     : b=1185.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1185.840um^2
[03/07 13:06:02   3079]         gate capacitance : top=0.000pF, trunk=0.658pF, leaf=7.834pF, total=8.492pF
[03/07 13:06:02   3079]         wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:06:02   3079]         wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:06:02   3079]         sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:06:02   3079]       Clock DAG net violations PostConditioning initial state:
[03/07 13:06:02   3079]         Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:06:02   3079]         Transition  : {count=6, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns
[03/07 13:06:02   3079]       Recomputing CTS skew targets... 
[03/07 13:06:02   3079]         Resolving skew group constraints... 
[03/07 13:06:02   3079]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/07 13:06:02   3079]         Resolving skew group constraints done.
[03/07 13:06:02   3079]       Recomputing CTS skew targets done.
[03/07 13:06:02   3079]       Fixing DRVs... 
[03/07 13:06:02   3079]         Fixing clock tree DRVs: 
[03/07 13:06:02   3079]         Fixing clock tree DRVs: .
[03/07 13:06:02   3079]         Fixing clock tree DRVs: ..
[03/07 13:06:02   3079]         Fixing clock tree DRVs: ...
[03/07 13:06:02   3079]         Fixing clock tree DRVs: ... 20% 
[03/07 13:06:02   3079]         Fixing clock tree DRVs: ... 20% .
[03/07 13:06:02   3079]         Fixing clock tree DRVs: ... 20% ..
[03/07 13:06:02   3079]         Fixing clock tree DRVs: ... 20% ...
[03/07 13:06:02   3080]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/07 13:06:02   3080]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/07 13:06:02   3080]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/07 13:06:02   3080]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/07 13:06:03   3080]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/07 13:06:03   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/07 13:06:03   3081]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/07 13:06:03   3081]         CCOpt-PostConditioning: considered: 154, tested: 154, violation detected: 7, cannot run: 1, attempted: 6, failed: 0, sized: 6
[03/07 13:06:03   3081]         
[03/07 13:06:03   3081]         PRO Statistics: Fix DRVs (cell sizing):
[03/07 13:06:03   3081]         =======================================
[03/07 13:06:03   3081]         
[03/07 13:06:03   3081]         Cell changes by Net Type:
[03/07 13:06:03   3081]         
[03/07 13:06:03   3081]         ------------------------------
[03/07 13:06:03   3081]         Net Type    Attempted    Sized
[03/07 13:06:03   3081]         ------------------------------
[03/07 13:06:03   3081]         top             0          0
[03/07 13:06:03   3081]         trunk           0          0
[03/07 13:06:03   3081]         leaf            6          6
[03/07 13:06:03   3081]         ------------------------------
[03/07 13:06:03   3081]         Total           6          6
[03/07 13:06:03   3081]         ------------------------------
[03/07 13:06:03   3081]         
[03/07 13:06:03   3081]         Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 12.960um^2
[03/07 13:06:03   3081]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/07 13:06:03   3081]         
[03/07 13:06:03   3081]         Clock DAG stats PostConditioning after DRV fixing:
[03/07 13:06:03   3081]           cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:06:03   3081]           cell areas     : b=1198.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1198.800um^2
[03/07 13:06:03   3081]           gate capacitance : top=0.000pF, trunk=0.664pF, leaf=7.834pF, total=8.498pF
[03/07 13:06:03   3081]           wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:06:03   3081]           wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:06:03   3081]           sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:06:03   3081]         Clock DAG net violations PostConditioning after DRV fixing:
[03/07 13:06:03   3081]           Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:06:03   3081]         Clock tree state PostConditioning after DRV fixing:
[03/07 13:06:03   3081]           clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/07 13:06:03   3081]           skew_group clk/CON: insertion delay [min=0.381, max=0.426, avg=0.407, sd=0.009], skew [0.046 vs 0.057, 100% {0.381, 0.407, 0.426}] (wid=0.051 ws=0.022) (gid=0.400 gs=0.049)
[03/07 13:06:04   3081]         Clock network insertion delays are now [0.381ns, 0.426ns] average 0.407ns std.dev 0.009ns
[03/07 13:06:04   3081]       Fixing DRVs done.
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       Slew Diagnostics: After DRV fixing
[03/07 13:06:04   3081]       ==================================
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       Global Causes:
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       -------------------------------------
[03/07 13:06:04   3081]       Cause
[03/07 13:06:04   3081]       -------------------------------------
[03/07 13:06:04   3081]       DRV fixing with buffering is disabled
[03/07 13:06:04   3081]       -------------------------------------
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       Top 5 overslews:
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       ---------------------------------
[03/07 13:06:04   3081]       Overslew    Causes    Driving Pin
[03/07 13:06:04   3081]       ---------------------------------
[03/07 13:06:04   3081]         (empty table)
[03/07 13:06:04   3081]       ---------------------------------
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       Slew Diagnostics Counts:
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       -------------------
[03/07 13:06:04   3081]       Cause    Occurences
[03/07 13:06:04   3081]       -------------------
[03/07 13:06:04   3081]         (empty table)
[03/07 13:06:04   3081]       -------------------
[03/07 13:06:04   3081]       
[03/07 13:06:04   3081]       Reconnecting optimized routes... 
[03/07 13:06:04   3081]       Reconnecting optimized routes done.
[03/07 13:06:04   3081]       Refining placement... 
[03/07 13:06:04   3081] *
[03/07 13:06:04   3081] * Starting clock placement refinement...
[03/07 13:06:04   3081] *
[03/07 13:06:04   3081] * First pass: Refine non-clock instances...
[03/07 13:06:04   3081] *
[03/07 13:06:04   3081] #spOpts: N=65 
[03/07 13:06:04   3081] *** Starting refinePlace (0:51:22 mem=1531.1M) ***
[03/07 13:06:04   3081] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:06:04   3081] Starting refinePlace ...
[03/07 13:06:04   3081] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[03/07 13:06:04   3081] Type 'man IMPSP-2002' for more detail.
[03/07 13:06:04   3081] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:06:04   3081] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1531.1MB
[03/07 13:06:04   3081] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1531.1MB) @(0:51:22 - 0:51:22).
[03/07 13:06:04   3081] *** Finished refinePlace (0:51:22 mem=1531.1M) ***
[03/07 13:06:04   3081] *
[03/07 13:06:04   3081] * Second pass: Refine clock instances...
[03/07 13:06:04   3081] *
[03/07 13:06:04   3081] #spOpts: N=65 mergeVia=F 
[03/07 13:06:04   3081] *** Starting refinePlace (0:51:22 mem=1531.1M) ***
[03/07 13:06:04   3081] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:06:04   3082] Starting refinePlace ...
[03/07 13:06:04   3082] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/07 13:06:04   3082] Type 'man IMPSP-2002' for more detail.
[03/07 13:06:04   3082] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:06:04   3082] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1531.1MB
[03/07 13:06:04   3082] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1531.1MB) @(0:51:22 - 0:51:22).
[03/07 13:06:04   3082] *** Finished refinePlace (0:51:22 mem=1531.1M) ***
[03/07 13:06:04   3082] *
[03/07 13:06:04   3082] * No clock instances moved during refinement.
[03/07 13:06:04   3082] *
[03/07 13:06:04   3082] * Finished with clock placement refinement.
[03/07 13:06:04   3082] *
[03/07 13:06:04   3082] #spOpts: N=65 
[03/07 13:06:04   3082] 
[03/07 13:06:04   3082]       Refining placement done.
[03/07 13:06:04   3082]       Set dirty flag on 11 insts, 22 nets
[03/07 13:06:04   3082]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=81497 and nets=42284 using extraction engine 'preRoute' .
[03/07 13:06:04   3082] PreRoute RC Extraction called for design fullchip.
[03/07 13:06:04   3082] RC Extraction called in multi-corner(2) mode.
[03/07 13:06:04   3082] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:06:04   3082] RCMode: PreRoute
[03/07 13:06:04   3082]       RC Corner Indexes            0       1   
[03/07 13:06:04   3082] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:06:04   3082] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:06:04   3082] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:06:04   3082] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:06:04   3082] Shrink Factor                : 1.00000
[03/07 13:06:04   3082] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:06:04   3082] Using capacitance table file ...
[03/07 13:06:04   3082] Updating RC grid for preRoute extraction ...
[03/07 13:06:04   3082] Initializing multi-corner capacitance tables ... 
[03/07 13:06:05   3082] Initializing multi-corner resistance tables ...
[03/07 13:06:05   3082] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1531.102M)
[03/07 13:06:05   3082] 
[03/07 13:06:05   3082]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/07 13:06:05   3082]       Rebuilding timing graph... 
[03/07 13:06:06   3083]       Rebuilding timing graph done.
[03/07 13:06:07   3084]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/07 13:06:07   3084]       Rebuilding timing graph   cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:06:07   3084]       Rebuilding timing graph   cell areas     : b=1198.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1198.800um^2
[03/07 13:06:07   3084]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.664pF, leaf=7.834pF, total=8.498pF
[03/07 13:06:07   3084]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:06:07   3084]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:06:07   3084]       Rebuilding timing graph   sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:06:07   3084]       Rebuilding timing graph Clock DAG net violations PostConditioning final:
[03/07 13:06:07   3084]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:06:07   3084]     PostConditioning done.
[03/07 13:06:07   3084] Net route status summary:
[03/07 13:06:07   3084]   Clock:       154 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=154)
[03/07 13:06:07   3084]   Non-clock: 38028 (unrouted=0, trialRouted=38028, noStatus=0, routed=0, fixed=0)
[03/07 13:06:07   3084] (Not counting 4102 nets with <2 term connections)
[03/07 13:06:07   3084]     Clock DAG stats after post-conditioning:
[03/07 13:06:07   3084]       cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:06:07   3084]       cell areas     : b=1198.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1198.800um^2
[03/07 13:06:07   3084]       gate capacitance : top=0.000pF, trunk=0.664pF, leaf=7.834pF, total=8.498pF
[03/07 13:06:07   3084]       wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:06:07   3084]       wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:06:07   3084]       sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:06:07   3084]     Clock DAG net violations after post-conditioning:
[03/07 13:06:07   3084]       Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:06:07   3084]     Clock tree state after post-conditioning:
[03/07 13:06:07   3084]       clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/07 13:06:07   3084]       skew_group clk/CON: insertion delay [min=0.381, max=0.426, avg=0.407, sd=0.009], skew [0.046 vs 0.057, 100% {0.381, 0.407, 0.426}] (wid=0.051 ws=0.022) (gid=0.400 gs=0.049)
[03/07 13:06:07   3084]     Clock network insertion delays are now [0.381ns, 0.426ns] average 0.407ns std.dev 0.009ns
[03/07 13:06:07   3084]   Updating netlist done.
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   Clock DAG stats at end of CTS:
[03/07 13:06:07   3084]   ==============================
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   --------------------------------
[03/07 13:06:07   3084]   Cell type      Count    Area
[03/07 13:06:07   3084]   --------------------------------
[03/07 13:06:07   3084]   Buffers         153     1198.800
[03/07 13:06:07   3084]   Inverters         0        0.000
[03/07 13:06:07   3084]   Clock Gates       0        0.000
[03/07 13:06:07   3084]   Clock Logic       0        0.000
[03/07 13:06:07   3084]   All             153     1198.800
[03/07 13:06:07   3084]   --------------------------------
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   Clock DAG wire lengths at end of CTS:
[03/07 13:06:07   3084]   =====================================
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   --------------------
[03/07 13:06:07   3084]   Type     Wire Length
[03/07 13:06:07   3084]   --------------------
[03/07 13:06:07   3084]   Top           0.000
[03/07 13:06:07   3084]   Trunk      5699.300
[03/07 13:06:07   3084]   Leaf      38918.000
[03/07 13:06:07   3084]   Total     44617.300
[03/07 13:06:07   3084]   --------------------
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   Clock DAG capacitances at end of CTS:
[03/07 13:06:07   3084]   =====================================
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   ---------------------------------
[03/07 13:06:07   3084]   Type     Gate     Wire     Total
[03/07 13:06:07   3084]   ---------------------------------
[03/07 13:06:07   3084]   Top      0.000    0.000     0.000
[03/07 13:06:07   3084]   Trunk    0.664    0.875     1.540
[03/07 13:06:07   3084]   Leaf     7.834    6.727    14.561
[03/07 13:06:07   3084]   Total    8.498    7.603    16.101
[03/07 13:06:07   3084]   ---------------------------------
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   Clock DAG sink capacitances at end of CTS:
[03/07 13:06:07   3084]   ==========================================
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   --------------------------------------------------------
[03/07 13:06:07   3084]   Count    Total    Average    Std. Dev.    Min      Max
[03/07 13:06:07   3084]   --------------------------------------------------------
[03/07 13:06:07   3084]   8624     7.834     0.001       0.000      0.001    0.001
[03/07 13:06:07   3084]   --------------------------------------------------------
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   Clock DAG net violations at end of CTS:
[03/07 13:06:07   3084]   =======================================
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   --------------------------------------------------------------------------
[03/07 13:06:07   3084]   Type           Units    Count    Average    Std. Dev.    Top 10 violations
[03/07 13:06:07   3084]   --------------------------------------------------------------------------
[03/07 13:06:07   3084]   Capacitance    pF         1       0.001       0.000      [0.001]
[03/07 13:06:07   3084]   --------------------------------------------------------------------------
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   Clock tree summary at end of CTS:
[03/07 13:06:07   3084]   =================================
[03/07 13:06:07   3084]   
[03/07 13:06:07   3084]   -----------------------------------------------------
[03/07 13:06:07   3084]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/07 13:06:07   3084]   -----------------------------------------------------
[03/07 13:06:07   3084]   clock_tree clk         0.102               0.105
[03/07 13:06:07   3084]   -----------------------------------------------------
[03/07 13:06:07   3084]   
[03/07 13:06:07   3085]   
[03/07 13:06:07   3085]   Skew group summary at end of CTS:
[03/07 13:06:07   3085]   =================================
[03/07 13:06:07   3085]   
[03/07 13:06:07   3085]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:06:07   3085]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/07 13:06:07   3085]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:06:07   3085]   WC:setup.late    clk/CON       0.381     0.426     0.046       0.057         0.022           0.011           0.407        0.009     100% {0.381, 0.407, 0.426}
[03/07 13:06:07   3085]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/07 13:06:07   3085]   
[03/07 13:06:07   3085]   Clock network insertion delays are now [0.381ns, 0.426ns] average 0.407ns std.dev 0.009ns
[03/07 13:06:07   3085]   
[03/07 13:06:07   3085]   Found a total of 0 clock tree pins with a slew violation.
[03/07 13:06:07   3085]   
[03/07 13:06:07   3085] Synthesizing clock trees done.
[03/07 13:06:07   3085] Connecting clock gate test enables... 
[03/07 13:06:07   3085] Connecting clock gate test enables done.
[03/07 13:06:08   3085] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/07 13:06:08   3085]  * CCOpt property update_io_latency is false
[03/07 13:06:08   3085] 
[03/07 13:06:08   3085] Setting all clocks to propagated mode.
[03/07 13:06:08   3085] Resetting all latency settings from fanout cone of clock 'clk'
[03/07 13:06:08   3085] Resetting all latency settings from fanout cone of clock 'clk'
[03/07 13:06:08   3086] Clock DAG stats after update timingGraph:
[03/07 13:06:08   3086]   cell counts    : b=153, i=0, cg=0, l=0, total=153
[03/07 13:06:08   3086]   cell areas     : b=1198.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1198.800um^2
[03/07 13:06:08   3086]   gate capacitance : top=0.000pF, trunk=0.664pF, leaf=7.834pF, total=8.498pF
[03/07 13:06:08   3086]   wire capacitance : top=0.000pF, trunk=0.875pF, leaf=6.727pF, total=7.603pF
[03/07 13:06:08   3086]   wire lengths   : top=0.000um, trunk=5699.300um, leaf=38918.000um, total=44617.300um
[03/07 13:06:08   3086]   sink capacitance : count=8624, total=7.834pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/07 13:06:08   3086] Clock DAG net violations after update timingGraph:
[03/07 13:06:08   3086]   Capacitance : {count=1, worst=[0.001pF]} avg=0.001pF sd=0.000pF
[03/07 13:06:08   3086] Clock tree state after update timingGraph:
[03/07 13:06:08   3086]   clock_tree clk: worst slew is leaf(0.105),trunk(0.102),top(nil), margined worst slew is leaf(0.105),trunk(0.102),top(nil)
[03/07 13:06:09   3086]   skew_group clk/CON: insertion delay [min=0.381, max=0.426, avg=0.407, sd=0.009], skew [0.046 vs 0.057, 100% {0.381, 0.407, 0.426}] (wid=0.051 ws=0.022) (gid=0.400 gs=0.049)
[03/07 13:06:09   3086] Clock network insertion delays are now [0.381ns, 0.426ns] average 0.407ns std.dev 0.009ns
[03/07 13:06:09   3086] Logging CTS constraint violations... 
[03/07 13:06:09   3086]   Clock tree clk has 1 max_capacitance violation.
[03/07 13:06:09   3086] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (554.000,275.800), in power domain auto-default. Achieved capacitance of 0.085pF.
[03/07 13:06:09   3086] Type 'man IMPCCOPT-1033' for more detail.
[03/07 13:06:09   3086] Logging CTS constraint violations done.
[03/07 13:06:09   3086] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/07 13:06:09   3086] Synthesizing clock trees with CCOpt done.
[03/07 13:06:09   3086] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/07 13:06:09   3086] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 13:06:09   3086] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 13:06:09   3086] -setupDynamicPowerViewAsDefaultView false
[03/07 13:06:09   3086]                                            # bool, default=false, private
[03/07 13:06:09   3086] #spOpts: N=65 
[03/07 13:06:10   3087] #spOpts: N=65 mergeVia=F 
[03/07 13:06:10   3088] GigaOpt running with 1 threads.
[03/07 13:06:10   3088] Info: 1 threads available for lower-level modules during optimization.
[03/07 13:06:10   3088] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/07 13:06:10   3088] 	Cell FILL1_LL, site bcore.
[03/07 13:06:10   3088] 	Cell FILL_NW_HH, site bcore.
[03/07 13:06:10   3088] 	Cell FILL_NW_LL, site bcore.
[03/07 13:06:10   3088] 	Cell GFILL, site gacore.
[03/07 13:06:10   3088] 	Cell GFILL10, site gacore.
[03/07 13:06:10   3088] 	Cell GFILL2, site gacore.
[03/07 13:06:10   3088] 	Cell GFILL3, site gacore.
[03/07 13:06:10   3088] 	Cell GFILL4, site gacore.
[03/07 13:06:10   3088] 	Cell LVLLHCD1, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHCD2, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHCD4, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHCD8, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHD1, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHD2, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHD4, site bcore.
[03/07 13:06:10   3088] 	Cell LVLLHD8, site bcore.
[03/07 13:06:10   3088] .
[03/07 13:06:11   3088] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1522.4M, totSessionCpu=0:51:29 **
[03/07 13:06:11   3088] *** optDesign -postCTS ***
[03/07 13:06:11   3088] DRC Margin: user margin 0.0; extra margin 0.2
[03/07 13:06:11   3088] Hold Target Slack: user slack 0
[03/07 13:06:11   3088] Setup Target Slack: user slack 0; extra slack 0.1
[03/07 13:06:11   3088] setUsefulSkewMode -noEcoRoute
[03/07 13:06:11   3088] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/07 13:06:11   3088] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 13:06:11   3088] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 13:06:11   3088] -setupDynamicPowerViewAsDefaultView false
[03/07 13:06:11   3088]                                            # bool, default=false, private
[03/07 13:06:11   3089] Start to check current routing status for nets...
[03/07 13:06:11   3089] Using hname+ instead name for net compare
[03/07 13:06:11   3089] All nets are already routed correctly.
[03/07 13:06:11   3089] End to check current routing status for nets (mem=1522.4M)
[03/07 13:06:11   3089] ** Profile ** Start :  cpu=0:00:00.0, mem=1522.4M
[03/07 13:06:11   3089] ** Profile ** Other data :  cpu=0:00:00.2, mem=1522.4M
[03/07 13:06:12   3089] #################################################################################
[03/07 13:06:12   3089] # Design Stage: PreRoute
[03/07 13:06:12   3089] # Design Name: fullchip
[03/07 13:06:12   3089] # Design Mode: 65nm
[03/07 13:06:12   3089] # Analysis Mode: MMMC Non-OCV 
[03/07 13:06:12   3089] # Parasitics Mode: No SPEF/RCDB
[03/07 13:06:12   3089] # Signoff Settings: SI Off 
[03/07 13:06:12   3089] #################################################################################
[03/07 13:06:12   3089] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:06:12   3089] Calculate delays in BcWc mode...
[03/07 13:06:12   3089] Topological Sorting (CPU = 0:00:00.1, MEM = 1523.9M, InitMEM = 1518.4M)
[03/07 13:06:16   3093] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 13:06:16   3093] End delay calculation. (MEM=1597.87 CPU=0:00:04.0 REAL=0:00:04.0)
[03/07 13:06:16   3093] *** CDM Built up (cpu=0:00:04.5  real=0:00:04.0  mem= 1597.9M) ***
[03/07 13:06:17   3094] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:06.0 totSessionCpu=0:51:35 mem=1597.9M)
[03/07 13:06:17   3094] ** Profile ** Overall slacks :  cpu=0:00:05.3, mem=1597.9M
[03/07 13:06:17   3095] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1597.9M
[03/07 13:06:17   3095] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.563  |
|           TNS (ns):|-890.205 |
|    Violating Paths:|  2165   |
|          All Paths:|  14088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.247%
       (99.389% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1597.9M
[03/07 13:06:17   3095] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1537.1M, totSessionCpu=0:51:35 **
[03/07 13:06:17   3095] ** INFO : this run is activating low effort ccoptDesign flow
[03/07 13:06:17   3095] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:06:17   3095] #spOpts: N=65 mergeVia=F 
[03/07 13:06:17   3095] 
[03/07 13:06:17   3095] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/07 13:06:17   3095] 
[03/07 13:06:17   3095] Type 'man IMPOPT-3663' for more detail.
[03/07 13:06:18   3095] 
[03/07 13:06:18   3095] Power view               = WC_VIEW
[03/07 13:06:18   3095] Number of VT partitions  = 2
[03/07 13:06:18   3095] Standard cells in design = 811
[03/07 13:06:18   3095] Instances in design      = 36104
[03/07 13:06:18   3095] 
[03/07 13:06:18   3095] Instance distribution across the VT partitions:
[03/07 13:06:18   3095] 
[03/07 13:06:18   3095]  LVT : inst = 14061 (38.9%), cells = 335 (41%)
[03/07 13:06:18   3095]    Lib tcbn65gpluswc        : inst = 14061 (38.9%)
[03/07 13:06:18   3095] 
[03/07 13:06:18   3095]  HVT : inst = 22043 (61.1%), cells = 457 (56%)
[03/07 13:06:18   3095]    Lib tcbn65gpluswc        : inst = 22043 (61.1%)
[03/07 13:06:18   3095] 
[03/07 13:06:18   3095] Reporting took 0 sec
[03/07 13:06:18   3096] *** Starting optimizing excluded clock nets MEM= 1537.1M) ***
[03/07 13:06:18   3096] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1537.1M) ***
[03/07 13:06:18   3096] *** Starting optimizing excluded clock nets MEM= 1537.1M) ***
[03/07 13:06:18   3096] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1537.1M) ***
[03/07 13:06:18   3096] Include MVT Delays for Hold Opt
[03/07 13:06:19   3097] *** Timing NOT met, worst failing slack is -0.563
[03/07 13:06:19   3097] *** Check timing (0:00:00.0)
[03/07 13:06:19   3097] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:06:19   3097] optDesignOneStep: Leakage Power Flow
[03/07 13:06:19   3097] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:06:19   3097] Begin: GigaOpt Optimization in TNS mode
[03/07 13:06:19   3097] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:06:19   3097] Info: 154 clock nets excluded from IPO operation.
[03/07 13:06:20   3097] PhyDesignGrid: maxLocalDensity 0.95
[03/07 13:06:20   3097] #spOpts: N=65 
[03/07 13:06:24   3101] *info: 154 clock nets excluded
[03/07 13:06:24   3101] *info: 2 special nets excluded.
[03/07 13:06:24   3101] *info: 130 no-driver nets excluded.
[03/07 13:06:24   3101] *info: 154 nets with fixed/cover wires excluded.
[03/07 13:06:25   3102] Effort level <high> specified for reg2reg path_group
[03/07 13:06:27   3105] ** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -890.202 Density 99.39
[03/07 13:06:27   3105] Optimizer TNS Opt
[03/07 13:06:28   3105] Active Path Group: reg2reg  
[03/07 13:06:28   3105] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:06:28   3105] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:06:28   3105] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:06:28   3105] |  -0.563|   -0.563|-890.202| -890.202|    99.39%|   0:00:00.0| 1718.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:06:28   3105] |        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 13:06:32   3109] |  -0.563|   -0.563|-890.256| -890.256|    99.39%|   0:00:04.0| 1726.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:06:32   3109] |        |         |        |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 13:06:33   3110] |  -0.563|   -0.563|-889.518| -889.518|    99.39%|   0:00:01.0| 1727.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:06:33   3110] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:06:35   3112] |  -0.563|   -0.563|-889.424| -889.424|    99.39%|   0:00:02.0| 1729.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:06:35   3112] |        |         |        |         |          |            |        |          |         | q2_reg_17_/D                                       |
[03/07 13:06:36   3114] |  -0.563|   -0.563|-889.427| -889.427|    99.39%|   0:00:01.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:06:36   3114] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[03/07 13:06:38   3115] |  -0.563|   -0.563|-889.427| -889.427|    99.39%|   0:00:02.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:06:38   3115] |        |         |        |         |          |            |        |          |         | q13_reg_6_/D                                       |
[03/07 13:06:38   3116] |  -0.563|   -0.563|-889.424| -889.424|    99.39%|   0:00:00.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:06:38   3116] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[03/07 13:06:39   3117] |  -0.563|   -0.563|-889.424| -889.424|    99.39%|   0:00:01.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:06:39   3117] |        |         |        |         |          |            |        |          |         | q10_reg_5_/D                                       |
[03/07 13:06:40   3117] |  -0.563|   -0.563|-889.155| -889.155|    99.39%|   0:00:01.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:06:40   3117] |        |         |        |         |          |            |        |          |         | q10_reg_3_/D                                       |
[03/07 13:06:40   3118] |  -0.563|   -0.563|-889.155| -889.155|    99.39%|   0:00:00.0| 1730.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:06:40   3118] |        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 13:06:40   3118] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:06:40   3118] 
[03/07 13:06:40   3118] *** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:12.0 mem=1730.4M) ***
[03/07 13:06:40   3118] 
[03/07 13:06:40   3118] *** Finished Optimize Step Cumulative (cpu=0:00:12.7 real=0:00:12.0 mem=1730.4M) ***
[03/07 13:06:40   3118] ** GigaOpt Optimizer WNS Slack -0.563 TNS Slack -889.155 Density 99.39
[03/07 13:06:41   3118] *** Starting refinePlace (0:51:59 mem=1747.4M) ***
[03/07 13:06:41   3118] Total net bbox length = 6.225e+05 (2.930e+05 3.295e+05) (ext = 8.049e+03)
[03/07 13:06:41   3118] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:06:41   3118] Density distribution unevenness ratio = 0.453%
[03/07 13:06:41   3118] RPlace IncrNP: Rollback Lev = -3
[03/07 13:06:41   3118] RPlace: Density =1.084444, incremental np is triggered.
[03/07 13:06:41   3118] nrCritNet: 2.00% ( 762 / 38181 ) cutoffSlk: -546.6ps stdDelay: 14.2ps
[03/07 13:06:55   3133] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:06:55   3133] Density distribution unevenness ratio = 1.737%
[03/07 13:06:55   3133] RPlace postIncrNP: Density = 1.084444 -> 1.134444.
[03/07 13:06:55   3133] RPlace postIncrNP Info: Density distribution changes:
[03/07 13:06:55   3133] [1.10+      ] :	 0 (0.00%) -> 13 (1.44%)
[03/07 13:06:55   3133] [1.05 - 1.10] :	 3 (0.33%) -> 78 (8.67%)
[03/07 13:06:55   3133] [1.00 - 1.05] :	 119 (13.22%) -> 277 (30.78%)
[03/07 13:06:55   3133] [0.95 - 1.00] :	 778 (86.44%) -> 393 (43.67%)
[03/07 13:06:55   3133] [0.90 - 0.95] :	 0 (0.00%) -> 113 (12.56%)
[03/07 13:06:55   3133] [0.85 - 0.90] :	 0 (0.00%) -> 21 (2.33%)
[03/07 13:06:55   3133] [0.80 - 0.85] :	 0 (0.00%) -> 4 (0.44%)
[03/07 13:06:55   3133] [CPU] RefinePlace/IncrNP (cpu=0:00:14.9, real=0:00:14.0, mem=1801.6MB) @(0:51:59 - 0:52:14).
[03/07 13:06:55   3133] Move report: incrNP moves 79993 insts, mean move: 4.22 um, max move: 139.00 um
[03/07 13:06:55   3133] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2676_FE_OFN2482_array_out_118_): (316.00, 332.20) --> (383.00, 260.20)
[03/07 13:06:55   3133] Move report: Timing Driven Placement moves 79993 insts, mean move: 4.22 um, max move: 139.00 um
[03/07 13:06:55   3133] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2676_FE_OFN2482_array_out_118_): (316.00, 332.20) --> (383.00, 260.20)
[03/07 13:06:55   3133] 	Runtime: CPU: 0:00:14.9 REAL: 0:00:14.0 MEM: 1801.6MB
[03/07 13:06:55   3133] Starting refinePlace ...
[03/07 13:06:55   3133] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/07 13:06:55   3133] Type 'man IMPSP-2002' for more detail.
[03/07 13:06:55   3133] Total net bbox length = 5.863e+05 (2.938e+05 2.925e+05) (ext = 8.578e+03)
[03/07 13:06:55   3133] Runtime: CPU: 0:00:14.9 REAL: 0:00:14.0 MEM: 1801.6MB
[03/07 13:06:55   3133] [CPU] RefinePlace/total (cpu=0:00:14.9, real=0:00:14.0, mem=1801.6MB) @(0:51:59 - 0:52:14).
[03/07 13:06:55   3133] *** Finished refinePlace (0:52:14 mem=1801.6M) ***
[03/07 13:06:56   3133] Finished re-routing un-routed nets (0:00:00.1 1801.6M)
[03/07 13:06:56   3133] 
[03/07 13:06:57   3135] 
[03/07 13:06:57   3135] Density : 0.9939
[03/07 13:06:57   3135] Max route overflow : 0.0006
[03/07 13:06:57   3135] 
[03/07 13:06:57   3135] 
[03/07 13:06:57   3135] *** Finish Physical Update (cpu=0:00:17.0 real=0:00:17.0 mem=1801.6M) ***
[03/07 13:06:58   3135] ** GigaOpt Optimizer WNS Slack -0.578 TNS Slack -894.159 Density 99.39
[03/07 13:06:58   3135] Recovering Place ECO bump
[03/07 13:06:58   3136] Active Path Group: reg2reg  
[03/07 13:06:58   3136] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:06:58   3136] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:06:58   3136] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:06:58   3136] |  -0.578|   -0.578|-894.159| -894.159|    99.39%|   0:00:00.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:06:58   3136] |        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 13:07:00   3138] |  -0.576|   -0.576|-894.083| -894.083|    99.39%|   0:00:02.0| 1801.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:07:00   3138] |        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 13:07:00   3138] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:00   3138] 
[03/07 13:07:00   3138] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1801.6M) ***
[03/07 13:07:00   3138] 
[03/07 13:07:00   3138] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1801.6M) ***
[03/07 13:07:00   3138] ** GigaOpt Optimizer WNS Slack -0.576 TNS Slack -894.083 Density 99.39
[03/07 13:07:00   3138] *** Starting refinePlace (0:52:19 mem=1801.6M) ***
[03/07 13:07:00   3138] Total net bbox length = 5.893e+05 (2.938e+05 2.955e+05) (ext = 8.578e+03)
[03/07 13:07:00   3138] Starting refinePlace ...
[03/07 13:07:00   3138] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/07 13:07:00   3138] Type 'man IMPSP-2002' for more detail.
[03/07 13:07:00   3138] Total net bbox length = 5.893e+05 (2.938e+05 2.955e+05) (ext = 8.578e+03)
[03/07 13:07:00   3138] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1801.6MB
[03/07 13:07:00   3138] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1801.6MB) @(0:52:19 - 0:52:19).
[03/07 13:07:00   3138] *** Finished refinePlace (0:52:19 mem=1801.6M) ***
[03/07 13:07:00   3138] Finished re-routing un-routed nets (0:00:00.0 1801.6M)
[03/07 13:07:00   3138] 
[03/07 13:07:01   3139] 
[03/07 13:07:01   3139] Density : 0.9939
[03/07 13:07:01   3139] Max route overflow : 0.0006
[03/07 13:07:01   3139] 
[03/07 13:07:01   3139] 
[03/07 13:07:01   3139] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1801.6M) ***
[03/07 13:07:01   3139] ** GigaOpt Optimizer WNS Slack -0.576 TNS Slack -894.010 Density 99.39
[03/07 13:07:01   3139] 
[03/07 13:07:01   3139] *** Finish post-CTS Setup Fixing (cpu=0:00:36.5 real=0:00:36.0 mem=1801.6M) ***
[03/07 13:07:01   3139] 
[03/07 13:07:01   3139] End: GigaOpt Optimization in TNS mode
[03/07 13:07:01   3139] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:07:01   3139] optDesignOneStep: Leakage Power Flow
[03/07 13:07:01   3139] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:07:01   3139] Begin: GigaOpt Optimization in WNS mode
[03/07 13:07:01   3139] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:07:01   3139] Info: 154 clock nets excluded from IPO operation.
[03/07 13:07:01   3139] PhyDesignGrid: maxLocalDensity 1.00
[03/07 13:07:01   3139] #spOpts: N=65 
[03/07 13:07:05   3143] *info: 154 clock nets excluded
[03/07 13:07:05   3143] *info: 2 special nets excluded.
[03/07 13:07:05   3143] *info: 130 no-driver nets excluded.
[03/07 13:07:05   3143] *info: 154 nets with fixed/cover wires excluded.
[03/07 13:07:06   3144] ** GigaOpt Optimizer WNS Slack -0.576 TNS Slack -894.010 Density 99.39
[03/07 13:07:06   3144] Optimizer WNS Pass 0
[03/07 13:07:06   3144] Active Path Group: reg2reg  
[03/07 13:07:06   3144] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:06   3144] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:07:06   3144] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:06   3144] |  -0.576|   -0.576|-894.010| -894.010|    99.39%|   0:00:00.0| 1737.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:07:06   3144] |        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 13:07:13   3151] |  -0.576|   -0.576|-893.885| -893.885|    99.39%|   0:00:07.0| 1739.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:07:13   3151] |        |         |        |         |          |            |        |          |         | q12_reg_19_/D                                      |
[03/07 13:07:13   3151] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:13   3151] **INFO: Starting Blocking QThread with 1 CPU
[03/07 13:07:13   3151]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/07 13:07:13   3151] #################################################################################
[03/07 13:07:13   3151] # Design Stage: PreRoute
[03/07 13:07:13   3151] # Design Name: fullchip
[03/07 13:07:13   3151] # Design Mode: 65nm
[03/07 13:07:13   3151] # Analysis Mode: MMMC Non-OCV 
[03/07 13:07:13   3151] # Parasitics Mode: No SPEF/RCDB
[03/07 13:07:13   3151] # Signoff Settings: SI Off 
[03/07 13:07:13   3151] #################################################################################
[03/07 13:07:13   3151] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:07:13   3151] Calculate delays in BcWc mode...
[03/07 13:07:13   3151] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/07 13:07:13   3151] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/07 13:07:13   3151] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/07 13:07:13   3151] End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:05.0)
[03/07 13:07:13   3151] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 0.0M) ***
[03/07 13:07:13   3151] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.055 } { 0 } { 8622 } } } }
[03/07 13:07:21   3158]  
_______________________________________________________________________
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3709_CTS_261 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3710_CTS_240 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3711_CTS_234 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3712_CTS_225 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3713_CTS_210 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3714_CTS_224 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/FE_USKC3715_CTS_37 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3716_CTS_219 (CKBD1)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3717_CTS_261 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3718_CTS_247 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3719_CTS_246 (CKBD16)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3720_CTS_225 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3721_CTS_218 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3722_CTS_212 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3723_CTS_260 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3724_CTS_19 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3725_CTS_210 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3726_CTS_240 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3727_CTS_224 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3728_CTS_7 (CKBD16)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/FE_USKC3729_CTS_41 (CKBD16)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3730_CTS_4 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3731_CTS_220 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3732_CTS_8 (CKBD16)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3733_CTS_18 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3734_CTS_238 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/FE_USKC3735_CTS_36 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3736_CTS_244 (CKBD16)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3737_CTS_4 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3738_CTS_215 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/FE_USKC3739_CTS_35 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/FE_USKC3740_CTS_37 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3741_CTS_207 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3742_CTS_16 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3743_CTS_204 (CKBD8)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3744_CTS_19 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3745_CTS_4 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3746_CTS_213 (BUFFD12)
[03/07 13:07:29   3166] skewClock has inserted core_instance/FE_USKC3747_CTS_221 (BUFFD12)
[03/07 13:07:29   3166] skewClock sized 0 and inserted 39 insts
[03/07 13:07:30   3168] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:30   3168] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:07:30   3168] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:31   3168] |  -0.449|   -0.449|-596.564| -596.564|    99.38%|   0:00:18.0| 1771.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:07:31   3168] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[03/07 13:07:31   3168] |  -0.443|   -0.443|-595.875| -595.875|    99.38%|   0:00:00.0| 1771.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:07:31   3168] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/07 13:07:37   3174] |  -0.440|   -0.440|-595.947| -595.947|    99.38%|   0:00:06.0| 1770.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:07:37   3174] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/07 13:07:41   3178] |  -0.440|   -0.440|-595.908| -595.908|    99.38%|   0:00:04.0| 1770.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:07:41   3178] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/07 13:07:49   3187] |  -0.440|   -0.440|-595.649| -595.649|    99.37%|   0:00:08.0| 1770.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:07:49   3187] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/07 13:07:51   3188] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3748_CTS_225 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3749_CTS_225 (BUFFD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3750_CTS_225 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3751_CTS_202 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3752_CTS_201 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3753_CTS_261 (BUFFD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3754_CTS_261 (CKBD4)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3755_CTS_261 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3756_CTS_247 (BUFFD4)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/FE_USKC3757_CTS_40 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3758_CTS_225 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC3759_CTS_203 (CKBD1)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3760_CTS_260 (CKBD4)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3761_CTS_260 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3762_CTS_17 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3763_CTS_240 (BUFFD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3764_CTS_240 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3765_CTS_240 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3766_CTS_233 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3767_CTS_210 (BUFFD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3768_CTS_210 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3769_CTS_224 (CKBD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3770_CTS_224 (CKBD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3771_CTS_240 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3772_CTS_7 (BUFFD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3773_CTS_7 (CKBD16)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/FE_USKC3774_CTS_41 (BUFFD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/FE_USKC3775_CTS_41 (CKBD16)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3776_CTS_4 (BUFFD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3777_CTS_4 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3778_CTS_260 (CKBD4)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3779_CTS_260 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3780_CTS_238 (BUFFD6)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3781_CTS_238 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/FE_USKC3782_CTS_36 (CKBD8)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/FE_USKC3783_CTS_36 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3784_CTS_244 (BUFFD12)
[03/07 13:07:58   3195] skewClock has inserted core_instance/FE_USKC3785_CTS_244 (CKBD16)
[03/07 13:07:58   3195] skewClock has inserted core_instance/ofifo_inst/FE_USKC3786_CTS_37 (CKBD12)
[03/07 13:07:58   3195] skewClock sized 0 and inserted 39 insts
[03/07 13:07:59   3197] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:07:59   3197] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:07:59   3197] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:00   3197] |  -0.272|   -0.272|-326.823| -333.258|    99.37%|   0:00:11.0| 1811.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:08:00   3197] |        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/07 13:08:04   3201] |  -0.271|   -0.271|-325.867| -332.303|    99.37%|   0:00:04.0| 1811.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:08:04   3201] |        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/07 13:08:09   3206] |  -0.271|   -0.271|-325.868| -332.303|    99.37%|   0:00:05.0| 1811.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:08:09   3206] |        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/07 13:08:09   3206] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:09   3206] 
[03/07 13:08:09   3206] *** Finish Core Optimize Step (cpu=0:01:02 real=0:01:03 mem=1811.0M) ***
[03/07 13:08:09   3206] Active Path Group: default 
[03/07 13:08:09   3206] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:09   3206] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:08:09   3206] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:09   3206] |  -0.133|   -0.271|  -6.436| -332.303|    99.37%|   0:00:00.0| 1811.0M|   WC_VIEW|  default| out[25]                                            |
[03/07 13:08:09   3206] |  -0.133|   -0.271|  -6.436| -332.303|    99.37%|   0:00:00.0| 1811.0M|   WC_VIEW|  default| out[25]                                            |
[03/07 13:08:09   3206] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:09   3206] 
[03/07 13:08:09   3206] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1811.0M) ***
[03/07 13:08:09   3206] 
[03/07 13:08:09   3206] *** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:01:03 mem=1811.0M) ***
[03/07 13:08:09   3206] ** GigaOpt Optimizer WNS Slack -0.271 TNS Slack -332.303 Density 99.37
[03/07 13:08:09   3207] *** Starting refinePlace (0:53:27 mem=1827.0M) ***
[03/07 13:08:09   3207] Total net bbox length = 5.933e+05 (2.957e+05 2.975e+05) (ext = 8.578e+03)
[03/07 13:08:09   3207] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:08:09   3207] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:08:09   3207] Density distribution unevenness ratio = 1.744%
[03/07 13:08:09   3207] RPlace IncrNP: Rollback Lev = -3
[03/07 13:08:09   3207] RPlace: Density =1.133333, incremental np is triggered.
[03/07 13:08:09   3207] nrCritNet: 1.98% ( 759 / 38247 ) cutoffSlk: -266.1ps stdDelay: 14.2ps
[03/07 13:08:30   3227] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:08:30   3227] Density distribution unevenness ratio = 2.104%
[03/07 13:08:30   3227] RPlace postIncrNP: Density = 1.133333 -> 1.228889.
[03/07 13:08:30   3227] RPlace postIncrNP Info: Density distribution changes:
[03/07 13:08:30   3227] [1.10+      ] :	 13 (1.44%) -> 28 (3.11%)
[03/07 13:08:30   3227] [1.05 - 1.10] :	 83 (9.22%) -> 106 (11.78%)
[03/07 13:08:30   3227] [1.00 - 1.05] :	 295 (32.78%) -> 255 (28.33%)
[03/07 13:08:30   3227] [0.95 - 1.00] :	 376 (41.78%) -> 322 (35.78%)
[03/07 13:08:30   3227] [0.90 - 0.95] :	 105 (11.67%) -> 151 (16.78%)
[03/07 13:08:30   3227] [0.85 - 0.90] :	 23 (2.56%) -> 36 (4.00%)
[03/07 13:08:30   3227] [0.80 - 0.85] :	 4 (0.44%) -> 2 (0.22%)
[03/07 13:08:30   3227] [CPU] RefinePlace/IncrNP (cpu=0:00:20.4, real=0:00:21.0, mem=1865.1MB) @(0:53:27 - 0:53:48).
[03/07 13:08:30   3227] Move report: incrNP moves 79218 insts, mean move: 4.56 um, max move: 122.40 um
[03/07 13:08:30   3227] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_3865_0): (176.80, 253.00) --> (254.20, 208.00)
[03/07 13:08:30   3227] Move report: Timing Driven Placement moves 79218 insts, mean move: 4.56 um, max move: 122.40 um
[03/07 13:08:30   3227] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_3865_0): (176.80, 253.00) --> (254.20, 208.00)
[03/07 13:08:30   3227] 	Runtime: CPU: 0:00:20.4 REAL: 0:00:21.0 MEM: 1865.1MB
[03/07 13:08:30   3227] Starting refinePlace ...
[03/07 13:08:30   3227] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:08:30   3227] Type 'man IMPSP-2002' for more detail.
[03/07 13:08:30   3227] Total net bbox length = 5.732e+05 (2.890e+05 2.842e+05) (ext = 8.986e+03)
[03/07 13:08:30   3227] Runtime: CPU: 0:00:20.5 REAL: 0:00:21.0 MEM: 1865.1MB
[03/07 13:08:30   3227] [CPU] RefinePlace/total (cpu=0:00:20.5, real=0:00:21.0, mem=1865.1MB) @(0:53:27 - 0:53:48).
[03/07 13:08:30   3227] *** Finished refinePlace (0:53:48 mem=1865.1M) ***
[03/07 13:08:30   3228] Finished re-routing un-routed nets (0:00:00.3 1865.1M)
[03/07 13:08:30   3228] 
[03/07 13:08:32   3230] 
[03/07 13:08:32   3230] Density : 0.9956
[03/07 13:08:32   3230] Max route overflow : 0.0006
[03/07 13:08:32   3230] 
[03/07 13:08:32   3230] 
[03/07 13:08:32   3230] *** Finish Physical Update (cpu=0:00:23.5 real=0:00:23.0 mem=1865.1M) ***
[03/07 13:08:33   3231] ** GigaOpt Optimizer WNS Slack -0.300 TNS Slack -352.188 Density 99.56
[03/07 13:08:33   3231] Skipped Place ECO bump recovery (WNS opt)
[03/07 13:08:33   3231] Optimizer WNS Pass 1
[03/07 13:08:33   3231] Active Path Group: reg2reg  
[03/07 13:08:33   3231] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:33   3231] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:08:33   3231] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:33   3231] |  -0.300|   -0.300|-345.704| -352.188|    99.56%|   0:00:00.0| 1865.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:33   3231] |        |         |        |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 13:08:34   3232] |  -0.292|   -0.292|-344.931| -351.415|    99.56%|   0:00:01.0| 1865.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:34   3232] |        |         |        |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 13:08:35   3232] |  -0.283|   -0.283|-343.629| -350.113|    99.56%|   0:00:01.0| 1865.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:35   3232] |        |         |        |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 13:08:36   3234] |  -0.283|   -0.283|-343.583| -350.067|    99.56%|   0:00:01.0| 1865.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:36   3234] |        |         |        |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 13:08:39   3237] |  -0.282|   -0.282|-343.863| -350.347|    99.56%|   0:00:03.0| 1862.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:39   3237] |        |         |        |         |          |            |        |          |         | q14_reg_12_/D                                      |
[03/07 13:08:40   3237] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3787_CTS_245 (CKBD2)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3788_CTS_245 (CKBD2)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3789_CTS_241 (CKBD1)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3790_CTS_245 (CKBD2)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3791_CTS_241 (CKBD1)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3792_CTS_241 (CKBD1)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3793_CTS_261 (BUFFD4)
[03/07 13:08:46   3244] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3794_CTS_109 (BUFFD12)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3795_CTS_224 (CKBD4)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3796_CTS_224 (CKBD4)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3797_CTS_240 (BUFFD6)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3798_CTS_7 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3799_CTS_7 (CKBD4)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3800_CTS_7 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3801_CTS_7 (CKBD16)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/FE_USKC3802_CTS_41 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/FE_USKC3803_CTS_41 (CKBD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/FE_USKC3804_CTS_41 (BUFFD6)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/FE_USKC3805_CTS_41 (CKBD16)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3806_CTS_210 (CKBD4)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3807_CTS_210 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3808_CTS_4 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3809_CTS_4 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3810_CTS_4 (BUFFD6)
[03/07 13:08:46   3244] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3811_CTS_4 (BUFFD12)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3812_CTS_244 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3813_CTS_244 (BUFFD6)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3814_CTS_244 (BUFFD8)
[03/07 13:08:46   3244] skewClock has inserted core_instance/FE_USKC3815_CTS_244 (CKBD16)
[03/07 13:08:46   3244] skewClock sized 0 and inserted 29 insts
[03/07 13:08:47   3245] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:47   3245] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:08:47   3245] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:08:47   3245] |  -0.260|   -0.260|-313.694| -324.269|    99.56%|   0:00:08.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:08:47   3245] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/07 13:08:54   3251] |  -0.260|   -0.260|-312.754| -323.328|    99.55%|   0:00:07.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:08:54   3251] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/07 13:08:54   3252] |  -0.256|   -0.256|-312.964| -323.539|    99.56%|   0:00:00.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:08:54   3252] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/07 13:08:54   3252] |  -0.249|   -0.249|-313.632| -324.207|    99.56%|   0:00:00.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:54   3252] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/07 13:08:58   3256] |  -0.249|   -0.249|-310.228| -320.803|    99.55%|   0:00:04.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:58   3256] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/07 13:08:58   3256] |  -0.249|   -0.249|-309.721| -320.296|    99.55%|   0:00:00.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:58   3256] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/07 13:08:59   3256] |  -0.249|   -0.249|-309.246| -319.821|    99.55%|   0:00:01.0| 1842.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:08:59   3256] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[03/07 13:08:59   3257] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3816_CTS_241 (CKBD1)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3817_CTS_245 (CKBD2)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3818_CTS_245 (CKBD2)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3819_CTS_245 (CKBD2)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3820_CTS_245 (CKBD2)
[03/07 13:09:05   3263] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3821_CTS_109 (BUFFD6)
[03/07 13:09:05   3263] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3822_CTS_109 (BUFFD12)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3823_CTS_260 (BUFFD4)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3824_CTS_202 (BUFFD6)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3825_CTS_202 (CKBD8)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3826_CTS_16 (BUFFD6)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3827_CTS_16 (BUFFD12)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3828_CTS_204 (CKBD6)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3829_CTS_204 (CKBD8)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3830_CTS_215 (CKBD8)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3831_CTS_215 (BUFFD12)
[03/07 13:09:05   3263] skewClock has inserted core_instance/psum_mem_instance/FE_USKC3832_CTS_99 (BUFFD12)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3833_CTS_18 (BUFFD6)
[03/07 13:09:05   3263] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC3834_CTS_18 (BUFFD12)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3835_CTS_224 (BUFFD4)
[03/07 13:09:05   3263] skewClock has inserted core_instance/FE_USKC3836_CTS_224 (CKBD4)
[03/07 13:09:05   3263] skewClock sized 0 and inserted 21 insts
[03/07 13:09:06   3264] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:06   3264] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:09:06   3264] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:09   3266] |  -0.245|   -0.245|-270.528| -285.330|    99.55%|   0:00:10.0| 1855.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:09   3266] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:10   3268] |  -0.245|   -0.245|-270.557| -285.360|    99.55%|   0:00:01.0| 1836.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:10   3268] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:10   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:10   3268] 
[03/07 13:09:10   3268] *** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:37.0 mem=1836.7M) ***
[03/07 13:09:10   3268] Active Path Group: default 
[03/07 13:09:10   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:10   3268] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:09:10   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:10   3268] |  -0.205|   -0.245| -14.802| -285.360|    99.55%|   0:00:00.0| 1836.7M|   WC_VIEW|  default| out[14]                                            |
[03/07 13:09:10   3268] |  -0.205|   -0.245| -14.802| -285.360|    99.55%|   0:00:00.0| 1836.7M|   WC_VIEW|  default| out[14]                                            |
[03/07 13:09:10   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:10   3268] 
[03/07 13:09:10   3268] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1836.7M) ***
[03/07 13:09:10   3268] 
[03/07 13:09:10   3268] *** Finished Optimize Step Cumulative (cpu=0:00:37.1 real=0:00:37.0 mem=1836.7M) ***
[03/07 13:09:10   3268] ** GigaOpt Optimizer WNS Slack -0.245 TNS Slack -285.360 Density 99.55
[03/07 13:09:11   3268] *** Starting refinePlace (0:54:29 mem=1836.7M) ***
[03/07 13:09:11   3268] Total net bbox length = 5.778e+05 (2.898e+05 2.881e+05) (ext = 8.988e+03)
[03/07 13:09:11   3268] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:09:11   3268] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:09:11   3268] Density distribution unevenness ratio = 2.104%
[03/07 13:09:11   3268] RPlace IncrNP: Rollback Lev = -3
[03/07 13:09:11   3268] RPlace: Density =1.228889, incremental np is triggered.
[03/07 13:09:11   3269] nrCritNet: 1.93% ( 741 / 38295 ) cutoffSlk: -249.7ps stdDelay: 14.2ps
[03/07 13:09:25   3282] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:09:25   3282] Density distribution unevenness ratio = 2.159%
[03/07 13:09:25   3282] RPlace postIncrNP: Density = 1.228889 -> 1.156667.
[03/07 13:09:25   3282] RPlace postIncrNP Info: Density distribution changes:
[03/07 13:09:25   3282] [1.10+      ] :	 29 (3.22%) -> 40 (4.44%)
[03/07 13:09:25   3282] [1.05 - 1.10] :	 107 (11.89%) -> 99 (11.00%)
[03/07 13:09:25   3282] [1.00 - 1.05] :	 260 (28.89%) -> 260 (28.89%)
[03/07 13:09:25   3282] [0.95 - 1.00] :	 318 (35.33%) -> 310 (34.44%)
[03/07 13:09:25   3282] [0.90 - 0.95] :	 150 (16.67%) -> 151 (16.78%)
[03/07 13:09:25   3282] [0.85 - 0.90] :	 34 (3.78%) -> 39 (4.33%)
[03/07 13:09:25   3282] [0.80 - 0.85] :	 2 (0.22%) -> 1 (0.11%)
[03/07 13:09:25   3282] [CPU] RefinePlace/IncrNP (cpu=0:00:14.0, real=0:00:14.0, mem=1881.8MB) @(0:54:29 - 0:54:43).
[03/07 13:09:25   3282] Move report: incrNP moves 71545 insts, mean move: 1.93 um, max move: 62.40 um
[03/07 13:09:25   3282] 	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3801_CTS_7): (277.60, 420.40) --> (267.40, 472.60)
[03/07 13:09:25   3282] Move report: Timing Driven Placement moves 71545 insts, mean move: 1.93 um, max move: 62.40 um
[03/07 13:09:25   3282] 	Max move on inst (core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3801_CTS_7): (277.60, 420.40) --> (267.40, 472.60)
[03/07 13:09:25   3282] 	Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1881.8MB
[03/07 13:09:25   3282] Starting refinePlace ...
[03/07 13:09:25   3282] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:09:25   3282] Type 'man IMPSP-2002' for more detail.
[03/07 13:09:25   3282] Total net bbox length = 5.703e+05 (2.882e+05 2.822e+05) (ext = 9.065e+03)
[03/07 13:09:25   3282] Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1881.8MB
[03/07 13:09:25   3282] [CPU] RefinePlace/total (cpu=0:00:14.1, real=0:00:14.0, mem=1881.8MB) @(0:54:29 - 0:54:43).
[03/07 13:09:25   3282] *** Finished refinePlace (0:54:43 mem=1881.8M) ***
[03/07 13:09:25   3283] Finished re-routing un-routed nets (0:00:00.1 1881.8M)
[03/07 13:09:25   3283] 
[03/07 13:09:26   3284] 
[03/07 13:09:26   3284] Density : 0.9963
[03/07 13:09:26   3284] Max route overflow : 0.0006
[03/07 13:09:26   3284] 
[03/07 13:09:26   3284] 
[03/07 13:09:26   3284] *** Finish Physical Update (cpu=0:00:16.2 real=0:00:16.0 mem=1881.8M) ***
[03/07 13:09:27   3285] ** GigaOpt Optimizer WNS Slack -0.263 TNS Slack -283.745 Density 99.63
[03/07 13:09:27   3285] Skipped Place ECO bump recovery (WNS opt)
[03/07 13:09:27   3285] Optimizer WNS Pass 2
[03/07 13:09:27   3285] Active Path Group: reg2reg  
[03/07 13:09:27   3285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:27   3285] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:09:27   3285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:27   3285] |  -0.263|   -0.263|-268.926| -283.745|    99.63%|   0:00:00.0| 1881.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:27   3285] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:28   3286] |  -0.253|   -0.253|-266.494| -281.313|    99.63%|   0:00:01.0| 1881.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:28   3286] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:30   3288] |  -0.249|   -0.249|-266.825| -281.644|    99.64%|   0:00:02.0| 1881.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:30   3288] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:32   3290] |  -0.244|   -0.244|-266.411| -281.230|    99.64%|   0:00:02.0| 1881.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:32   3290] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:35   3293] |  -0.243|   -0.243|-265.762| -280.581|    99.64%|   0:00:03.0| 1881.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:09:35   3293] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:09:38   3296] |  -0.242|   -0.242|-265.772| -280.591|    99.63%|   0:00:03.0| 1881.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:09:38   3296] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:09:46   3304] |  -0.242|   -0.242|-265.583| -280.402|    99.63%|   0:00:08.0| 1871.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:09:46   3304] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:09:46   3304] |  -0.242|   -0.242|-263.619| -278.438|    99.62%|   0:00:00.0| 1871.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:09:46   3304] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/CP                            |
[03/07 13:09:47   3305] |  -0.242|   -0.242|-263.619| -278.438|    99.62%|   0:00:01.0| 1871.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:09:47   3305] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:09:47   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:47   3305] 
[03/07 13:09:47   3305] *** Finish Core Optimize Step (cpu=0:00:19.5 real=0:00:20.0 mem=1871.8M) ***
[03/07 13:09:47   3305] Active Path Group: default 
[03/07 13:09:47   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:47   3305] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:09:47   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:47   3305] |  -0.205|   -0.242| -14.819| -278.438|    99.62%|   0:00:00.0| 1871.8M|   WC_VIEW|  default| out[14]                                            |
[03/07 13:09:47   3305] |  -0.205|   -0.242| -14.819| -278.438|    99.62%|   0:00:00.0| 1871.8M|   WC_VIEW|  default| out[14]                                            |
[03/07 13:09:47   3305] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:09:47   3305] 
[03/07 13:09:47   3305] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1871.8M) ***
[03/07 13:09:47   3305] 
[03/07 13:09:47   3305] *** Finished Optimize Step Cumulative (cpu=0:00:19.8 real=0:00:20.0 mem=1871.8M) ***
[03/07 13:09:47   3305] ** GigaOpt Optimizer WNS Slack -0.242 TNS Slack -278.438 Density 99.62
[03/07 13:09:47   3305] *** Starting refinePlace (0:55:06 mem=1871.8M) ***
[03/07 13:09:47   3305] Total net bbox length = 5.733e+05 (2.882e+05 2.851e+05) (ext = 9.068e+03)
[03/07 13:09:47   3305] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:09:47   3305] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:09:47   3305] Density distribution unevenness ratio = 2.158%
[03/07 13:09:47   3305] RPlace IncrNP: Rollback Lev = -3
[03/07 13:09:47   3305] RPlace: Density =1.156667, incremental np is triggered.
[03/07 13:09:47   3305] nrCritNet: 1.99% ( 763 / 38287 ) cutoffSlk: -247.6ps stdDelay: 14.2ps
[03/07 13:09:59   3317] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:09:59   3317] Density distribution unevenness ratio = 2.058%
[03/07 13:09:59   3317] RPlace postIncrNP: Density = 1.156667 -> 1.205556.
[03/07 13:09:59   3317] RPlace postIncrNP Info: Density distribution changes:
[03/07 13:09:59   3317] [1.10+      ] :	 40 (4.44%) -> 31 (3.44%)
[03/07 13:09:59   3317] [1.05 - 1.10] :	 98 (10.89%) -> 85 (9.44%)
[03/07 13:09:59   3317] [1.00 - 1.05] :	 260 (28.89%) -> 280 (31.11%)
[03/07 13:09:59   3317] [0.95 - 1.00] :	 311 (34.56%) -> 320 (35.56%)
[03/07 13:09:59   3317] [0.90 - 0.95] :	 151 (16.78%) -> 157 (17.44%)
[03/07 13:09:59   3317] [0.85 - 0.90] :	 39 (4.33%) -> 23 (2.56%)
[03/07 13:09:59   3317] [0.80 - 0.85] :	 1 (0.11%) -> 4 (0.44%)
[03/07 13:09:59   3317] [CPU] RefinePlace/IncrNP (cpu=0:00:12.2, real=0:00:12.0, mem=1888.0MB) @(0:55:06 - 0:55:18).
[03/07 13:09:59   3317] Move report: incrNP moves 66720 insts, mean move: 1.51 um, max move: 36.80 um
[03/07 13:09:59   3317] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1090): (186.80, 470.80) --> (164.40, 485.20)
[03/07 13:09:59   3317] Move report: Timing Driven Placement moves 66720 insts, mean move: 1.51 um, max move: 36.80 um
[03/07 13:09:59   3317] 	Max move on inst (core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1090): (186.80, 470.80) --> (164.40, 485.20)
[03/07 13:09:59   3317] 	Runtime: CPU: 0:00:12.3 REAL: 0:00:12.0 MEM: 1888.0MB
[03/07 13:09:59   3317] Starting refinePlace ...
[03/07 13:09:59   3317] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:09:59   3317] Type 'man IMPSP-2002' for more detail.
[03/07 13:09:59   3318] Total net bbox length = 5.695e+05 (2.878e+05 2.817e+05) (ext = 9.085e+03)
[03/07 13:09:59   3318] Runtime: CPU: 0:00:12.3 REAL: 0:00:12.0 MEM: 1888.0MB
[03/07 13:09:59   3318] [CPU] RefinePlace/total (cpu=0:00:12.3, real=0:00:12.0, mem=1888.0MB) @(0:55:06 - 0:55:18).
[03/07 13:09:59   3318] *** Finished refinePlace (0:55:18 mem=1888.0M) ***
[03/07 13:10:00   3318] Finished re-routing un-routed nets (0:00:00.1 1888.0M)
[03/07 13:10:00   3318] 
[03/07 13:10:01   3319] 
[03/07 13:10:01   3319] Density : 0.9962
[03/07 13:10:01   3319] Max route overflow : 0.0006
[03/07 13:10:01   3319] 
[03/07 13:10:01   3319] 
[03/07 13:10:01   3319] *** Finish Physical Update (cpu=0:00:13.9 real=0:00:14.0 mem=1888.0M) ***
[03/07 13:10:01   3319] ** GigaOpt Optimizer WNS Slack -0.256 TNS Slack -278.334 Density 99.62
[03/07 13:10:01   3319] Recovering Place ECO bump
[03/07 13:10:01   3319] Active Path Group: reg2reg  
[03/07 13:10:01   3320] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:01   3320] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:10:01   3320] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:01   3320] |  -0.256|   -0.256|-263.515| -278.334|    99.62%|   0:00:00.0| 1888.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:01   3320] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:02   3320] |  -0.245|   -0.245|-262.325| -277.144|    99.62%|   0:00:01.0| 1888.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:10:02   3320] |        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[03/07 13:10:02   3321] |  -0.239|   -0.239|-260.108| -274.927|    99.62%|   0:00:00.0| 1888.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:02   3321] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:03   3321] |  -0.236|   -0.236|-259.652| -274.471|    99.62%|   0:00:01.0| 1888.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:03   3321] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:04   3322] |  -0.236|   -0.236|-257.532| -272.351|    99.63%|   0:00:01.0| 1888.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:04   3322] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:04   3322] |  -0.236|   -0.236|-257.532| -272.351|    99.63%|   0:00:00.0| 1888.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:04   3322] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:04   3322] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:04   3322] 
[03/07 13:10:04   3322] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1888.0M) ***
[03/07 13:10:04   3322] Active Path Group: default 
[03/07 13:10:04   3322] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:04   3322] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:10:04   3322] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:04   3322] |  -0.205|   -0.236| -14.819| -272.351|    99.63%|   0:00:00.0| 1888.0M|   WC_VIEW|  default| out[14]                                            |
[03/07 13:10:04   3322] |  -0.201|   -0.236| -14.504| -272.035|    99.63%|   0:00:00.0| 1888.0M|   WC_VIEW|  default| out[113]                                           |
[03/07 13:10:04   3322] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:04   3322] 
[03/07 13:10:04   3322] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1888.0M) ***
[03/07 13:10:04   3322] 
[03/07 13:10:04   3322] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1888.0M) ***
[03/07 13:10:05   3323] *** Starting refinePlace (0:55:23 mem=1888.0M) ***
[03/07 13:10:05   3323] Total net bbox length = 5.725e+05 (2.878e+05 2.846e+05) (ext = 9.099e+03)
[03/07 13:10:05   3323] Starting refinePlace ...
[03/07 13:10:05   3323] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:10:05   3323] Type 'man IMPSP-2002' for more detail.
[03/07 13:10:05   3323] Total net bbox length = 5.725e+05 (2.878e+05 2.846e+05) (ext = 9.099e+03)
[03/07 13:10:05   3323] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1888.0MB
[03/07 13:10:05   3323] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1888.0MB) @(0:55:23 - 0:55:23).
[03/07 13:10:05   3323] *** Finished refinePlace (0:55:23 mem=1888.0M) ***
[03/07 13:10:05   3323] Finished re-routing un-routed nets (0:00:00.0 1888.0M)
[03/07 13:10:05   3323] 
[03/07 13:10:05   3324] 
[03/07 13:10:05   3324] Density : 0.9963
[03/07 13:10:05   3324] Max route overflow : 0.0006
[03/07 13:10:05   3324] 
[03/07 13:10:05   3324] 
[03/07 13:10:05   3324] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1888.0M) ***
[03/07 13:10:06   3324] ** GigaOpt Optimizer WNS Slack -0.236 TNS Slack -272.005 Density 99.63
[03/07 13:10:06   3324] 
[03/07 13:10:06   3324] *** Finish post-CTS Setup Fixing (cpu=0:03:00 real=0:03:00 mem=1888.0M) ***
[03/07 13:10:06   3324] 
[03/07 13:10:06   3324] End: GigaOpt Optimization in WNS mode
[03/07 13:10:06   3324] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:10:06   3324] optDesignOneStep: Leakage Power Flow
[03/07 13:10:06   3324] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:10:06   3324] Begin: GigaOpt Optimization in TNS mode
[03/07 13:10:06   3324] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:10:06   3324] Info: 282 clock nets excluded from IPO operation.
[03/07 13:10:06   3324] PhyDesignGrid: maxLocalDensity 0.95
[03/07 13:10:06   3324] #spOpts: N=65 
[03/07 13:10:09   3327] *info: 282 clock nets excluded
[03/07 13:10:09   3327] *info: 2 special nets excluded.
[03/07 13:10:09   3328] *info: 130 no-driver nets excluded.
[03/07 13:10:09   3328] *info: 154 nets with fixed/cover wires excluded.
[03/07 13:10:10   3329] ** GigaOpt Optimizer WNS Slack -0.236 TNS Slack -272.005 Density 99.63
[03/07 13:10:10   3329] Optimizer TNS Opt
[03/07 13:10:11   3329] Active Path Group: reg2reg  
[03/07 13:10:11   3329] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:11   3329] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:10:11   3329] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:10:11   3329] |  -0.236|   -0.236|-257.498| -272.005|    99.63%|   0:00:00.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:11   3329] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:18   3337] |  -0.236|   -0.236|-255.345| -269.852|    99.64%|   0:00:07.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:18   3337] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:20   3339] |  -0.236|   -0.236|-255.260| -269.766|    99.64%|   0:00:02.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:10:20   3339] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:10:31   3350] |  -0.236|   -0.236|-254.434| -268.941|    99.64%|   0:00:11.0| 1821.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:10:31   3350] |        |         |        |         |          |            |        |          |         | q13_reg_15_/D                                      |
[03/07 13:10:43   3362] |  -0.236|   -0.236|-250.037| -264.543|    99.64%|   0:00:12.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:10:43   3362] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[03/07 13:10:56   3374] |  -0.236|   -0.236|-249.930| -264.436|    99.64%|   0:00:13.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:10:56   3374] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/07 13:11:07   3386] |  -0.236|   -0.236|-242.089| -256.595|    99.63%|   0:00:11.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/07 13:11:07   3386] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/D                              |
[03/07 13:11:07   3386] |  -0.236|   -0.236|-242.070| -256.576|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/07 13:11:07   3386] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/D                              |
[03/07 13:11:24   3402] |  -0.236|   -0.236|-241.737| -256.243|    99.63%|   0:00:17.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:11:24   3402] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
[03/07 13:11:24   3402] |  -0.236|   -0.236|-241.680| -256.186|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:11:24   3402] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
[03/07 13:11:25   3403] |  -0.236|   -0.236|-238.547| -253.053|    99.62%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:11:25   3403] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/07 13:11:25   3403] |  -0.236|   -0.236|-238.488| -252.994|    99.62%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:11:25   3403] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
[03/07 13:11:32   3411] |  -0.236|   -0.236|-235.634| -250.140|    99.62%|   0:00:07.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:11:32   3411] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_11_/D                             |
[03/07 13:11:32   3411] |  -0.236|   -0.236|-235.615| -250.121|    99.62%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:11:32   3411] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_11_/D                             |
[03/07 13:11:44   3423] |  -0.236|   -0.236|-236.109| -250.615|    99.62%|   0:00:12.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/07 13:11:44   3423] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
[03/07 13:11:51   3429] |  -0.236|   -0.236|-235.669| -250.175|    99.62%|   0:00:07.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:11:51   3429] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/07 13:11:52   3430] |  -0.236|   -0.236|-235.645| -250.151|    99.62%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:11:52   3430] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/07 13:11:58   3437] |  -0.236|   -0.236|-231.761| -246.268|    99.63%|   0:00:06.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:11:58   3437] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/07 13:11:58   3437] |  -0.236|   -0.236|-231.635| -246.141|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:11:58   3437] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/07 13:12:04   3442] |  -0.236|   -0.236|-228.224| -242.730|    99.63%|   0:00:06.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:12:04   3442] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[03/07 13:12:08   3446] |  -0.236|   -0.236|-227.975| -242.481|    99.63%|   0:00:04.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:12:08   3446] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_52_/D                           |
[03/07 13:12:12   3450] |  -0.236|   -0.236|-226.960| -241.466|    99.63%|   0:00:04.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:12:12   3450] |        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 13:12:12   3451] |  -0.236|   -0.236|-226.929| -241.436|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:12:12   3451] |        |         |        |         |          |            |        |          |         | q8_reg_14_/D                                       |
[03/07 13:12:18   3457] |  -0.236|   -0.236|-224.776| -239.282|    99.63%|   0:00:06.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:12:18   3457] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
[03/07 13:12:28   3466] |  -0.236|   -0.236|-224.614| -239.120|    99.63%|   0:00:10.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:12:28   3466] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/07 13:12:28   3466] |  -0.236|   -0.236|-224.587| -239.093|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:12:28   3466] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/07 13:12:31   3469] |  -0.236|   -0.236|-224.347| -238.853|    99.63%|   0:00:03.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:12:31   3469] |        |         |        |         |          |            |        |          |         | q1_reg_19_/D                                       |
[03/07 13:12:34   3473] |  -0.236|   -0.236|-224.326| -238.832|    99.63%|   0:00:03.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[03/07 13:12:34   3473] |        |         |        |         |          |            |        |          |         | q12_reg_7_/D                                       |
[03/07 13:12:36   3475] |  -0.236|   -0.236|-223.255| -237.761|    99.63%|   0:00:02.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/07 13:12:36   3475] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
[03/07 13:12:36   3475] |  -0.236|   -0.236|-223.244| -237.750|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/07 13:12:36   3475] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
[03/07 13:12:37   3475] |  -0.236|   -0.236|-223.197| -237.703|    99.63%|   0:00:01.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/07 13:12:37   3475] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
[03/07 13:12:45   3483] |  -0.236|   -0.236|-223.197| -237.703|    99.63%|   0:00:08.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/07 13:12:45   3483] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_8_/D                            |
[03/07 13:12:45   3483] |  -0.236|   -0.236|-223.197| -237.703|    99.63%|   0:00:00.0| 1840.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:12:45   3483] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:12:45   3483] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:12:45   3483] 
[03/07 13:12:45   3483] *** Finish Core Optimize Step (cpu=0:02:34 real=0:02:34 mem=1840.8M) ***
[03/07 13:12:45   3483] 
[03/07 13:12:45   3483] *** Finished Optimize Step Cumulative (cpu=0:02:35 real=0:02:34 mem=1840.8M) ***
[03/07 13:12:45   3483] ** GigaOpt Optimizer WNS Slack -0.236 TNS Slack -237.703 Density 99.63
[03/07 13:12:45   3484] *** Starting refinePlace (0:58:04 mem=1856.8M) ***
[03/07 13:12:45   3484] Total net bbox length = 5.732e+05 (2.883e+05 2.849e+05) (ext = 9.101e+03)
[03/07 13:12:45   3484] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/07 13:12:45   3484] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:12:45   3484] Density distribution unevenness ratio = 2.068%
[03/07 13:12:45   3484] RPlace IncrNP: Rollback Lev = -3
[03/07 13:12:45   3484] RPlace: Density =1.205556, incremental np is triggered.
[03/07 13:12:46   3484] nrCritNet: 1.98% ( 757 / 38290 ) cutoffSlk: -239.4ps stdDelay: 14.2ps
[03/07 13:12:58   3496] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:12:58   3496] Density distribution unevenness ratio = 2.026%
[03/07 13:12:58   3496] RPlace postIncrNP: Density = 1.205556 -> 1.161111.
[03/07 13:12:58   3496] RPlace postIncrNP Info: Density distribution changes:
[03/07 13:12:58   3496] [1.10+      ] :	 33 (3.67%) -> 30 (3.33%)
[03/07 13:12:58   3496] [1.05 - 1.10] :	 82 (9.11%) -> 85 (9.44%)
[03/07 13:12:58   3496] [1.00 - 1.05] :	 284 (31.56%) -> 288 (32.00%)
[03/07 13:12:58   3496] [0.95 - 1.00] :	 316 (35.11%) -> 317 (35.22%)
[03/07 13:12:58   3496] [0.90 - 0.95] :	 157 (17.44%) -> 157 (17.44%)
[03/07 13:12:58   3496] [0.85 - 0.90] :	 24 (2.67%) -> 20 (2.22%)
[03/07 13:12:58   3496] [0.80 - 0.85] :	 4 (0.44%) -> 3 (0.33%)
[03/07 13:12:58   3496] [CPU] RefinePlace/IncrNP (cpu=0:00:12.3, real=0:00:13.0, mem=1880.9MB) @(0:58:04 - 0:58:17).
[03/07 13:12:58   3496] Move report: incrNP moves 60225 insts, mean move: 1.16 um, max move: 78.20 um
[03/07 13:12:58   3496] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/U82): (100.00, 436.60) --> (167.40, 447.40)
[03/07 13:12:58   3496] Move report: Timing Driven Placement moves 60225 insts, mean move: 1.16 um, max move: 78.20 um
[03/07 13:12:58   3496] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/U82): (100.00, 436.60) --> (167.40, 447.40)
[03/07 13:12:58   3496] 	Runtime: CPU: 0:00:12.4 REAL: 0:00:13.0 MEM: 1880.9MB
[03/07 13:12:58   3496] Starting refinePlace ...
[03/07 13:12:58   3496] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:12:58   3496] Type 'man IMPSP-2002' for more detail.
[03/07 13:12:58   3496] Total net bbox length = 5.687e+05 (2.877e+05 2.810e+05) (ext = 9.098e+03)
[03/07 13:12:58   3496] Runtime: CPU: 0:00:12.4 REAL: 0:00:13.0 MEM: 1880.9MB
[03/07 13:12:58   3496] [CPU] RefinePlace/total (cpu=0:00:12.4, real=0:00:13.0, mem=1880.9MB) @(0:58:04 - 0:58:17).
[03/07 13:12:58   3496] *** Finished refinePlace (0:58:17 mem=1880.9M) ***
[03/07 13:12:58   3497] Finished re-routing un-routed nets (0:00:00.1 1880.9M)
[03/07 13:12:58   3497] 
[03/07 13:12:59   3497] 
[03/07 13:12:59   3497] Density : 0.9963
[03/07 13:12:59   3497] Max route overflow : 0.0006
[03/07 13:12:59   3497] 
[03/07 13:12:59   3497] 
[03/07 13:12:59   3497] *** Finish Physical Update (cpu=0:00:14.0 real=0:00:14.0 mem=1880.9M) ***
[03/07 13:12:59   3498] ** GigaOpt Optimizer WNS Slack -0.261 TNS Slack -232.255 Density 99.63
[03/07 13:12:59   3498] Recovering Place ECO bump
[03/07 13:13:00   3498] Active Path Group: reg2reg  
[03/07 13:13:00   3498] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:00   3498] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:13:00   3498] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:00   3498] |  -0.261|   -0.261|-217.729| -232.255|    99.63%|   0:00:00.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:00   3498] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:00   3498] |  -0.249|   -0.249|-216.130| -230.655|    99.63%|   0:00:00.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:00   3498] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:00   3499] |  -0.235|   -0.235|-214.598| -229.124|    99.63%|   0:00:00.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:00   3499] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:01   3499] |  -0.231|   -0.231|-214.183| -228.708|    99.63%|   0:00:01.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:01   3499] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:01   3500] |  -0.227|   -0.227|-213.356| -227.881|    99.63%|   0:00:00.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:01   3500] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:04   3503] |  -0.227|   -0.227|-210.972| -225.497|    99.63%|   0:00:03.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:04   3503] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:05   3503] |  -0.227|   -0.227|-210.964| -225.489|    99.63%|   0:00:01.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:05   3503] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:05   3503] |  -0.227|   -0.227|-210.964| -225.489|    99.63%|   0:00:00.0| 1880.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:05   3503] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:05   3503] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:05   3503] 
[03/07 13:13:05   3503] *** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=1880.9M) ***
[03/07 13:13:05   3503] 
[03/07 13:13:05   3503] *** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:05.0 mem=1880.9M) ***
[03/07 13:13:05   3503] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -225.489 Density 99.63
[03/07 13:13:05   3504] *** Starting refinePlace (0:58:24 mem=1880.9M) ***
[03/07 13:13:05   3504] Total net bbox length = 5.718e+05 (2.877e+05 2.841e+05) (ext = 9.096e+03)
[03/07 13:13:05   3504] Starting refinePlace ...
[03/07 13:13:05   3504] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:13:05   3504] Type 'man IMPSP-2002' for more detail.
[03/07 13:13:05   3504] Total net bbox length = 5.718e+05 (2.877e+05 2.841e+05) (ext = 9.096e+03)
[03/07 13:13:05   3504] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1880.9MB
[03/07 13:13:05   3504] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1880.9MB) @(0:58:24 - 0:58:24).
[03/07 13:13:05   3504] *** Finished refinePlace (0:58:24 mem=1880.9M) ***
[03/07 13:13:05   3504] Finished re-routing un-routed nets (0:00:00.0 1880.9M)
[03/07 13:13:05   3504] 
[03/07 13:13:06   3504] 
[03/07 13:13:06   3504] Density : 0.9963
[03/07 13:13:06   3504] Max route overflow : 0.0006
[03/07 13:13:06   3504] 
[03/07 13:13:06   3504] 
[03/07 13:13:06   3504] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1880.9M) ***
[03/07 13:13:06   3505] ** GigaOpt Optimizer WNS Slack -0.228 TNS Slack -226.553 Density 99.63
[03/07 13:13:06   3505] 
[03/07 13:13:06   3505] *** Finish post-CTS Setup Fixing (cpu=0:02:56 real=0:02:56 mem=1880.9M) ***
[03/07 13:13:06   3505] 
[03/07 13:13:06   3505] End: GigaOpt Optimization in TNS mode
[03/07 13:13:06   3505] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:13:06   3505] Info: 282 clock nets excluded from IPO operation.
[03/07 13:13:07   3505] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 13:13:07   3505] [PSP] Started earlyGlobalRoute kernel
[03/07 13:13:07   3505] [PSP] Initial Peak syMemory usage = 1687.4 MB
[03/07 13:13:07   3505] (I)       Reading DB...
[03/07 13:13:07   3506] (I)       congestionReportName   : 
[03/07 13:13:07   3506] (I)       buildTerm2TermWires    : 1
[03/07 13:13:07   3506] (I)       doTrackAssignment      : 1
[03/07 13:13:07   3506] (I)       dumpBookshelfFiles     : 0
[03/07 13:13:07   3506] (I)       numThreads             : 1
[03/07 13:13:07   3506] [NR-eagl] honorMsvRouteConstraint: false
[03/07 13:13:07   3506] (I)       honorPin               : false
[03/07 13:13:07   3506] (I)       honorPinGuide          : true
[03/07 13:13:07   3506] (I)       honorPartition         : false
[03/07 13:13:07   3506] (I)       allowPartitionCrossover: false
[03/07 13:13:07   3506] (I)       honorSingleEntry       : true
[03/07 13:13:07   3506] (I)       honorSingleEntryStrong : true
[03/07 13:13:07   3506] (I)       handleViaSpacingRule   : false
[03/07 13:13:07   3506] (I)       PDConstraint           : none
[03/07 13:13:07   3506] (I)       expBetterNDRHandling   : false
[03/07 13:13:07   3506] [NR-eagl] honorClockSpecNDR      : 0
[03/07 13:13:07   3506] (I)       routingEffortLevel     : 3
[03/07 13:13:07   3506] [NR-eagl] minRouteLayer          : 2
[03/07 13:13:07   3506] [NR-eagl] maxRouteLayer          : 4
[03/07 13:13:07   3506] (I)       numRowsPerGCell        : 1
[03/07 13:13:07   3506] (I)       speedUpLargeDesign     : 0
[03/07 13:13:07   3506] (I)       speedUpBlkViolationClean: 0
[03/07 13:13:07   3506] (I)       multiThreadingTA       : 0
[03/07 13:13:07   3506] (I)       blockedPinEscape       : 1
[03/07 13:13:07   3506] (I)       blkAwareLayerSwitching : 0
[03/07 13:13:07   3506] (I)       betterClockWireModeling: 1
[03/07 13:13:07   3506] (I)       punchThroughDistance   : 500.00
[03/07 13:13:07   3506] (I)       scenicBound            : 1.15
[03/07 13:13:07   3506] (I)       maxScenicToAvoidBlk    : 100.00
[03/07 13:13:07   3506] (I)       source-to-sink ratio   : 0.00
[03/07 13:13:07   3506] (I)       targetCongestionRatioH : 1.00
[03/07 13:13:07   3506] (I)       targetCongestionRatioV : 1.00
[03/07 13:13:07   3506] (I)       layerCongestionRatio   : 0.70
[03/07 13:13:07   3506] (I)       m1CongestionRatio      : 0.10
[03/07 13:13:07   3506] (I)       m2m3CongestionRatio    : 0.70
[03/07 13:13:07   3506] (I)       localRouteEffort       : 1.00
[03/07 13:13:07   3506] (I)       numSitesBlockedByOneVia: 8.00
[03/07 13:13:07   3506] (I)       supplyScaleFactorH     : 1.00
[03/07 13:13:07   3506] (I)       supplyScaleFactorV     : 1.00
[03/07 13:13:07   3506] (I)       highlight3DOverflowFactor: 0.00
[03/07 13:13:07   3506] (I)       doubleCutViaModelingRatio: 0.00
[03/07 13:13:07   3506] (I)       blockTrack             : 
[03/07 13:13:07   3506] (I)       readTROption           : true
[03/07 13:13:07   3506] (I)       extraSpacingBothSide   : false
[03/07 13:13:07   3506] [NR-eagl] numTracksPerClockWire  : 0
[03/07 13:13:07   3506] (I)       routeSelectedNetsOnly  : false
[03/07 13:13:07   3506] (I)       before initializing RouteDB syMemory usage = 1746.3 MB
[03/07 13:13:07   3506] (I)       starting read tracks
[03/07 13:13:07   3506] (I)       build grid graph
[03/07 13:13:07   3506] (I)       build grid graph start
[03/07 13:13:07   3506] [NR-eagl] Layer1 has no routable track
[03/07 13:13:07   3506] [NR-eagl] Layer2 has single uniform track structure
[03/07 13:13:07   3506] [NR-eagl] Layer3 has single uniform track structure
[03/07 13:13:07   3506] [NR-eagl] Layer4 has single uniform track structure
[03/07 13:13:07   3506] (I)       build grid graph end
[03/07 13:13:07   3506] (I)       Layer1   numNetMinLayer=38004
[03/07 13:13:07   3506] (I)       Layer2   numNetMinLayer=0
[03/07 13:13:07   3506] (I)       Layer3   numNetMinLayer=282
[03/07 13:13:07   3506] (I)       Layer4   numNetMinLayer=0
[03/07 13:13:07   3506] (I)       numViaLayers=3
[03/07 13:13:07   3506] (I)       end build via table
[03/07 13:13:07   3506] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=17742 numBumpBlks=0 numBoundaryFakeBlks=0
[03/07 13:13:07   3506] [NR-eagl] numPreroutedNet = 154  numPreroutedWires = 27138
[03/07 13:13:07   3506] (I)       readDataFromPlaceDB
[03/07 13:13:07   3506] (I)       Read net information..
[03/07 13:13:07   3506] [NR-eagl] Read numTotalNets=38286  numIgnoredNets=165
[03/07 13:13:07   3506] (I)       Read testcase time = 0.010 seconds
[03/07 13:13:07   3506] 
[03/07 13:13:07   3506] (I)       totalPins=124446  totalGlobalPin=115153 (92.53%)
[03/07 13:13:07   3506] (I)       Model blockage into capacity
[03/07 13:13:07   3506] (I)       Read numBlocks=17742  numPreroutedWires=27138  numCapScreens=0
[03/07 13:13:07   3506] (I)       blocked area on Layer1 : 0  (0.00%)
[03/07 13:13:07   3506] (I)       blocked area on Layer2 : 71226412800  (5.83%)
[03/07 13:13:07   3506] (I)       blocked area on Layer3 : 35901184000  (2.94%)
[03/07 13:13:07   3506] (I)       blocked area on Layer4 : 287342259200  (23.53%)
[03/07 13:13:07   3506] (I)       Modeling time = 0.030 seconds
[03/07 13:13:07   3506] 
[03/07 13:13:07   3506] (I)       Number of ignored nets = 165
[03/07 13:13:07   3506] (I)       Number of fixed nets = 154.  Ignored: Yes
[03/07 13:13:07   3506] (I)       Number of clock nets = 282.  Ignored: No
[03/07 13:13:07   3506] (I)       Number of analog nets = 0.  Ignored: Yes
[03/07 13:13:07   3506] (I)       Number of special nets = 0.  Ignored: Yes
[03/07 13:13:07   3506] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/07 13:13:07   3506] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/07 13:13:07   3506] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/07 13:13:07   3506] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/07 13:13:07   3506] (I)       Number of two pin nets which has pins at the same location = 11.  Ignored: Yes
[03/07 13:13:07   3506] [NR-eagl] There are 128 clock nets ( 128 with NDR ).
[03/07 13:13:07   3506] (I)       Before initializing earlyGlobalRoute syMemory usage = 1746.3 MB
[03/07 13:13:07   3506] (I)       Layer1  viaCost=300.00
[03/07 13:13:07   3506] (I)       Layer2  viaCost=100.00
[03/07 13:13:07   3506] (I)       Layer3  viaCost=100.00
[03/07 13:13:07   3506] (I)       ---------------------Grid Graph Info--------------------
[03/07 13:13:07   3506] (I)       routing area        :  (0, 0) - (1108000, 1102000)
[03/07 13:13:07   3506] (I)       core area           :  (20000, 20000) - (1088000, 1082000)
[03/07 13:13:07   3506] (I)       Site Width          :   400  (dbu)
[03/07 13:13:07   3506] (I)       Row Height          :  3600  (dbu)
[03/07 13:13:07   3506] (I)       GCell Width         :  3600  (dbu)
[03/07 13:13:07   3506] (I)       GCell Height        :  3600  (dbu)
[03/07 13:13:07   3506] (I)       grid                :   308   306     4
[03/07 13:13:07   3506] (I)       vertical capacity   :     0  3600     0  3600
[03/07 13:13:07   3506] (I)       horizontal capacity :     0     0  3600     0
[03/07 13:13:07   3506] (I)       Default wire width  :   180   200   200   200
[03/07 13:13:07   3506] (I)       Default wire space  :   180   200   200   200
[03/07 13:13:07   3506] (I)       Default pitch size  :   360   400   400   400
[03/07 13:13:07   3506] (I)       First Track Coord   :     0   200   400   200
[03/07 13:13:07   3506] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00
[03/07 13:13:07   3506] (I)       Total num of tracks :     0  2770  2754  2770
[03/07 13:13:07   3506] (I)       Num of masks        :     1     1     1     1
[03/07 13:13:07   3506] (I)       --------------------------------------------------------
[03/07 13:13:07   3506] 
[03/07 13:13:07   3506] [NR-eagl] ============ Routing rule table ============
[03/07 13:13:07   3506] [NR-eagl] Rule id 0. Nets 37993 
[03/07 13:13:07   3506] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/07 13:13:07   3506] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[03/07 13:13:07   3506] [NR-eagl] Rule id 1. Nets 128 
[03/07 13:13:07   3506] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/07 13:13:07   3506] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[03/07 13:13:07   3506] [NR-eagl] ========================================
[03/07 13:13:07   3506] [NR-eagl] 
[03/07 13:13:07   3506] (I)       After initializing earlyGlobalRoute syMemory usage = 1746.3 MB
[03/07 13:13:07   3506] (I)       Loading and dumping file time : 0.46 seconds
[03/07 13:13:07   3506] (I)       ============= Initialization =============
[03/07 13:13:07   3506] (I)       total 2D Cap : 1483680 = (814163 H, 669517 V)
[03/07 13:13:07   3506] [NR-eagl] Layer group 1: route 128 net(s) in layer range [3, 4]
[03/07 13:13:07   3506] (I)       ============  Phase 1a Route ============
[03/07 13:13:07   3506] (I)       Phase 1a runs 0.00 seconds
[03/07 13:13:07   3506] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=2
[03/07 13:13:07   3506] (I)       Usage: 461 = (266 H, 195 V) = (0.03% H, 0.03% V) = (4.788e+02um H, 3.510e+02um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       ============  Phase 1b Route ============
[03/07 13:13:07   3506] (I)       Phase 1b runs 0.00 seconds
[03/07 13:13:07   3506] (I)       Usage: 461 = (266 H, 195 V) = (0.03% H, 0.03% V) = (4.788e+02um H, 3.510e+02um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.298000e+02um
[03/07 13:13:07   3506] (I)       ============  Phase 1c Route ============
[03/07 13:13:07   3506] (I)       Level2 Grid: 62 x 62
[03/07 13:13:07   3506] (I)       Phase 1c runs 0.00 seconds
[03/07 13:13:07   3506] (I)       Usage: 461 = (266 H, 195 V) = (0.03% H, 0.03% V) = (4.788e+02um H, 3.510e+02um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       ============  Phase 1d Route ============
[03/07 13:13:07   3506] (I)       Phase 1d runs 0.00 seconds
[03/07 13:13:07   3506] (I)       Usage: 461 = (266 H, 195 V) = (0.03% H, 0.03% V) = (4.788e+02um H, 3.510e+02um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       ============  Phase 1e Route ============
[03/07 13:13:07   3506] (I)       Phase 1e runs 0.00 seconds
[03/07 13:13:07   3506] (I)       Usage: 461 = (266 H, 195 V) = (0.03% H, 0.03% V) = (4.788e+02um H, 3.510e+02um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.298000e+02um
[03/07 13:13:07   3506] [NR-eagl] 
[03/07 13:13:07   3506] (I)       dpBasedLA: time=0.01  totalOF=509  totalVia=690  totalWL=461  total(Via+WL)=1151 
[03/07 13:13:07   3506] (I)       total 2D Cap : 2242680 = (814163 H, 1428517 V)
[03/07 13:13:07   3506] [NR-eagl] Layer group 2: route 37993 net(s) in layer range [2, 4]
[03/07 13:13:07   3506] (I)       ============  Phase 1a Route ============
[03/07 13:13:07   3506] (I)       Phase 1a runs 0.10 seconds
[03/07 13:13:07   3506] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/07 13:13:07   3506] (I)       Usage: 358485 = (184041 H, 174444 V) = (22.60% H, 12.21% V) = (3.313e+05um H, 3.140e+05um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       ============  Phase 1b Route ============
[03/07 13:13:07   3506] (I)       Phase 1b runs 0.05 seconds
[03/07 13:13:07   3506] (I)       Usage: 358933 = (184259 H, 174674 V) = (22.63% H, 12.23% V) = (3.317e+05um H, 3.144e+05um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       earlyGlobalRoute overflow of layer group 2: 0.27% H + 0.63% V. EstWL: 6.452496e+05um
[03/07 13:13:07   3506] (I)       ============  Phase 1c Route ============
[03/07 13:13:07   3506] (I)       Level2 Grid: 62 x 62
[03/07 13:13:07   3506] (I)       Phase 1c runs 0.02 seconds
[03/07 13:13:07   3506] (I)       Usage: 358940 = (184266 H, 174674 V) = (22.63% H, 12.23% V) = (3.317e+05um H, 3.144e+05um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       ============  Phase 1d Route ============
[03/07 13:13:07   3506] (I)       Phase 1d runs 0.03 seconds
[03/07 13:13:07   3506] (I)       Usage: 358958 = (184279 H, 174679 V) = (22.63% H, 12.23% V) = (3.317e+05um H, 3.144e+05um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] (I)       ============  Phase 1e Route ============
[03/07 13:13:07   3506] (I)       Phase 1e runs 0.01 seconds
[03/07 13:13:07   3506] (I)       Usage: 358958 = (184279 H, 174679 V) = (22.63% H, 12.23% V) = (3.317e+05um H, 3.144e+05um V)
[03/07 13:13:07   3506] (I)       
[03/07 13:13:07   3506] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.25% H + 0.56% V. EstWL: 6.452946e+05um
[03/07 13:13:07   3506] [NR-eagl] 
[03/07 13:13:08   3506] (I)       dpBasedLA: time=0.05  totalOF=5690  totalVia=226150  totalWL=358461  total(Via+WL)=584611 
[03/07 13:13:08   3506] (I)       ============  Phase 1l Route ============
[03/07 13:13:08   3506] (I)       Total Global Routing Runtime: 0.48 seconds
[03/07 13:13:08   3506] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.13% H + 0.20% V
[03/07 13:13:08   3506] [NR-eagl] Overflow after earlyGlobalRoute 0.14% H + 0.23% V
[03/07 13:13:08   3506] (I)       
[03/07 13:13:08   3506] (I)       ============= track Assignment ============
[03/07 13:13:08   3506] (I)       extract Global 3D Wires
[03/07 13:13:08   3506] (I)       Extract Global WL : time=0.02
[03/07 13:13:08   3506] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/07 13:13:08   3506] (I)       Initialization real time=0.01 seconds
[03/07 13:13:08   3507] (I)       Kernel real time=0.37 seconds
[03/07 13:13:08   3507] (I)       End Greedy Track Assignment
[03/07 13:13:08   3507] [NR-eagl] Layer1(M1)(F) length: 1.700000e+01um, number of vias: 133123
[03/07 13:13:08   3507] [NR-eagl] Layer2(M2)(V) length: 2.398252e+05um, number of vias: 178640
[03/07 13:13:08   3507] [NR-eagl] Layer3(M3)(H) length: 3.635532e+05um, number of vias: 18485
[03/07 13:13:08   3507] [NR-eagl] Layer4(M4)(V) length: 1.121320e+05um, number of vias: 0
[03/07 13:13:08   3507] [NR-eagl] Total length: 7.155274e+05um, number of vias: 330248
[03/07 13:13:08   3507] [NR-eagl] End Peak syMemory usage = 1673.0 MB
[03/07 13:13:08   3507] [NR-eagl] Early Global Router Kernel+IO runtime : 1.90 seconds
[03/07 13:13:08   3507] Extraction called for design 'fullchip' of instances=81601 and nets=38416 using extraction engine 'preRoute' .
[03/07 13:13:08   3507] PreRoute RC Extraction called for design fullchip.
[03/07 13:13:08   3507] RC Extraction called in multi-corner(2) mode.
[03/07 13:13:08   3507] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:13:08   3507] RCMode: PreRoute
[03/07 13:13:08   3507]       RC Corner Indexes            0       1   
[03/07 13:13:08   3507] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:13:08   3507] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:13:08   3507] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:13:08   3507] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:13:08   3507] Shrink Factor                : 1.00000
[03/07 13:13:08   3507] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:13:08   3507] Using capacitance table file ...
[03/07 13:13:08   3507] Updating RC grid for preRoute extraction ...
[03/07 13:13:08   3507] Initializing multi-corner capacitance tables ... 
[03/07 13:13:09   3507] Initializing multi-corner resistance tables ...
[03/07 13:13:09   3508] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1666.910M)
[03/07 13:13:10   3509] Compute RC Scale Done ...
[03/07 13:13:10   3509] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/07 13:13:10   3509] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/07 13:13:10   3509] 
[03/07 13:13:10   3509] ** np local hotspot detection info verbose **
[03/07 13:13:10   3509] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/07 13:13:10   3509] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/07 13:13:10   3509] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/07 13:13:10   3509] 
[03/07 13:13:10   3509] #################################################################################
[03/07 13:13:10   3509] # Design Stage: PreRoute
[03/07 13:13:10   3509] # Design Name: fullchip
[03/07 13:13:10   3509] # Design Mode: 65nm
[03/07 13:13:10   3509] # Analysis Mode: MMMC Non-OCV 
[03/07 13:13:10   3509] # Parasitics Mode: No SPEF/RCDB
[03/07 13:13:10   3509] # Signoff Settings: SI Off 
[03/07 13:13:10   3509] #################################################################################
[03/07 13:13:11   3510] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:13:11   3510] Calculate delays in BcWc mode...
[03/07 13:13:11   3510] Topological Sorting (CPU = 0:00:00.1, MEM = 1703.1M, InitMEM = 1703.1M)
[03/07 13:13:16   3515] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 13:13:16   3515] End delay calculation. (MEM=1757.94 CPU=0:00:04.3 REAL=0:00:04.0)
[03/07 13:13:16   3515] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 1757.9M) ***
[03/07 13:13:17   3516] Begin: GigaOpt postEco DRV Optimization
[03/07 13:13:17   3516] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:13:17   3516] Info: 282 clock nets excluded from IPO operation.
[03/07 13:13:17   3516] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:13:17   3516] #spOpts: N=65 mergeVia=F 
[03/07 13:13:17   3516] Core basic site is core
[03/07 13:13:17   3516] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:13:21   3520] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:13:21   3520] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/07 13:13:21   3520] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:13:21   3520] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/07 13:13:21   3520] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:13:21   3520] DEBUG: @coeDRVCandCache::init.
[03/07 13:13:21   3520] Info: violation cost 7.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/07 13:13:21   3520] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.27 |          0|          0|          0|  99.63  |            |           |
[03/07 13:13:22   3520] Info: violation cost 7.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[03/07 13:13:22   3520] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.27 |          0|          0|          0|  99.63  |   0:00:01.0|    1834.3M|
[03/07 13:13:22   3520] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:13:22   3520] 
[03/07 13:13:22   3520] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1834.3M) ***
[03/07 13:13:22   3520] 
[03/07 13:13:22   3520] DEBUG: @coeDRVCandCache::cleanup.
[03/07 13:13:22   3521] End: GigaOpt postEco DRV Optimization
[03/07 13:13:22   3521] GigaOpt: WNS changes after routing: -0.228 -> -0.273 (bump = 0.045)
[03/07 13:13:22   3521] Begin: GigaOpt postEco optimization
[03/07 13:13:22   3521] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:13:22   3521] Info: 282 clock nets excluded from IPO operation.
[03/07 13:13:22   3521] PhyDesignGrid: maxLocalDensity 1.00
[03/07 13:13:22   3521] #spOpts: N=65 mergeVia=F 
[03/07 13:13:25   3524] *info: 282 clock nets excluded
[03/07 13:13:25   3524] *info: 2 special nets excluded.
[03/07 13:13:25   3524] *info: 130 no-driver nets excluded.
[03/07 13:13:25   3524] *info: 154 nets with fixed/cover wires excluded.
[03/07 13:13:26   3525] ** GigaOpt Optimizer WNS Slack -0.274 TNS Slack -228.968 Density 99.63
[03/07 13:13:26   3525] Optimizer WNS Pass 0
[03/07 13:13:26   3525] Active Path Group: reg2reg  
[03/07 13:13:26   3525] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:26   3525] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:13:26   3525] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:26   3525] |  -0.274|   -0.274|-217.648| -228.968|    99.63%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:26   3525] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/07 13:13:26   3525] |  -0.264|   -0.264|-216.275| -227.596|    99.63%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:26   3525] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/07 13:13:27   3526] |  -0.257|   -0.257|-215.574| -226.895|    99.63%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:27   3526] |        |         |        |         |          |            |        |          |         | q0_reg_12_/D                                       |
[03/07 13:13:30   3529] |  -0.256|   -0.256|-215.104| -226.424|    99.63%|   0:00:03.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:30   3529] |        |         |        |         |          |            |        |          |         | q9_reg_16_/D                                       |
[03/07 13:13:31   3530] |  -0.256|   -0.256|-214.712| -226.033|    99.63%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:31   3530] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:31   3530] |  -0.257|   -0.257|-214.285| -225.605|    99.64%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:31   3530] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:31   3530] |  -0.257|   -0.257|-214.285| -225.605|    99.64%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:31   3530] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:31   3530] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:31   3530] 
[03/07 13:13:31   3530] *** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:05.0 mem=1849.5M) ***
[03/07 13:13:31   3530] Active Path Group: default 
[03/07 13:13:31   3530] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:31   3530] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:13:31   3530] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:31   3530] |  -0.175|   -0.257| -11.320| -225.605|    99.64%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[148]                                           |
[03/07 13:13:31   3530] |  -0.175|   -0.257| -11.291| -225.575|    99.64%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[148]                                           |
[03/07 13:13:31   3530] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:31   3530] 
[03/07 13:13:31   3530] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1849.5M) ***
[03/07 13:13:31   3530] 
[03/07 13:13:31   3530] *** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:05.0 mem=1849.5M) ***
[03/07 13:13:31   3530] ** GigaOpt Optimizer WNS Slack -0.257 TNS Slack -225.575 Density 99.64
[03/07 13:13:32   3531] *** Starting refinePlace (0:58:51 mem=1849.5M) ***
[03/07 13:13:32   3531] Total net bbox length = 5.722e+05 (2.879e+05 2.843e+05) (ext = 9.097e+03)
[03/07 13:13:32   3531] Starting refinePlace ...
[03/07 13:13:32   3531] **ERROR: (IMPSP-2002):	Density too high (99.6%), stopping detail placement.
[03/07 13:13:32   3531] Type 'man IMPSP-2002' for more detail.
[03/07 13:13:32   3531] Total net bbox length = 5.722e+05 (2.879e+05 2.843e+05) (ext = 9.097e+03)
[03/07 13:13:32   3531] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1849.5MB
[03/07 13:13:32   3531] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1849.5MB) @(0:58:51 - 0:58:51).
[03/07 13:13:32   3531] *** Finished refinePlace (0:58:51 mem=1849.5M) ***
[03/07 13:13:32   3531] Finished re-routing un-routed nets (0:00:00.0 1849.5M)
[03/07 13:13:32   3531] 
[03/07 13:13:32   3531] 
[03/07 13:13:32   3531] Density : 0.9964
[03/07 13:13:32   3531] Max route overflow : 0.0023
[03/07 13:13:32   3531] 
[03/07 13:13:32   3531] 
[03/07 13:13:32   3531] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1849.5M) ***
[03/07 13:13:33   3532] ** GigaOpt Optimizer WNS Slack -0.257 TNS Slack -225.575 Density 99.64
[03/07 13:13:33   3532] 
[03/07 13:13:33   3532] *** Finish post-CTS Setup Fixing (cpu=0:00:07.1 real=0:00:07.0 mem=1849.5M) ***
[03/07 13:13:33   3532] 
[03/07 13:13:33   3532] End: GigaOpt postEco optimization
[03/07 13:13:33   3532] GigaOpt: WNS changes after postEco optimization: -0.228 -> -0.256 (bump = 0.028)
[03/07 13:13:33   3532] GigaOpt: Skipping nonLegal postEco optimization
[03/07 13:13:33   3532] Design TNS changes after trial route: -226.453 -> -225.475
[03/07 13:13:33   3532] Begin: GigaOpt TNS recovery
[03/07 13:13:33   3532] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:13:33   3532] Info: 282 clock nets excluded from IPO operation.
[03/07 13:13:33   3532] PhyDesignGrid: maxLocalDensity 1.00
[03/07 13:13:33   3532] #spOpts: N=65 
[03/07 13:13:36   3535] *info: 282 clock nets excluded
[03/07 13:13:36   3535] *info: 2 special nets excluded.
[03/07 13:13:36   3535] *info: 132 no-driver nets excluded.
[03/07 13:13:36   3535] *info: 154 nets with fixed/cover wires excluded.
[03/07 13:13:37   3536] ** GigaOpt Optimizer WNS Slack -0.257 TNS Slack -225.575 Density 99.64
[03/07 13:13:37   3536] Optimizer TNS Opt
[03/07 13:13:37   3536] Active Path Group: reg2reg  
[03/07 13:13:37   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:37   3536] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:13:37   3536] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:13:37   3536] |  -0.257|   -0.257|-214.285| -225.575|    99.64%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:37   3536] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:40   3539] |  -0.254|   -0.254|-213.638| -224.929|    99.65%|   0:00:03.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:40   3539] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:40   3540] |  -0.254|   -0.254|-213.611| -224.902|    99.65%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:40   3540] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:13:42   3541] |  -0.254|   -0.254|-209.100| -220.390|    99.65%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:42   3541] |        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/07 13:13:43   3542] |  -0.254|   -0.254|-207.526| -218.817|    99.65%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:43   3542] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/07 13:13:44   3543] |  -0.254|   -0.254|-204.534| -215.824|    99.65%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[03/07 13:13:44   3543] |        |         |        |         |          |            |        |          |         | q5_reg_12_/D                                       |
[03/07 13:13:45   3544] |  -0.254|   -0.254|-204.004| -215.294|    99.65%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:13:45   3544] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/07 13:13:46   3545] |  -0.254|   -0.254|-201.584| -212.874|    99.65%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:46   3545] |        |         |        |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 13:13:46   3545] |  -0.254|   -0.254|-201.575| -212.865|    99.65%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:46   3545] |        |         |        |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 13:13:47   3546] |  -0.254|   -0.254|-191.088| -202.378|    99.66%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:13:47   3546] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[03/07 13:13:48   3547] |  -0.254|   -0.254|-176.096| -187.386|    99.66%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:13:48   3547] |        |         |        |         |          |            |        |          |         | q6_reg_10_/D                                       |
[03/07 13:13:49   3548] |  -0.254|   -0.254|-175.887| -187.178|    99.66%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:49   3548] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/07 13:13:49   3548] |  -0.254|   -0.254|-175.828| -187.118|    99.66%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:49   3548] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/07 13:13:49   3548] |  -0.254|   -0.254|-175.827| -187.118|    99.66%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:13:49   3548] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/07 13:13:50   3549] |  -0.254|   -0.254|-175.774| -187.065|    99.66%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:13:50   3549] |        |         |        |         |          |            |        |          |         | q2_reg_16_/D                                       |
[03/07 13:13:50   3549] |  -0.254|   -0.254|-172.726| -184.016|    99.66%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:13:50   3549] |        |         |        |         |          |            |        |          |         | q12_reg_12_/D                                      |
[03/07 13:13:51   3550] |  -0.254|   -0.254|-171.004| -182.295|    99.66%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:13:51   3550] |        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/07 13:13:52   3552] |  -0.254|   -0.254|-168.918| -180.208|    99.67%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:13:52   3552] |        |         |        |         |          |            |        |          |         | q9_reg_15_/D                                       |
[03/07 13:13:54   3553] |  -0.254|   -0.254|-161.173| -172.463|    99.67%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[03/07 13:13:54   3553] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_27_/D                             |
[03/07 13:13:55   3554] |  -0.254|   -0.254|-156.994| -168.285|    99.68%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/07 13:13:55   3554] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_22_/D                           |
[03/07 13:13:58   3557] |  -0.255|   -0.255|-155.267| -166.557|    99.69%|   0:00:03.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:13:58   3557] |        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/07 13:13:58   3557] |  -0.255|   -0.255|-154.846| -166.136|    99.69%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:13:58   3557] |        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/07 13:13:58   3557] |  -0.255|   -0.255|-154.808| -166.098|    99.69%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:13:58   3557] |        |         |        |         |          |            |        |          |         | q3_reg_15_/D                                       |
[03/07 13:14:00   3559] |  -0.255|   -0.255|-153.374| -164.665|    99.70%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:14:00   3559] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 13:14:00   3559] |  -0.255|   -0.255|-153.204| -164.494|    99.70%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:14:00   3559] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 13:14:01   3560] |  -0.255|   -0.255|-153.161| -164.452|    99.70%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:14:01   3560] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 13:14:01   3560] |  -0.255|   -0.255|-153.142| -164.432|    99.70%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:14:01   3560] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 13:14:01   3560] |  -0.255|   -0.255|-153.122| -164.413|    99.70%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:14:01   3560] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 13:14:01   3560] |  -0.255|   -0.255|-153.102| -164.392|    99.70%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:14:01   3560] |        |         |        |         |          |            |        |          |         | q12_reg_16_/D                                      |
[03/07 13:14:03   3562] |  -0.255|   -0.255|-151.986| -163.277|    99.71%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:14:03   3562] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/07 13:14:04   3563] |  -0.255|   -0.255|-151.891| -163.181|    99.71%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:14:04   3563] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/07 13:14:04   3563] |  -0.255|   -0.255|-151.811| -163.101|    99.71%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:14:04   3563] |        |         |        |         |          |            |        |          |         | q11_reg_13_/D                                      |
[03/07 13:14:06   3565] |  -0.255|   -0.255|-150.284| -161.575|    99.72%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:14:06   3565] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/D                             |
[03/07 13:14:08   3567] |  -0.255|   -0.255|-149.777| -161.068|    99.72%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:14:08   3567] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_58_/D                             |
[03/07 13:14:09   3568] |  -0.255|   -0.255|-149.715| -161.005|    99.72%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[03/07 13:14:09   3568] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_26_/D                             |
[03/07 13:14:10   3569] |  -0.255|   -0.255|-149.692| -160.983|    99.72%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:14:10   3569] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_39_/D                             |
[03/07 13:14:10   3569] |  -0.255|   -0.255|-149.692| -160.983|    99.72%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:14:10   3569] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:14:10   3569] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:10   3569] 
[03/07 13:14:10   3569] *** Finish Core Optimize Step (cpu=0:00:32.6 real=0:00:33.0 mem=1849.5M) ***
[03/07 13:14:10   3569] Active Path Group: default 
[03/07 13:14:10   3569] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:10   3569] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:14:10   3569] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:10   3569] |  -0.175|   -0.255| -11.291| -160.983|    99.72%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[148]                                           |
[03/07 13:14:10   3569] |  -0.175|   -0.255| -10.916| -160.608|    99.73%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[30]                                            |
[03/07 13:14:11   3570] |  -0.175|   -0.255| -10.714| -160.406|    99.73%|   0:00:01.0| 1849.5M|   WC_VIEW|  default| out[156]                                           |
[03/07 13:14:11   3570] |  -0.175|   -0.255| -10.613| -160.305|    99.73%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[145]                                           |
[03/07 13:14:11   3570] |  -0.175|   -0.255| -10.590| -160.283|    99.73%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[108]                                           |
[03/07 13:14:11   3570] |  -0.175|   -0.255| -10.502| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[132]                                           |
[03/07 13:14:11   3570] |  -0.175|   -0.255| -10.502| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[148]                                           |
[03/07 13:14:11   3570] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:11   3570] 
[03/07 13:14:11   3570] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1849.5M) ***
[03/07 13:14:11   3570] 
[03/07 13:14:11   3570] *** Finished Optimize Step Cumulative (cpu=0:00:33.7 real=0:00:34.0 mem=1849.5M) ***
[03/07 13:14:11   3570] ** GigaOpt Optimizer WNS Slack -0.255 TNS Slack -160.194 Density 99.74
[03/07 13:14:11   3570] *** Starting refinePlace (0:59:31 mem=1849.5M) ***
[03/07 13:14:11   3570] Total net bbox length = 5.725e+05 (2.880e+05 2.846e+05) (ext = 9.092e+03)
[03/07 13:14:11   3571] Starting refinePlace ...
[03/07 13:14:11   3571] **ERROR: (IMPSP-2002):	Density too high (99.7%), stopping detail placement.
[03/07 13:14:11   3571] Type 'man IMPSP-2002' for more detail.
[03/07 13:14:12   3571] Total net bbox length = 5.725e+05 (2.880e+05 2.846e+05) (ext = 9.092e+03)
[03/07 13:14:12   3571] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1849.5MB
[03/07 13:14:12   3571] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1849.5MB) @(0:59:31 - 0:59:31).
[03/07 13:14:12   3571] *** Finished refinePlace (0:59:31 mem=1849.5M) ***
[03/07 13:14:12   3571] Finished re-routing un-routed nets (0:00:00.0 1849.5M)
[03/07 13:14:12   3571] 
[03/07 13:14:12   3571] 
[03/07 13:14:12   3571] Density : 0.9974
[03/07 13:14:12   3571] Max route overflow : 0.0023
[03/07 13:14:12   3571] 
[03/07 13:14:12   3571] 
[03/07 13:14:12   3571] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1849.5M) ***
[03/07 13:14:12   3571] ** GigaOpt Optimizer WNS Slack -0.255 TNS Slack -160.194 Density 99.74
[03/07 13:14:12   3571] 
[03/07 13:14:12   3571] *** Finish post-CTS Setup Fixing (cpu=0:00:35.5 real=0:00:35.0 mem=1849.5M) ***
[03/07 13:14:12   3571] 
[03/07 13:14:12   3571] End: GigaOpt TNS recovery
[03/07 13:14:12   3571] *** Steiner Routed Nets: 0.238%; Threshold: 100; Threshold for Hold: 100
[03/07 13:14:12   3571] Re-routed 0 nets
[03/07 13:14:12   3572] Begin: GigaOpt Optimization in post-eco TNS mode
[03/07 13:14:12   3572] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:14:12   3572] Info: 282 clock nets excluded from IPO operation.
[03/07 13:14:12   3572] PhyDesignGrid: maxLocalDensity 1.00
[03/07 13:14:12   3572] #spOpts: N=65 
[03/07 13:14:15   3574] *info: 282 clock nets excluded
[03/07 13:14:15   3574] *info: 2 special nets excluded.
[03/07 13:14:15   3574] *info: 132 no-driver nets excluded.
[03/07 13:14:15   3574] *info: 154 nets with fixed/cover wires excluded.
[03/07 13:14:16   3575] ** GigaOpt Optimizer WNS Slack -0.255 TNS Slack -160.194 Density 99.74
[03/07 13:14:16   3575] Optimizer TNS Opt
[03/07 13:14:17   3576] Active Path Group: reg2reg  
[03/07 13:14:17   3576] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:17   3576] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:14:17   3576] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:17   3576] |  -0.255|   -0.255|-149.692| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:14:17   3576] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:14:19   3578] |  -0.255|   -0.255|-149.692| -160.194|    99.74%|   0:00:02.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:14:19   3578] |        |         |        |         |          |            |        |          |         | q11_reg_10_/D                                      |
[03/07 13:14:19   3579] |  -0.255|   -0.255|-149.692| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[03/07 13:14:19   3579] |        |         |        |         |          |            |        |          |         | q10_reg_18_/D                                      |
[03/07 13:14:20   3579] |  -0.255|   -0.255|-149.692| -160.194|    99.74%|   0:00:01.0| 1849.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:14:20   3579] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:14:20   3579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:20   3579] 
[03/07 13:14:20   3579] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1849.5M) ***
[03/07 13:14:20   3579] Active Path Group: default 
[03/07 13:14:20   3579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:20   3579] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:14:20   3579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:20   3579] |  -0.175|   -0.255| -10.502| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[148]                                           |
[03/07 13:14:20   3579] |  -0.175|   -0.255| -10.502| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[132]                                           |
[03/07 13:14:20   3579] |  -0.175|   -0.255| -10.502| -160.194|    99.74%|   0:00:00.0| 1849.5M|   WC_VIEW|  default| out[148]                                           |
[03/07 13:14:20   3579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:14:20   3579] 
[03/07 13:14:20   3579] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1849.5M) ***
[03/07 13:14:20   3579] 
[03/07 13:14:20   3579] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1849.5M) ***
[03/07 13:14:20   3579] 
[03/07 13:14:20   3579] *** Finish post-CTS Setup Fixing (cpu=0:00:03.7 real=0:00:04.0 mem=1849.5M) ***
[03/07 13:14:20   3579] 
[03/07 13:14:20   3579] End: GigaOpt Optimization in post-eco TNS mode
[03/07 13:14:20   3579] **optDesign ... cpu = 0:08:11, real = 0:08:09, mem = 1684.9M, totSessionCpu=0:59:40 **
[03/07 13:14:20   3579] ** Profile ** Start :  cpu=0:00:00.0, mem=1684.9M
[03/07 13:14:20   3579] ** Profile ** Other data :  cpu=0:00:00.2, mem=1684.9M
[03/07 13:14:21   3580] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1692.9M
[03/07 13:14:21   3580] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1692.9M
[03/07 13:14:21   3580] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.255  | -0.255  | -0.175  |
|           TNS (ns):|-160.194 |-149.692 | -10.502 |
|    Violating Paths:|  1707   |  1619   |   88    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.594%
       (99.737% with Fillers)
Routing Overflow: 0.14% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1692.9M
[03/07 13:14:21   3580] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:14:21   3581] Info: 282 clock nets excluded from IPO operation.
[03/07 13:14:21   3581] 
[03/07 13:14:21   3581] Begin Power Analysis
[03/07 13:14:21   3581] 
[03/07 13:14:21   3581]     0.00V	    VSS
[03/07 13:14:21   3581]     0.90V	    VDD
[03/07 13:14:22   3581] Begin Processing Timing Library for Power Calculation
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Begin Processing Timing Library for Power Calculation
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.65MB/1378.65MB)
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Begin Processing Timing Window Data for Power Calculation
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.65MB/1378.65MB)
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Begin Processing User Attributes
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1378.65MB/1378.65MB)
[03/07 13:14:22   3581] 
[03/07 13:14:22   3581] Begin Processing Signal Activity
[03/07 13:14:22   3581] 
[03/07 13:14:24   3583] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1383.89MB/1383.89MB)
[03/07 13:14:24   3583] 
[03/07 13:14:24   3583] Begin Power Computation
[03/07 13:14:24   3583] 
[03/07 13:14:24   3583]       ----------------------------------------------------------
[03/07 13:14:24   3583]       # of cell(s) missing both power/leakage table: 0
[03/07 13:14:24   3583]       # of cell(s) missing power table: 0
[03/07 13:14:24   3583]       # of cell(s) missing leakage table: 0
[03/07 13:14:24   3583]       # of MSMV cell(s) missing power_level: 0
[03/07 13:14:24   3583]       ----------------------------------------------------------
[03/07 13:14:24   3583] 
[03/07 13:14:24   3583] 
[03/07 13:14:30   3589] Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1383.89MB/1383.89MB)
[03/07 13:14:30   3589] 
[03/07 13:14:30   3589] Begin Processing User Attributes
[03/07 13:14:30   3589] 
[03/07 13:14:30   3589] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1383.89MB/1383.89MB)
[03/07 13:14:30   3589] 
[03/07 13:14:30   3589] Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1383.89MB/1383.89MB)
[03/07 13:14:30   3589] 
[03/07 13:14:31   3590]   Timing Snapshot: (REF)
[03/07 13:14:31   3590]      Weighted WNS: -0.255
[03/07 13:14:31   3590]       All  PG WNS: -0.255
[03/07 13:14:31   3590]       High PG WNS: -0.255
[03/07 13:14:31   3590]       All  PG TNS: -160.194
[03/07 13:14:31   3590]       High PG TNS: -149.692
[03/07 13:14:31   3590]          Tran DRV: 0
[03/07 13:14:31   3590]           Cap DRV: 0
[03/07 13:14:31   3590]        Fanout DRV: 0
[03/07 13:14:31   3590]            Glitch: 0
[03/07 13:14:31   3590]    Category Slack: { [L, -0.255] [H, -0.255] }
[03/07 13:14:31   3590] 
[03/07 13:14:31   3590] Begin: Power Optimization
[03/07 13:14:31   3590] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:14:31   3590] #spOpts: N=65 mergeVia=F 
[03/07 13:14:33   3592] Reclaim Optimization WNS Slack -0.255  TNS Slack -160.194 Density 99.74
[03/07 13:14:33   3592] +----------+---------+--------+--------+------------+--------+
[03/07 13:14:33   3592] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/07 13:14:33   3592] +----------+---------+--------+--------+------------+--------+
[03/07 13:14:33   3592] |    99.74%|        -|  -0.255|-160.194|   0:00:00.0| 1841.7M|
[03/07 13:14:37   3596] |    99.74%|        0|  -0.255|-160.194|   0:00:04.0| 1841.7M|
[03/07 13:14:49   3609] |    99.74%|        0|  -0.255|-160.194|   0:00:12.0| 1841.7M|
[03/07 13:15:08   3628] |    99.70%|       60|  -0.255|-160.160|   0:00:19.0| 1836.0M|
[03/07 13:15:31   3650] |    99.14%|     3605|  -0.254|-158.340|   0:00:23.0| 1841.8M|
[03/07 13:15:33   3652] |    99.12%|       90|  -0.254|-158.317|   0:00:02.0| 1841.8M|
[03/07 13:15:33   3652] +----------+---------+--------+--------+------------+--------+
[03/07 13:15:33   3652] Reclaim Optimization End WNS Slack -0.254  TNS Slack -158.317 Density 99.12
[03/07 13:15:33   3652] 
[03/07 13:15:33   3652] ** Summary: Restruct = 60 Buffer Deletion = 0 Declone = 0 Resize = 3715 **
[03/07 13:15:33   3652] --------------------------------------------------------------
[03/07 13:15:33   3652] |                                   | Total     | Sequential |
[03/07 13:15:33   3652] --------------------------------------------------------------
[03/07 13:15:33   3652] | Num insts resized                 |    2532  |       1    |
[03/07 13:15:33   3652] | Num insts undone                  |      13  |       0    |
[03/07 13:15:33   3652] | Num insts Downsized               |    1078  |       1    |
[03/07 13:15:33   3652] | Num insts Samesized               |    1454  |       0    |
[03/07 13:15:33   3652] | Num insts Upsized                 |       0  |       0    |
[03/07 13:15:33   3652] | Num multiple commits+uncommits    |    1157  |       -    |
[03/07 13:15:33   3652] --------------------------------------------------------------
[03/07 13:15:33   3652] ** Finished Core Power Optimization (cpu = 0:01:02) (real = 0:01:02) **
[03/07 13:15:33   3652] Executing incremental physical updates
[03/07 13:15:33   3652] #spOpts: N=65 mergeVia=F 
[03/07 13:15:33   3652] *** Starting refinePlace (1:00:53 mem=1807.5M) ***
[03/07 13:15:33   3652] Total net bbox length = 5.726e+05 (2.879e+05 2.847e+05) (ext = 9.088e+03)
[03/07 13:15:33   3653] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:15:33   3653] Density distribution unevenness ratio = 2.056%
[03/07 13:15:33   3653] RPlace IncrNP: Rollback Lev = -3
[03/07 13:15:33   3653] RPlace: Density =1.164444, incremental np is triggered.
[03/07 13:15:34   3653] nrCritNet: 1.99% ( 760 / 38217 ) cutoffSlk: -237.9ps stdDelay: 14.2ps
[03/07 13:15:45   3664] default core: bins with density >  0.75 =  100 % ( 900 / 900 )
[03/07 13:15:45   3664] Density distribution unevenness ratio = 1.884%
[03/07 13:15:45   3664] RPlace postIncrNP: Density = 1.164444 -> 1.194444.
[03/07 13:15:45   3664] RPlace postIncrNP Info: Density distribution changes:
[03/07 13:15:45   3664] [1.10+      ] :	 29 (3.22%) -> 20 (2.22%)
[03/07 13:15:45   3664] [1.05 - 1.10] :	 77 (8.56%) -> 70 (7.78%)
[03/07 13:15:45   3664] [1.00 - 1.05] :	 252 (28.00%) -> 255 (28.33%)
[03/07 13:15:45   3664] [0.95 - 1.00] :	 338 (37.56%) -> 379 (42.11%)
[03/07 13:15:45   3664] [0.90 - 0.95] :	 167 (18.56%) -> 148 (16.44%)
[03/07 13:15:45   3664] [0.85 - 0.90] :	 32 (3.56%) -> 24 (2.67%)
[03/07 13:15:45   3664] [0.80 - 0.85] :	 5 (0.56%) -> 4 (0.44%)
[03/07 13:15:45   3664] [CPU] RefinePlace/IncrNP (cpu=0:00:11.7, real=0:00:12.0, mem=1807.5MB) @(1:00:53 - 1:01:05).
[03/07 13:15:45   3664] Move report: incrNP moves 60790 insts, mean move: 1.26 um, max move: 47.00 um
[03/07 13:15:45   3664] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/U82): (167.40, 447.40) --> (124.00, 443.80)
[03/07 13:15:45   3664] Move report: Timing Driven Placement moves 60790 insts, mean move: 1.26 um, max move: 47.00 um
[03/07 13:15:45   3664] 	Max move on inst (core_instance/mac_array_instance/col_idx_6__mac_col_inst/U82): (167.40, 447.40) --> (124.00, 443.80)
[03/07 13:15:45   3664] 	Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 1807.5MB
[03/07 13:15:45   3664] Starting refinePlace ...
[03/07 13:15:45   3664] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[03/07 13:15:45   3664] Type 'man IMPSP-2002' for more detail.
[03/07 13:15:45   3664] Total net bbox length = 5.693e+05 (2.875e+05 2.818e+05) (ext = 9.132e+03)
[03/07 13:15:45   3664] Runtime: CPU: 0:00:11.8 REAL: 0:00:12.0 MEM: 1807.5MB
[03/07 13:15:45   3664] [CPU] RefinePlace/total (cpu=0:00:11.8, real=0:00:12.0, mem=1807.5MB) @(1:00:53 - 1:01:05).
[03/07 13:15:45   3664] *** Finished refinePlace (1:01:05 mem=1807.5M) ***
[03/07 13:15:46   3665]   Timing Snapshot: (TGT)
[03/07 13:15:46   3665]      Weighted WNS: -0.254
[03/07 13:15:46   3665]       All  PG WNS: -0.254
[03/07 13:15:46   3665]       High PG WNS: -0.254
[03/07 13:15:46   3665]       All  PG TNS: -158.317
[03/07 13:15:46   3665]       High PG TNS: -147.815
[03/07 13:15:46   3665]          Tran DRV: 0
[03/07 13:15:46   3665]           Cap DRV: 0
[03/07 13:15:46   3665]        Fanout DRV: 0
[03/07 13:15:46   3665]            Glitch: 0
[03/07 13:15:46   3665]    Category Slack: { [L, -0.254] [H, -0.254] }
[03/07 13:15:46   3665] 
[03/07 13:15:46   3665] Checking setup slack degradation ...
[03/07 13:15:46   3665] 
[03/07 13:15:46   3665] Recovery Manager:
[03/07 13:15:46   3665]   Low  Effort WNS Jump: 0.000 (REF: -0.255, TGT: -0.254, Threshold: 0.010) - Skip
[03/07 13:15:46   3665]   High Effort WNS Jump: 0.000 (REF: -0.255, TGT: -0.254, Threshold: 0.010) - Skip
[03/07 13:15:46   3665]   Low  Effort TNS Jump: 0.000 (REF: -160.194, TGT: -158.317, Threshold: 25.000) - Skip
[03/07 13:15:46   3665]   High Effort TNS Jump: 0.000 (REF: -149.692, TGT: -147.815, Threshold: 25.000) - Skip
[03/07 13:15:46   3665] 
[03/07 13:15:47   3666] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:15:47   3666] Info: 282 clock nets excluded from IPO operation.
[03/07 13:15:47   3666] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:15:47   3666] #spOpts: N=65 mergeVia=F 
[03/07 13:15:49   3668] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:15:49   3668] Info: 282 clock nets excluded from IPO operation.
[03/07 13:15:51   3670] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:15:51   3670] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:15:51   3670] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:15:51   3670] |  -0.254|   -0.254|-158.317| -158.317|    99.12%|   0:00:01.0| 1841.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:15:51   3670] |        |         |        |         |          |            |        |          |         | q14_reg_15_/D                                      |
[03/07 13:15:51   3670] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:15:51   3670] 
[03/07 13:15:51   3670] *** Finish post-CTS Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1841.8M) ***
[03/07 13:15:51   3670] 
[03/07 13:15:51   3670] *** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1841.8M) ***
[03/07 13:15:51   3671] 
[03/07 13:15:51   3671] Begin Power Analysis
[03/07 13:15:51   3671] 
[03/07 13:15:51   3671]     0.00V	    VSS
[03/07 13:15:51   3671]     0.90V	    VDD
[03/07 13:15:51   3671] Begin Processing Timing Library for Power Calculation
[03/07 13:15:51   3671] 
[03/07 13:15:51   3671] Begin Processing Timing Library for Power Calculation
[03/07 13:15:51   3671] 
[03/07 13:15:51   3671] 
[03/07 13:15:51   3671] 
[03/07 13:15:51   3671] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:15:51   3671] 
[03/07 13:15:52   3671] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:52   3671] 
[03/07 13:15:52   3671] Begin Processing Timing Window Data for Power Calculation
[03/07 13:15:52   3671] 
[03/07 13:15:52   3671] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:52   3671] 
[03/07 13:15:52   3671] Begin Processing User Attributes
[03/07 13:15:52   3671] 
[03/07 13:15:52   3671] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:52   3671] 
[03/07 13:15:52   3671] Begin Processing Signal Activity
[03/07 13:15:52   3671] 
[03/07 13:15:54   3673] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:54   3673] 
[03/07 13:15:54   3673] Begin Power Computation
[03/07 13:15:54   3673] 
[03/07 13:15:54   3673]       ----------------------------------------------------------
[03/07 13:15:54   3673]       # of cell(s) missing both power/leakage table: 0
[03/07 13:15:54   3673]       # of cell(s) missing power table: 0
[03/07 13:15:54   3673]       # of cell(s) missing leakage table: 0
[03/07 13:15:54   3673]       # of MSMV cell(s) missing power_level: 0
[03/07 13:15:54   3673]       ----------------------------------------------------------
[03/07 13:15:54   3673] 
[03/07 13:15:54   3673] 
[03/07 13:15:57   3677] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:57   3677] 
[03/07 13:15:57   3677] Begin Processing User Attributes
[03/07 13:15:57   3677] 
[03/07 13:15:57   3677] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:57   3677] 
[03/07 13:15:57   3677] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1494.74MB/1494.74MB)
[03/07 13:15:57   3677] 
[03/07 13:15:58   3677] *** Finished Leakage Power Optimization (cpu=0:01:27, real=0:01:27, mem=1687.28M, totSessionCpu=1:01:18).
[03/07 13:15:58   3678] Extraction called for design 'fullchip' of instances=81532 and nets=38349 using extraction engine 'preRoute' .
[03/07 13:15:58   3678] PreRoute RC Extraction called for design fullchip.
[03/07 13:15:58   3678] RC Extraction called in multi-corner(2) mode.
[03/07 13:15:58   3678] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:15:58   3678] RCMode: PreRoute
[03/07 13:15:58   3678]       RC Corner Indexes            0       1   
[03/07 13:15:58   3678] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:15:58   3678] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:15:58   3678] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:15:58   3678] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:15:58   3678] Shrink Factor                : 1.00000
[03/07 13:15:58   3678] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/07 13:15:58   3678] Using capacitance table file ...
[03/07 13:15:58   3678] Initializing multi-corner capacitance tables ... 
[03/07 13:15:58   3678] Initializing multi-corner resistance tables ...
[03/07 13:15:59   3678] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1668.535M)
[03/07 13:15:59   3678] doiPBLastSyncSlave
[03/07 13:15:59   3678] #################################################################################
[03/07 13:15:59   3678] # Design Stage: PreRoute
[03/07 13:15:59   3678] # Design Name: fullchip
[03/07 13:15:59   3678] # Design Mode: 65nm
[03/07 13:15:59   3678] # Analysis Mode: MMMC Non-OCV 
[03/07 13:15:59   3678] # Parasitics Mode: No SPEF/RCDB
[03/07 13:15:59   3678] # Signoff Settings: SI Off 
[03/07 13:15:59   3678] #################################################################################
[03/07 13:16:00   3679] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:16:00   3679] Calculate delays in BcWc mode...
[03/07 13:16:00   3680] Topological Sorting (CPU = 0:00:00.1, MEM = 1676.1M, InitMEM = 1670.6M)
[03/07 13:16:04   3684] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 13:16:04   3684] End delay calculation. (MEM=1744.5 CPU=0:00:04.1 REAL=0:00:04.0)
[03/07 13:16:04   3684] *** CDM Built up (cpu=0:00:05.7  real=0:00:05.0  mem= 1744.5M) ***
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] Begin Power Analysis
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685]     0.00V	    VSS
[03/07 13:16:05   3685]     0.90V	    VDD
[03/07 13:16:05   3685] Begin Processing Timing Library for Power Calculation
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] Begin Processing Timing Library for Power Calculation
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1415.86MB/1415.86MB)
[03/07 13:16:05   3685] 
[03/07 13:16:05   3685] Begin Processing Timing Window Data for Power Calculation
[03/07 13:16:05   3685] 
[03/07 13:16:06   3685] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.17MB/1416.17MB)
[03/07 13:16:06   3685] 
[03/07 13:16:06   3685] Begin Processing User Attributes
[03/07 13:16:06   3685] 
[03/07 13:16:06   3685] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.17MB/1416.17MB)
[03/07 13:16:06   3685] 
[03/07 13:16:06   3685] Begin Processing Signal Activity
[03/07 13:16:06   3685] 
[03/07 13:16:07   3687] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1416.75MB/1416.75MB)
[03/07 13:16:07   3687] 
[03/07 13:16:07   3687] Begin Power Computation
[03/07 13:16:07   3687] 
[03/07 13:16:07   3687]       ----------------------------------------------------------
[03/07 13:16:07   3687]       # of cell(s) missing both power/leakage table: 0
[03/07 13:16:07   3687]       # of cell(s) missing power table: 0
[03/07 13:16:07   3687]       # of cell(s) missing leakage table: 0
[03/07 13:16:07   3687]       # of MSMV cell(s) missing power_level: 0
[03/07 13:16:07   3687]       ----------------------------------------------------------
[03/07 13:16:07   3687] 
[03/07 13:16:07   3687] 
[03/07 13:16:11   3691] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1416.75MB/1416.75MB)
[03/07 13:16:11   3691] 
[03/07 13:16:11   3691] Begin Processing User Attributes
[03/07 13:16:11   3691] 
[03/07 13:16:11   3691] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1416.75MB/1416.75MB)
[03/07 13:16:11   3691] 
[03/07 13:16:11   3691] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1416.75MB/1416.75MB)
[03/07 13:16:11   3691] 
[03/07 13:16:12   3691] <optDesign CMD> Restore Using all VT Cells
[03/07 13:16:12   3691] Reported timing to dir ./timingReports
[03/07 13:16:12   3691] **optDesign ... cpu = 0:10:03, real = 0:10:01, mem = 1687.3M, totSessionCpu=1:01:32 **
[03/07 13:16:12   3691] ** Profile ** Start :  cpu=0:00:00.0, mem=1687.3M
[03/07 13:16:12   3692] ** Profile ** Other data :  cpu=0:00:00.2, mem=1687.3M
[03/07 13:16:13   3692] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1697.3M
[03/07 13:16:14   3693] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1689.3M
[03/07 13:16:14   3694] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1689.3M
[03/07 13:16:14   3694] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.254  | -0.254  | -0.175  |
|           TNS (ns):|-158.392 |-147.843 | -10.549 |
|    Violating Paths:|  1684   |  1596   |   88    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.981%
       (99.123% with Fillers)
Routing Overflow: 0.14% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1689.3M
[03/07 13:16:14   3694] **optDesign ... cpu = 0:10:05, real = 0:10:03, mem = 1687.3M, totSessionCpu=1:01:34 **
[03/07 13:16:14   3694] *** Finished optDesign ***
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:10:15 real=  0:10:13)
[03/07 13:16:14   3694] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:03:55 real=  0:03:54)
[03/07 13:16:14   3694] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:03:25 real=  0:03:25)
[03/07 13:16:14   3694] 	OPT_RUNTIME:          phyUpdate (count = 10): (cpu=  0:01:28 real=  0:01:27)
[03/07 13:16:14   3694] 	OPT_RUNTIME:        tnsPlaceEco (count =  2): (cpu=0:00:07.7 real=0:00:07.7)
[03/07 13:16:14   3694] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:10 real=  0:03:09)
[03/07 13:16:14   3694] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:02:06 real=  0:02:06)
[03/07 13:16:14   3694] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:03.3 real=0:00:03.3)
[03/07 13:16:14   3694] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/07 13:16:14   3694] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:26 real=  0:01:26)
[03/07 13:16:14   3694] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:38 real=  0:01:38)
[03/07 13:16:14   3694] Info: pop threads available for lower-level modules during optimization.
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_18_, Center Move (470.600,48.700)->(459.800,59.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 459.800 37.900 459.800 59.500
[03/07 13:16:14   3694] addCustomLine AAA 459.800 37.900 481.400 37.900
[03/07 13:16:14   3694] addCustomLine AAA 459.800 59.500 481.400 59.500
[03/07 13:16:14   3694] addCustomLine AAA 481.400 37.900 481.400 59.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_16_, Center Move (457.000,48.700)->(454.400,59.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 446.200 37.900 446.200 59.500
[03/07 13:16:14   3694] addCustomLine AAA 446.200 37.900 467.800 37.900
[03/07 13:16:14   3694] addCustomLine AAA 446.200 59.500 467.800 59.500
[03/07 13:16:14   3694] addCustomLine AAA 467.800 37.900 467.800 59.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_10_, Center Move (447.600,59.500)->(444.400,70.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 436.800 48.700 436.800 70.300
[03/07 13:16:14   3694] addCustomLine AAA 436.800 48.700 458.400 48.700
[03/07 13:16:14   3694] addCustomLine AAA 436.800 70.300 458.400 70.300
[03/07 13:16:14   3694] addCustomLine AAA 458.400 48.700 458.400 70.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_6_, Center Move (472.600,55.900)->(461.800,63.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 461.800 45.100 461.800 66.700
[03/07 13:16:14   3694] addCustomLine AAA 461.800 45.100 483.400 45.100
[03/07 13:16:14   3694] addCustomLine AAA 461.800 66.700 483.400 66.700
[03/07 13:16:14   3694] addCustomLine AAA 483.400 45.100 483.400 66.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_2_, Center Move (396.200,131.500)->(407.000,120.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 385.400 120.700 385.400 142.300
[03/07 13:16:14   3694] addCustomLine AAA 385.400 120.700 407.000 120.700
[03/07 13:16:14   3694] addCustomLine AAA 385.400 142.300 407.000 142.300
[03/07 13:16:14   3694] addCustomLine AAA 407.000 120.700 407.000 142.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_140_, Center Move (503.200,336.700)->(502.800,347.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 492.400 325.900 492.400 347.500
[03/07 13:16:14   3694] addCustomLine AAA 492.400 325.900 514.000 325.900
[03/07 13:16:14   3694] addCustomLine AAA 492.400 347.500 514.000 347.500
[03/07 13:16:14   3694] addCustomLine AAA 514.000 325.900 514.000 347.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_121_, Center Move (505.000,448.300)->(505.000,437.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 494.200 437.500 494.200 459.100
[03/07 13:16:14   3694] addCustomLine AAA 494.200 437.500 515.800 437.500
[03/07 13:16:14   3694] addCustomLine AAA 494.200 459.100 515.800 459.100
[03/07 13:16:14   3694] addCustomLine AAA 515.800 437.500 515.800 459.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_27_, Center Move (398.400,147.700)->(401.000,158.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 387.600 136.900 387.600 158.500
[03/07 13:16:14   3694] addCustomLine AAA 387.600 136.900 409.200 136.900
[03/07 13:16:14   3694] addCustomLine AAA 387.600 158.500 409.200 158.500
[03/07 13:16:14   3694] addCustomLine AAA 409.200 136.900 409.200 158.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_20_, Center Move (405.800,147.700)->(405.400,158.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 395.000 136.900 395.000 158.500
[03/07 13:16:14   3694] addCustomLine AAA 395.000 136.900 416.600 136.900
[03/07 13:16:14   3694] addCustomLine AAA 395.000 158.500 416.600 158.500
[03/07 13:16:14   3694] addCustomLine AAA 416.600 136.900 416.600 158.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_18_, Center Move (483.800,48.700)->(473.200,59.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 473.000 37.900 473.000 59.500
[03/07 13:16:14   3694] addCustomLine AAA 473.000 37.900 494.600 37.900
[03/07 13:16:14   3694] addCustomLine AAA 473.000 59.500 494.600 59.500
[03/07 13:16:14   3694] addCustomLine AAA 494.600 37.900 494.600 59.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_14_, Center Move (403.400,37.900)->(413.200,48.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 392.600 27.100 392.600 48.700
[03/07 13:16:14   3694] addCustomLine AAA 392.600 27.100 414.200 27.100
[03/07 13:16:14   3694] addCustomLine AAA 392.600 48.700 414.200 48.700
[03/07 13:16:14   3694] addCustomLine AAA 414.200 27.100 414.200 48.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_12_, Center Move (413.600,41.500)->(417.600,52.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 402.800 30.700 402.800 52.300
[03/07 13:16:14   3694] addCustomLine AAA 402.800 30.700 424.400 30.700
[03/07 13:16:14   3694] addCustomLine AAA 402.800 52.300 424.400 52.300
[03/07 13:16:14   3694] addCustomLine AAA 424.400 30.700 424.400 52.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_11_, Center Move (430.000,46.900)->(422.600,57.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 419.200 36.100 419.200 57.700
[03/07 13:16:14   3694] addCustomLine AAA 419.200 36.100 440.800 36.100
[03/07 13:16:14   3694] addCustomLine AAA 419.200 57.700 440.800 57.700
[03/07 13:16:14   3694] addCustomLine AAA 440.800 36.100 440.800 57.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_6_, Center Move (484.400,52.300)->(474.000,63.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 473.600 41.500 473.600 63.100
[03/07 13:16:14   3694] addCustomLine AAA 473.600 41.500 495.200 41.500
[03/07 13:16:14   3694] addCustomLine AAA 473.600 63.100 495.200 63.100
[03/07 13:16:14   3694] addCustomLine AAA 495.200 41.500 495.200 63.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_3_, Center Move (403.400,39.700)->(413.200,50.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 392.600 28.900 392.600 50.500
[03/07 13:16:14   3694] addCustomLine AAA 392.600 28.900 414.200 28.900
[03/07 13:16:14   3694] addCustomLine AAA 392.600 50.500 414.200 50.500
[03/07 13:16:14   3694] addCustomLine AAA 414.200 28.900 414.200 50.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory14_reg_0_, Center Move (496.400,77.500)->(497.000,88.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 485.600 66.700 485.600 88.300
[03/07 13:16:14   3694] addCustomLine AAA 485.600 66.700 507.200 66.700
[03/07 13:16:14   3694] addCustomLine AAA 485.600 88.300 507.200 88.300
[03/07 13:16:14   3694] addCustomLine AAA 507.200 66.700 507.200 88.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_118_, Center Move (494.000,162.100)->(497.400,172.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 483.200 151.300 483.200 172.900
[03/07 13:16:14   3694] addCustomLine AAA 483.200 151.300 504.800 151.300
[03/07 13:16:14   3694] addCustomLine AAA 483.200 172.900 504.800 172.900
[03/07 13:16:14   3694] addCustomLine AAA 504.800 151.300 504.800 172.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_117_, Center Move (492.600,133.300)->(497.000,144.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 481.800 122.500 481.800 144.100
[03/07 13:16:14   3694] addCustomLine AAA 481.800 122.500 503.400 122.500
[03/07 13:16:14   3694] addCustomLine AAA 481.800 144.100 503.400 144.100
[03/07 13:16:14   3694] addCustomLine AAA 503.400 122.500 503.400 144.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_103_, Center Move (493.600,230.500)->(501.600,241.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 482.800 219.700 482.800 241.300
[03/07 13:16:14   3694] addCustomLine AAA 482.800 219.700 504.400 219.700
[03/07 13:16:14   3694] addCustomLine AAA 482.800 241.300 504.400 241.300
[03/07 13:16:14   3694] addCustomLine AAA 504.400 219.700 504.400 241.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_55_, Center Move (445.800,480.700)->(435.000,480.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 435.000 469.900 435.000 491.500
[03/07 13:16:14   3694] addCustomLine AAA 435.000 469.900 456.600 469.900
[03/07 13:16:14   3694] addCustomLine AAA 435.000 491.500 456.600 491.500
[03/07 13:16:14   3694] addCustomLine AAA 456.600 469.900 456.600 491.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_20_, Center Move (405.600,151.300)->(405.600,162.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 394.800 140.500 394.800 162.100
[03/07 13:16:14   3694] addCustomLine AAA 394.800 140.500 416.400 140.500
[03/07 13:16:14   3694] addCustomLine AAA 394.800 162.100 416.400 162.100
[03/07 13:16:14   3694] addCustomLine AAA 416.400 140.500 416.400 162.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_18_, Center Move (484.000,43.300)->(473.200,54.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 473.200 32.500 473.200 54.100
[03/07 13:16:14   3694] addCustomLine AAA 473.200 32.500 494.800 32.500
[03/07 13:16:14   3694] addCustomLine AAA 473.200 54.100 494.800 54.100
[03/07 13:16:14   3694] addCustomLine AAA 494.800 32.500 494.800 54.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_12_, Center Move (413.600,43.300)->(417.400,54.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 402.800 32.500 402.800 54.100
[03/07 13:16:14   3694] addCustomLine AAA 402.800 32.500 424.400 32.500
[03/07 13:16:14   3694] addCustomLine AAA 402.800 54.100 424.400 54.100
[03/07 13:16:14   3694] addCustomLine AAA 424.400 32.500 424.400 54.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_11_, Center Move (421.600,41.500)->(421.600,52.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 410.800 30.700 410.800 52.300
[03/07 13:16:14   3694] addCustomLine AAA 410.800 30.700 432.400 30.700
[03/07 13:16:14   3694] addCustomLine AAA 410.800 52.300 432.400 52.300
[03/07 13:16:14   3694] addCustomLine AAA 432.400 30.700 432.400 52.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_9_, Center Move (421.800,127.900)->(416.000,117.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 411.000 117.100 411.000 138.700
[03/07 13:16:14   3694] addCustomLine AAA 411.000 117.100 432.600 117.100
[03/07 13:16:14   3694] addCustomLine AAA 411.000 138.700 432.600 138.700
[03/07 13:16:14   3694] addCustomLine AAA 432.600 117.100 432.600 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_6_, Center Move (486.400,57.700)->(475.600,61.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 475.600 46.900 475.600 68.500
[03/07 13:16:14   3694] addCustomLine AAA 475.600 46.900 497.200 46.900
[03/07 13:16:14   3694] addCustomLine AAA 475.600 68.500 497.200 68.500
[03/07 13:16:14   3694] addCustomLine AAA 497.200 46.900 497.200 68.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_3_, Center Move (403.400,41.500)->(413.000,52.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 392.600 30.700 392.600 52.300
[03/07 13:16:14   3694] addCustomLine AAA 392.600 30.700 414.200 30.700
[03/07 13:16:14   3694] addCustomLine AAA 392.600 52.300 414.200 52.300
[03/07 13:16:14   3694] addCustomLine AAA 414.200 30.700 414.200 52.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_2_, Center Move (402.600,127.900)->(412.000,117.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 391.800 117.100 391.800 138.700
[03/07 13:16:14   3694] addCustomLine AAA 391.800 117.100 413.400 117.100
[03/07 13:16:14   3694] addCustomLine AAA 391.800 138.700 413.400 138.700
[03/07 13:16:14   3694] addCustomLine AAA 413.400 117.100 413.400 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory15_reg_0_, Center Move (494.800,82.900)->(497.400,93.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 484.000 72.100 484.000 93.700
[03/07 13:16:14   3694] addCustomLine AAA 484.000 72.100 505.600 72.100
[03/07 13:16:14   3694] addCustomLine AAA 484.000 93.700 505.600 93.700
[03/07 13:16:14   3694] addCustomLine AAA 505.600 72.100 505.600 93.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_149_, Center Move (472.200,401.500)->(479.000,412.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 461.400 390.700 461.400 412.300
[03/07 13:16:14   3694] addCustomLine AAA 461.400 390.700 483.000 390.700
[03/07 13:16:14   3694] addCustomLine AAA 461.400 412.300 483.000 412.300
[03/07 13:16:14   3694] addCustomLine AAA 483.000 390.700 483.000 412.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_118_, Center Move (521.400,162.100)->(519.800,172.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 510.600 151.300 510.600 172.900
[03/07 13:16:14   3694] addCustomLine AAA 510.600 151.300 532.200 151.300
[03/07 13:16:14   3694] addCustomLine AAA 510.600 172.900 532.200 172.900
[03/07 13:16:14   3694] addCustomLine AAA 532.200 151.300 532.200 172.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_116_, Center Move (539.000,187.300)->(528.200,190.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 528.200 176.500 528.200 198.100
[03/07 13:16:14   3694] addCustomLine AAA 528.200 176.500 549.800 176.500
[03/07 13:16:14   3694] addCustomLine AAA 528.200 198.100 549.800 198.100
[03/07 13:16:14   3694] addCustomLine AAA 549.800 176.500 549.800 198.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_95_, Center Move (443.800,538.300)->(434.600,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 433.000 527.500 433.000 549.100
[03/07 13:16:14   3694] addCustomLine AAA 433.000 527.500 454.600 527.500
[03/07 13:16:14   3694] addCustomLine AAA 433.000 549.100 454.600 549.100
[03/07 13:16:14   3694] addCustomLine AAA 454.600 527.500 454.600 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_70_, Center Move (399.000,536.500)->(399.600,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 388.200 525.700 388.200 547.300
[03/07 13:16:14   3694] addCustomLine AAA 388.200 525.700 409.800 525.700
[03/07 13:16:14   3694] addCustomLine AAA 388.200 547.300 409.800 547.300
[03/07 13:16:14   3694] addCustomLine AAA 409.800 525.700 409.800 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_65_, Center Move (422.800,538.300)->(423.800,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 412.000 527.500 412.000 549.100
[03/07 13:16:14   3694] addCustomLine AAA 412.000 527.500 433.600 527.500
[03/07 13:16:14   3694] addCustomLine AAA 412.000 549.100 433.600 549.100
[03/07 13:16:14   3694] addCustomLine AAA 433.600 527.500 433.600 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_58_, Center Move (312.000,523.900)->(322.800,520.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 301.200 513.100 301.200 534.700
[03/07 13:16:14   3694] addCustomLine AAA 301.200 513.100 322.800 513.100
[03/07 13:16:14   3694] addCustomLine AAA 301.200 534.700 322.800 534.700
[03/07 13:16:14   3694] addCustomLine AAA 322.800 513.100 322.800 534.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_51_, Center Move (433.600,538.300)->(429.200,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 422.800 527.500 422.800 549.100
[03/07 13:16:14   3694] addCustomLine AAA 422.800 527.500 444.400 527.500
[03/07 13:16:14   3694] addCustomLine AAA 422.800 549.100 444.400 549.100
[03/07 13:16:14   3694] addCustomLine AAA 444.400 527.500 444.400 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_41_, Center Move (312.400,516.700)->(323.200,513.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 301.600 505.900 301.600 527.500
[03/07 13:16:14   3694] addCustomLine AAA 301.600 505.900 323.200 505.900
[03/07 13:16:14   3694] addCustomLine AAA 301.600 527.500 323.200 527.500
[03/07 13:16:14   3694] addCustomLine AAA 323.200 505.900 323.200 527.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_20_, Center Move (412.600,144.100)->(414.200,154.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 401.800 133.300 401.800 154.900
[03/07 13:16:14   3694] addCustomLine AAA 401.800 133.300 423.400 133.300
[03/07 13:16:14   3694] addCustomLine AAA 401.800 154.900 423.400 154.900
[03/07 13:16:14   3694] addCustomLine AAA 423.400 133.300 423.400 154.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_18_, Center Move (460.400,113.500)->(460.000,102.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 449.600 102.700 449.600 124.300
[03/07 13:16:14   3694] addCustomLine AAA 449.600 102.700 471.200 102.700
[03/07 13:16:14   3694] addCustomLine AAA 449.600 124.300 471.200 124.300
[03/07 13:16:14   3694] addCustomLine AAA 471.200 102.700 471.200 124.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_2_, Center Move (393.000,106.300)->(403.800,104.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 382.200 95.500 382.200 117.100
[03/07 13:16:14   3694] addCustomLine AAA 382.200 95.500 403.800 95.500
[03/07 13:16:14   3694] addCustomLine AAA 382.200 117.100 403.800 117.100
[03/07 13:16:14   3694] addCustomLine AAA 403.800 95.500 403.800 117.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_118_, Center Move (521.600,163.900)->(524.200,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 510.800 153.100 510.800 174.700
[03/07 13:16:14   3694] addCustomLine AAA 510.800 153.100 532.400 153.100
[03/07 13:16:14   3694] addCustomLine AAA 510.800 174.700 532.400 174.700
[03/07 13:16:14   3694] addCustomLine AAA 532.400 153.100 532.400 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_117_, Center Move (535.800,127.900)->(525.200,138.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 525.000 117.100 525.000 138.700
[03/07 13:16:14   3694] addCustomLine AAA 525.000 117.100 546.600 117.100
[03/07 13:16:14   3694] addCustomLine AAA 525.000 138.700 546.600 138.700
[03/07 13:16:14   3694] addCustomLine AAA 546.600 117.100 546.600 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_95_, Center Move (442.600,536.500)->(434.800,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 431.800 525.700 431.800 547.300
[03/07 13:16:14   3694] addCustomLine AAA 431.800 525.700 453.400 525.700
[03/07 13:16:14   3694] addCustomLine AAA 431.800 547.300 453.400 547.300
[03/07 13:16:14   3694] addCustomLine AAA 453.400 525.700 453.400 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_70_, Center Move (398.200,538.300)->(400.200,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 387.400 527.500 387.400 549.100
[03/07 13:16:14   3694] addCustomLine AAA 387.400 527.500 409.000 527.500
[03/07 13:16:14   3694] addCustomLine AAA 387.400 549.100 409.000 549.100
[03/07 13:16:14   3694] addCustomLine AAA 409.000 527.500 409.000 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_59_, Center Move (314.800,496.900)->(325.600,496.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 304.000 486.100 304.000 507.700
[03/07 13:16:14   3694] addCustomLine AAA 304.000 486.100 325.600 486.100
[03/07 13:16:14   3694] addCustomLine AAA 304.000 507.700 325.600 507.700
[03/07 13:16:14   3694] addCustomLine AAA 325.600 486.100 325.600 507.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_58_, Center Move (312.400,529.300)->(323.200,518.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 301.600 518.500 301.600 540.100
[03/07 13:16:14   3694] addCustomLine AAA 301.600 518.500 323.200 518.500
[03/07 13:16:14   3694] addCustomLine AAA 301.600 540.100 323.200 540.100
[03/07 13:16:14   3694] addCustomLine AAA 323.200 518.500 323.200 540.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_51_, Center Move (429.800,536.500)->(428.800,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 419.000 525.700 419.000 547.300
[03/07 13:16:14   3694] addCustomLine AAA 419.000 525.700 440.600 525.700
[03/07 13:16:14   3694] addCustomLine AAA 419.000 547.300 440.600 547.300
[03/07 13:16:14   3694] addCustomLine AAA 440.600 525.700 440.600 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_49_, Center Move (313.400,502.300)->(324.200,504.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 302.600 491.500 302.600 513.100
[03/07 13:16:14   3694] addCustomLine AAA 302.600 491.500 324.200 491.500
[03/07 13:16:14   3694] addCustomLine AAA 302.600 513.100 324.200 513.100
[03/07 13:16:14   3694] addCustomLine AAA 324.200 491.500 324.200 513.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_41_, Center Move (312.600,522.100)->(323.400,516.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 301.800 511.300 301.800 532.900
[03/07 13:16:14   3694] addCustomLine AAA 301.800 511.300 323.400 511.300
[03/07 13:16:14   3694] addCustomLine AAA 301.800 532.900 323.400 532.900
[03/07 13:16:14   3694] addCustomLine AAA 323.400 511.300 323.400 532.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_18_, Center Move (461.000,111.700)->(461.400,100.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 450.200 100.900 450.200 122.500
[03/07 13:16:14   3694] addCustomLine AAA 450.200 100.900 471.800 100.900
[03/07 13:16:14   3694] addCustomLine AAA 450.200 122.500 471.800 122.500
[03/07 13:16:14   3694] addCustomLine AAA 471.800 100.900 471.800 122.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_149_, Center Move (463.600,403.300)->(474.400,412.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 452.800 392.500 452.800 414.100
[03/07 13:16:14   3694] addCustomLine AAA 452.800 392.500 474.400 392.500
[03/07 13:16:14   3694] addCustomLine AAA 452.800 414.100 474.400 414.100
[03/07 13:16:14   3694] addCustomLine AAA 474.400 392.500 474.400 414.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_147_, Center Move (464.200,401.500)->(475.000,410.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 453.400 390.700 453.400 412.300
[03/07 13:16:14   3694] addCustomLine AAA 453.400 390.700 475.000 390.700
[03/07 13:16:14   3694] addCustomLine AAA 453.400 412.300 475.000 412.300
[03/07 13:16:14   3694] addCustomLine AAA 475.000 390.700 475.000 412.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_128_, Center Move (405.800,536.500)->(404.800,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 395.000 525.700 395.000 547.300
[03/07 13:16:14   3694] addCustomLine AAA 395.000 525.700 416.600 525.700
[03/07 13:16:14   3694] addCustomLine AAA 395.000 547.300 416.600 547.300
[03/07 13:16:14   3694] addCustomLine AAA 416.600 525.700 416.600 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_124_, Center Move (459.200,417.700)->(452.400,428.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 448.400 406.900 448.400 428.500
[03/07 13:16:14   3694] addCustomLine AAA 448.400 406.900 470.000 406.900
[03/07 13:16:14   3694] addCustomLine AAA 448.400 428.500 470.000 428.500
[03/07 13:16:14   3694] addCustomLine AAA 470.000 406.900 470.000 428.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_119_, Center Move (482.000,109.900)->(471.200,106.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 471.200 99.100 471.200 120.700
[03/07 13:16:14   3694] addCustomLine AAA 471.200 99.100 492.800 99.100
[03/07 13:16:14   3694] addCustomLine AAA 471.200 120.700 492.800 120.700
[03/07 13:16:14   3694] addCustomLine AAA 492.800 99.100 492.800 120.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_113_, Center Move (533.400,270.100)->(530.200,280.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 522.600 259.300 522.600 280.900
[03/07 13:16:14   3694] addCustomLine AAA 522.600 259.300 544.200 259.300
[03/07 13:16:14   3694] addCustomLine AAA 522.600 280.900 544.200 280.900
[03/07 13:16:14   3694] addCustomLine AAA 544.200 259.300 544.200 280.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_112_, Center Move (540.000,171.100)->(529.200,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 529.200 160.300 529.200 181.900
[03/07 13:16:14   3694] addCustomLine AAA 529.200 160.300 550.800 160.300
[03/07 13:16:14   3694] addCustomLine AAA 529.200 181.900 550.800 181.900
[03/07 13:16:14   3694] addCustomLine AAA 550.800 160.300 550.800 181.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_109_, Center Move (539.200,102.700)->(528.400,111.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 528.400 91.900 528.400 113.500
[03/07 13:16:14   3694] addCustomLine AAA 528.400 91.900 550.000 91.900
[03/07 13:16:14   3694] addCustomLine AAA 528.400 113.500 550.000 113.500
[03/07 13:16:14   3694] addCustomLine AAA 550.000 91.900 550.000 113.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_95_, Center Move (449.400,536.500)->(448.200,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 438.600 525.700 438.600 547.300
[03/07 13:16:14   3694] addCustomLine AAA 438.600 525.700 460.200 525.700
[03/07 13:16:14   3694] addCustomLine AAA 438.600 547.300 460.200 547.300
[03/07 13:16:14   3694] addCustomLine AAA 460.200 525.700 460.200 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_75_, Center Move (447.200,415.900)->(444.000,426.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 436.400 405.100 436.400 426.700
[03/07 13:16:14   3694] addCustomLine AAA 436.400 405.100 458.000 405.100
[03/07 13:16:14   3694] addCustomLine AAA 436.400 426.700 458.000 426.700
[03/07 13:16:14   3694] addCustomLine AAA 458.000 405.100 458.000 426.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_70_, Center Move (410.400,538.300)->(408.800,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 399.600 527.500 399.600 549.100
[03/07 13:16:14   3694] addCustomLine AAA 399.600 527.500 421.200 527.500
[03/07 13:16:14   3694] addCustomLine AAA 399.600 549.100 421.200 549.100
[03/07 13:16:14   3694] addCustomLine AAA 421.200 527.500 421.200 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_65_, Center Move (413.800,540.100)->(417.400,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 403.000 529.300 403.000 550.900
[03/07 13:16:14   3694] addCustomLine AAA 403.000 529.300 424.600 529.300
[03/07 13:16:14   3694] addCustomLine AAA 403.000 550.900 424.600 550.900
[03/07 13:16:14   3694] addCustomLine AAA 424.600 529.300 424.600 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_51_, Center Move (413.800,536.500)->(417.600,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 403.000 525.700 403.000 547.300
[03/07 13:16:14   3694] addCustomLine AAA 403.000 525.700 424.600 525.700
[03/07 13:16:14   3694] addCustomLine AAA 403.000 547.300 424.600 547.300
[03/07 13:16:14   3694] addCustomLine AAA 424.600 525.700 424.600 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_38_, Center Move (476.000,75.700)->(466.600,86.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 465.200 64.900 465.200 86.500
[03/07 13:16:14   3694] addCustomLine AAA 465.200 64.900 486.800 64.900
[03/07 13:16:14   3694] addCustomLine AAA 465.200 86.500 486.800 86.500
[03/07 13:16:14   3694] addCustomLine AAA 486.800 64.900 486.800 86.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_18_, Center Move (478.800,102.700)->(468.000,100.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 468.000 91.900 468.000 113.500
[03/07 13:16:14   3694] addCustomLine AAA 468.000 91.900 489.600 91.900
[03/07 13:16:14   3694] addCustomLine AAA 468.000 113.500 489.600 113.500
[03/07 13:16:14   3694] addCustomLine AAA 489.600 91.900 489.600 113.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_6_, Center Move (485.800,77.500)->(475.000,88.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 475.000 66.700 475.000 88.300
[03/07 13:16:14   3694] addCustomLine AAA 475.000 66.700 496.600 66.700
[03/07 13:16:14   3694] addCustomLine AAA 475.000 88.300 496.600 88.300
[03/07 13:16:14   3694] addCustomLine AAA 496.600 66.700 496.600 88.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_1_, Center Move (469.400,75.700)->(462.400,86.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 458.600 64.900 458.600 86.500
[03/07 13:16:14   3694] addCustomLine AAA 458.600 64.900 480.200 64.900
[03/07 13:16:14   3694] addCustomLine AAA 458.600 86.500 480.200 86.500
[03/07 13:16:14   3694] addCustomLine AAA 480.200 64.900 480.200 86.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_149_, Center Move (462.400,405.100)->(473.200,415.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 451.600 394.300 451.600 415.900
[03/07 13:16:14   3694] addCustomLine AAA 451.600 394.300 473.200 394.300
[03/07 13:16:14   3694] addCustomLine AAA 451.600 415.900 473.200 415.900
[03/07 13:16:14   3694] addCustomLine AAA 473.200 394.300 473.200 415.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_147_, Center Move (465.000,396.100)->(475.000,406.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 454.200 385.300 454.200 406.900
[03/07 13:16:14   3694] addCustomLine AAA 454.200 385.300 475.800 385.300
[03/07 13:16:14   3694] addCustomLine AAA 454.200 406.900 475.800 406.900
[03/07 13:16:14   3694] addCustomLine AAA 475.800 385.300 475.800 406.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_142_, Center Move (536.200,279.100)->(530.800,289.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 525.400 268.300 525.400 289.900
[03/07 13:16:14   3694] addCustomLine AAA 525.400 268.300 547.000 268.300
[03/07 13:16:14   3694] addCustomLine AAA 525.400 289.900 547.000 289.900
[03/07 13:16:14   3694] addCustomLine AAA 547.000 268.300 547.000 289.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_118_, Center Move (520.400,167.500)->(524.200,178.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 509.600 156.700 509.600 178.300
[03/07 13:16:14   3694] addCustomLine AAA 509.600 156.700 531.200 156.700
[03/07 13:16:14   3694] addCustomLine AAA 509.600 178.300 531.200 178.300
[03/07 13:16:14   3694] addCustomLine AAA 531.200 156.700 531.200 178.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_117_, Center Move (539.400,135.100)->(528.600,142.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 528.600 124.300 528.600 145.900
[03/07 13:16:14   3694] addCustomLine AAA 528.600 124.300 550.200 124.300
[03/07 13:16:14   3694] addCustomLine AAA 528.600 145.900 550.200 145.900
[03/07 13:16:14   3694] addCustomLine AAA 550.200 124.300 550.200 145.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_109_, Center Move (539.000,108.100)->(528.200,115.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 528.200 97.300 528.200 118.900
[03/07 13:16:14   3694] addCustomLine AAA 528.200 97.300 549.800 97.300
[03/07 13:16:14   3694] addCustomLine AAA 528.200 118.900 549.800 118.900
[03/07 13:16:14   3694] addCustomLine AAA 549.800 97.300 549.800 118.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_95_, Center Move (450.400,532.900)->(448.400,522.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 439.600 522.100 439.600 543.700
[03/07 13:16:14   3694] addCustomLine AAA 439.600 522.100 461.200 522.100
[03/07 13:16:14   3694] addCustomLine AAA 439.600 543.700 461.200 543.700
[03/07 13:16:14   3694] addCustomLine AAA 461.200 522.100 461.200 543.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_86_, Center Move (453.400,457.300)->(449.200,446.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 442.600 446.500 442.600 468.100
[03/07 13:16:14   3694] addCustomLine AAA 442.600 446.500 464.200 446.500
[03/07 13:16:14   3694] addCustomLine AAA 442.600 468.100 464.200 468.100
[03/07 13:16:14   3694] addCustomLine AAA 464.200 446.500 464.200 468.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_38_, Center Move (477.800,70.300)->(467.000,81.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 467.000 59.500 467.000 81.100
[03/07 13:16:14   3694] addCustomLine AAA 467.000 59.500 488.600 59.500
[03/07 13:16:14   3694] addCustomLine AAA 467.000 81.100 488.600 81.100
[03/07 13:16:14   3694] addCustomLine AAA 488.600 59.500 488.600 81.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_16_, Center Move (467.600,100.900)->(456.800,99.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 456.800 90.100 456.800 111.700
[03/07 13:16:14   3694] addCustomLine AAA 456.800 90.100 478.400 90.100
[03/07 13:16:14   3694] addCustomLine AAA 456.800 111.700 478.400 111.700
[03/07 13:16:14   3694] addCustomLine AAA 478.400 90.100 478.400 111.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_6_, Center Move (485.600,73.900)->(474.800,84.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 474.800 63.100 474.800 84.700
[03/07 13:16:14   3694] addCustomLine AAA 474.800 63.100 496.400 63.100
[03/07 13:16:14   3694] addCustomLine AAA 474.800 84.700 496.400 84.700
[03/07 13:16:14   3694] addCustomLine AAA 496.400 63.100 496.400 84.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_1_, Center Move (470.800,72.100)->(462.800,82.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 460.000 61.300 460.000 82.900
[03/07 13:16:14   3694] addCustomLine AAA 460.000 61.300 481.600 61.300
[03/07 13:16:14   3694] addCustomLine AAA 460.000 82.900 481.600 82.900
[03/07 13:16:14   3694] addCustomLine AAA 481.600 61.300 481.600 82.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_0_, Center Move (488.800,104.500)->(478.000,109.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 478.000 93.700 478.000 115.300
[03/07 13:16:14   3694] addCustomLine AAA 478.000 93.700 499.600 93.700
[03/07 13:16:14   3694] addCustomLine AAA 478.000 115.300 499.600 115.300
[03/07 13:16:14   3694] addCustomLine AAA 499.600 93.700 499.600 115.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_118_, Center Move (489.200,163.900)->(479.600,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 478.400 153.100 478.400 174.700
[03/07 13:16:14   3694] addCustomLine AAA 478.400 153.100 500.000 153.100
[03/07 13:16:14   3694] addCustomLine AAA 478.400 174.700 500.000 174.700
[03/07 13:16:14   3694] addCustomLine AAA 500.000 153.100 500.000 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_109_, Center Move (518.600,97.300)->(520.400,108.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 507.800 86.500 507.800 108.100
[03/07 13:16:14   3694] addCustomLine AAA 507.800 86.500 529.400 86.500
[03/07 13:16:14   3694] addCustomLine AAA 507.800 108.100 529.400 108.100
[03/07 13:16:14   3694] addCustomLine AAA 529.400 86.500 529.400 108.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_75_, Center Move (450.400,410.500)->(447.200,421.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 439.600 399.700 439.600 421.300
[03/07 13:16:14   3694] addCustomLine AAA 439.600 399.700 461.200 399.700
[03/07 13:16:14   3694] addCustomLine AAA 439.600 421.300 461.200 421.300
[03/07 13:16:14   3694] addCustomLine AAA 461.200 399.700 461.200 421.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_74_, Center Move (443.000,410.500)->(442.400,421.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 432.200 399.700 432.200 421.300
[03/07 13:16:14   3694] addCustomLine AAA 432.200 399.700 453.800 399.700
[03/07 13:16:14   3694] addCustomLine AAA 432.200 421.300 453.800 421.300
[03/07 13:16:14   3694] addCustomLine AAA 453.800 399.700 453.800 421.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_72_, Center Move (412.600,196.300)->(408.200,207.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 401.800 185.500 401.800 207.100
[03/07 13:16:14   3694] addCustomLine AAA 401.800 185.500 423.400 185.500
[03/07 13:16:14   3694] addCustomLine AAA 401.800 207.100 423.400 207.100
[03/07 13:16:14   3694] addCustomLine AAA 423.400 185.500 423.400 207.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_54_, Center Move (337.400,523.900)->(348.200,520.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 326.600 513.100 326.600 534.700
[03/07 13:16:14   3694] addCustomLine AAA 326.600 513.100 348.200 513.100
[03/07 13:16:14   3694] addCustomLine AAA 326.600 534.700 348.200 534.700
[03/07 13:16:14   3694] addCustomLine AAA 348.200 513.100 348.200 534.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_20_, Center Move (414.000,163.900)->(417.800,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 403.200 153.100 403.200 174.700
[03/07 13:16:14   3694] addCustomLine AAA 403.200 153.100 424.800 153.100
[03/07 13:16:14   3694] addCustomLine AAA 403.200 174.700 424.800 174.700
[03/07 13:16:14   3694] addCustomLine AAA 424.800 153.100 424.800 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_12_, Center Move (428.200,77.500)->(426.200,88.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 417.400 66.700 417.400 88.300
[03/07 13:16:14   3694] addCustomLine AAA 417.400 66.700 439.000 66.700
[03/07 13:16:14   3694] addCustomLine AAA 417.400 88.300 439.000 88.300
[03/07 13:16:14   3694] addCustomLine AAA 439.000 66.700 439.000 88.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_0_, Center Move (520.400,86.500)->(520.400,97.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 509.600 75.700 509.600 97.300
[03/07 13:16:14   3694] addCustomLine AAA 509.600 75.700 531.200 75.700
[03/07 13:16:14   3694] addCustomLine AAA 509.600 97.300 531.200 97.300
[03/07 13:16:14   3694] addCustomLine AAA 531.200 75.700 531.200 97.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_119_, Center Move (482.600,122.500)->(472.800,111.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 471.800 111.700 471.800 133.300
[03/07 13:16:14   3694] addCustomLine AAA 471.800 111.700 493.400 111.700
[03/07 13:16:14   3694] addCustomLine AAA 471.800 133.300 493.400 133.300
[03/07 13:16:14   3694] addCustomLine AAA 493.400 111.700 493.400 133.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_109_, Center Move (518.800,95.500)->(520.200,106.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 508.000 84.700 508.000 106.300
[03/07 13:16:14   3694] addCustomLine AAA 508.000 84.700 529.600 84.700
[03/07 13:16:14   3694] addCustomLine AAA 508.000 106.300 529.600 106.300
[03/07 13:16:14   3694] addCustomLine AAA 529.600 84.700 529.600 106.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_75_, Center Move (449.600,408.700)->(446.600,419.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 438.800 397.900 438.800 419.500
[03/07 13:16:14   3694] addCustomLine AAA 438.800 397.900 460.400 397.900
[03/07 13:16:14   3694] addCustomLine AAA 438.800 419.500 460.400 419.500
[03/07 13:16:14   3694] addCustomLine AAA 460.400 397.900 460.400 419.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_74_, Center Move (446.400,406.900)->(445.400,417.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 435.600 396.100 435.600 417.700
[03/07 13:16:14   3694] addCustomLine AAA 435.600 396.100 457.200 396.100
[03/07 13:16:14   3694] addCustomLine AAA 435.600 417.700 457.200 417.700
[03/07 13:16:14   3694] addCustomLine AAA 457.200 396.100 457.200 417.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_72_, Center Move (413.400,199.900)->(408.600,210.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 402.600 189.100 402.600 210.700
[03/07 13:16:14   3694] addCustomLine AAA 402.600 189.100 424.200 189.100
[03/07 13:16:14   3694] addCustomLine AAA 402.600 210.700 424.200 210.700
[03/07 13:16:14   3694] addCustomLine AAA 424.200 189.100 424.200 210.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_20_, Center Move (412.800,162.100)->(417.800,172.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 402.000 151.300 402.000 172.900
[03/07 13:16:14   3694] addCustomLine AAA 402.000 151.300 423.600 151.300
[03/07 13:16:14   3694] addCustomLine AAA 402.000 172.900 423.600 172.900
[03/07 13:16:14   3694] addCustomLine AAA 423.600 151.300 423.600 172.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_12_, Center Move (428.200,79.300)->(426.400,90.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 417.400 68.500 417.400 90.100
[03/07 13:16:14   3694] addCustomLine AAA 417.400 68.500 439.000 68.500
[03/07 13:16:14   3694] addCustomLine AAA 417.400 90.100 439.000 90.100
[03/07 13:16:14   3694] addCustomLine AAA 439.000 68.500 439.000 90.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_6_, Center Move (485.400,86.500)->(474.600,95.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 474.600 75.700 474.600 97.300
[03/07 13:16:14   3694] addCustomLine AAA 474.600 75.700 496.200 75.700
[03/07 13:16:14   3694] addCustomLine AAA 474.600 97.300 496.200 97.300
[03/07 13:16:14   3694] addCustomLine AAA 496.200 75.700 496.200 97.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_3_, Center Move (393.200,97.300)->(404.000,99.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 382.400 86.500 382.400 108.100
[03/07 13:16:14   3694] addCustomLine AAA 382.400 86.500 404.000 86.500
[03/07 13:16:14   3694] addCustomLine AAA 382.400 108.100 404.000 108.100
[03/07 13:16:14   3694] addCustomLine AAA 404.000 86.500 404.000 108.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_1_, Center Move (447.200,79.300)->(445.400,90.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 436.400 68.500 436.400 90.100
[03/07 13:16:14   3694] addCustomLine AAA 436.400 68.500 458.000 68.500
[03/07 13:16:14   3694] addCustomLine AAA 436.400 90.100 458.000 90.100
[03/07 13:16:14   3694] addCustomLine AAA 458.000 68.500 458.000 90.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_0_, Center Move (520.400,82.900)->(520.600,93.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 509.600 72.100 509.600 93.700
[03/07 13:16:14   3694] addCustomLine AAA 509.600 72.100 531.200 72.100
[03/07 13:16:14   3694] addCustomLine AAA 509.600 93.700 531.200 93.700
[03/07 13:16:14   3694] addCustomLine AAA 531.200 72.100 531.200 93.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_149_, Center Move (471.600,396.100)->(479.400,406.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 460.800 385.300 460.800 406.900
[03/07 13:16:14   3694] addCustomLine AAA 460.800 385.300 482.400 385.300
[03/07 13:16:14   3694] addCustomLine AAA 460.800 406.900 482.400 406.900
[03/07 13:16:14   3694] addCustomLine AAA 482.400 385.300 482.400 406.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_147_, Center Move (474.400,394.300)->(480.400,405.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 463.600 383.500 463.600 405.100
[03/07 13:16:14   3694] addCustomLine AAA 463.600 383.500 485.200 383.500
[03/07 13:16:14   3694] addCustomLine AAA 463.600 405.100 485.200 405.100
[03/07 13:16:14   3694] addCustomLine AAA 485.200 383.500 485.200 405.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_118_, Center Move (516.400,158.500)->(521.200,169.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 505.600 147.700 505.600 169.300
[03/07 13:16:14   3694] addCustomLine AAA 505.600 147.700 527.200 147.700
[03/07 13:16:14   3694] addCustomLine AAA 505.600 169.300 527.200 169.300
[03/07 13:16:14   3694] addCustomLine AAA 527.200 147.700 527.200 169.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_112_, Center Move (540.600,163.900)->(529.800,171.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 529.800 153.100 529.800 174.700
[03/07 13:16:14   3694] addCustomLine AAA 529.800 153.100 551.400 153.100
[03/07 13:16:14   3694] addCustomLine AAA 529.800 174.700 551.400 174.700
[03/07 13:16:14   3694] addCustomLine AAA 551.400 153.100 551.400 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_109_, Center Move (537.400,97.300)->(526.600,104.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 526.600 86.500 526.600 108.100
[03/07 13:16:14   3694] addCustomLine AAA 526.600 86.500 548.200 86.500
[03/07 13:16:14   3694] addCustomLine AAA 526.600 108.100 548.200 108.100
[03/07 13:16:14   3694] addCustomLine AAA 548.200 86.500 548.200 108.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_84_, Center Move (390.800,435.700)->(385.400,446.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 380.000 424.900 380.000 446.500
[03/07 13:16:14   3694] addCustomLine AAA 380.000 424.900 401.600 424.900
[03/07 13:16:14   3694] addCustomLine AAA 380.000 446.500 401.600 446.500
[03/07 13:16:14   3694] addCustomLine AAA 401.600 424.900 401.600 446.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_58_, Center Move (326.600,536.500)->(333.200,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 315.800 525.700 315.800 547.300
[03/07 13:16:14   3694] addCustomLine AAA 315.800 525.700 337.400 525.700
[03/07 13:16:14   3694] addCustomLine AAA 315.800 547.300 337.400 547.300
[03/07 13:16:14   3694] addCustomLine AAA 337.400 525.700 337.400 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_20_, Center Move (418.200,158.500)->(414.200,169.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 407.400 147.700 407.400 169.300
[03/07 13:16:14   3694] addCustomLine AAA 407.400 147.700 429.000 147.700
[03/07 13:16:14   3694] addCustomLine AAA 407.400 169.300 429.000 169.300
[03/07 13:16:14   3694] addCustomLine AAA 429.000 147.700 429.000 169.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_17_, Center Move (374.400,162.100)->(378.200,172.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 363.600 151.300 363.600 172.900
[03/07 13:16:14   3694] addCustomLine AAA 363.600 151.300 385.200 151.300
[03/07 13:16:14   3694] addCustomLine AAA 363.600 172.900 385.200 172.900
[03/07 13:16:14   3694] addCustomLine AAA 385.200 151.300 385.200 172.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_142_, Center Move (530.600,280.900)->(531.200,291.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 519.800 270.100 519.800 291.700
[03/07 13:16:14   3694] addCustomLine AAA 519.800 270.100 541.400 270.100
[03/07 13:16:14   3694] addCustomLine AAA 519.800 291.700 541.400 291.700
[03/07 13:16:14   3694] addCustomLine AAA 541.400 270.100 541.400 291.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_119_, Center Move (465.400,122.500)->(465.200,111.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 454.600 111.700 454.600 133.300
[03/07 13:16:14   3694] addCustomLine AAA 454.600 111.700 476.200 111.700
[03/07 13:16:14   3694] addCustomLine AAA 454.600 133.300 476.200 133.300
[03/07 13:16:14   3694] addCustomLine AAA 476.200 111.700 476.200 133.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_118_, Center Move (514.400,160.300)->(519.800,171.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 503.600 149.500 503.600 171.100
[03/07 13:16:14   3694] addCustomLine AAA 503.600 149.500 525.200 149.500
[03/07 13:16:14   3694] addCustomLine AAA 503.600 171.100 525.200 171.100
[03/07 13:16:14   3694] addCustomLine AAA 525.200 149.500 525.200 171.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_109_, Center Move (536.400,91.900)->(527.000,102.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 525.600 81.100 525.600 102.700
[03/07 13:16:14   3694] addCustomLine AAA 525.600 81.100 547.200 81.100
[03/07 13:16:14   3694] addCustomLine AAA 525.600 102.700 547.200 102.700
[03/07 13:16:14   3694] addCustomLine AAA 547.200 81.100 547.200 102.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_99_, Center Move (497.000,516.700)->(491.000,505.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 486.200 505.900 486.200 527.500
[03/07 13:16:14   3694] addCustomLine AAA 486.200 505.900 507.800 505.900
[03/07 13:16:14   3694] addCustomLine AAA 486.200 527.500 507.800 527.500
[03/07 13:16:14   3694] addCustomLine AAA 507.800 505.900 507.800 527.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_64_, Center Move (532.200,433.900)->(521.400,437.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 521.400 423.100 521.400 444.700
[03/07 13:16:14   3694] addCustomLine AAA 521.400 423.100 543.000 423.100
[03/07 13:16:14   3694] addCustomLine AAA 521.400 444.700 543.000 444.700
[03/07 13:16:14   3694] addCustomLine AAA 543.000 423.100 543.000 444.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_20_, Center Move (417.600,153.100)->(415.200,163.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 406.800 142.300 406.800 163.900
[03/07 13:16:14   3694] addCustomLine AAA 406.800 142.300 428.400 142.300
[03/07 13:16:14   3694] addCustomLine AAA 406.800 163.900 428.400 163.900
[03/07 13:16:14   3694] addCustomLine AAA 428.400 142.300 428.400 163.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_17_, Center Move (375.000,163.900)->(378.400,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 364.200 153.100 364.200 174.700
[03/07 13:16:14   3694] addCustomLine AAA 364.200 153.100 385.800 153.100
[03/07 13:16:14   3694] addCustomLine AAA 364.200 174.700 385.800 174.700
[03/07 13:16:14   3694] addCustomLine AAA 385.800 153.100 385.800 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_1_, Center Move (463.600,79.300)->(459.000,90.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 452.800 68.500 452.800 90.100
[03/07 13:16:14   3694] addCustomLine AAA 452.800 68.500 474.400 68.500
[03/07 13:16:14   3694] addCustomLine AAA 452.800 90.100 474.400 90.100
[03/07 13:16:14   3694] addCustomLine AAA 474.400 68.500 474.400 90.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_0_, Center Move (527.000,91.900)->(523.400,102.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 516.200 81.100 516.200 102.700
[03/07 13:16:14   3694] addCustomLine AAA 516.200 81.100 537.800 81.100
[03/07 13:16:14   3694] addCustomLine AAA 516.200 102.700 537.800 102.700
[03/07 13:16:14   3694] addCustomLine AAA 537.800 81.100 537.800 102.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_118_, Center Move (508.600,158.500)->(504.400,169.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 497.800 147.700 497.800 169.300
[03/07 13:16:14   3694] addCustomLine AAA 497.800 147.700 519.400 147.700
[03/07 13:16:14   3694] addCustomLine AAA 497.800 169.300 519.400 169.300
[03/07 13:16:14   3694] addCustomLine AAA 519.400 147.700 519.400 169.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_95_, Center Move (463.600,538.300)->(465.800,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 452.800 527.500 452.800 549.100
[03/07 13:16:14   3694] addCustomLine AAA 452.800 527.500 474.400 527.500
[03/07 13:16:14   3694] addCustomLine AAA 452.800 549.100 474.400 549.100
[03/07 13:16:14   3694] addCustomLine AAA 474.400 527.500 474.400 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_92_, Center Move (511.200,536.500)->(505.400,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 500.400 525.700 500.400 547.300
[03/07 13:16:14   3694] addCustomLine AAA 500.400 525.700 522.000 525.700
[03/07 13:16:14   3694] addCustomLine AAA 500.400 547.300 522.000 547.300
[03/07 13:16:14   3694] addCustomLine AAA 522.000 525.700 522.000 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_33_, Center Move (350.400,271.900)->(357.200,261.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 339.600 261.100 339.600 282.700
[03/07 13:16:14   3694] addCustomLine AAA 339.600 261.100 361.200 261.100
[03/07 13:16:14   3694] addCustomLine AAA 339.600 282.700 361.200 282.700
[03/07 13:16:14   3694] addCustomLine AAA 361.200 261.100 361.200 282.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_26_, Center Move (387.400,163.900)->(391.200,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 376.600 153.100 376.600 174.700
[03/07 13:16:14   3694] addCustomLine AAA 376.600 153.100 398.200 153.100
[03/07 13:16:14   3694] addCustomLine AAA 376.600 174.700 398.200 174.700
[03/07 13:16:14   3694] addCustomLine AAA 398.200 153.100 398.200 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_20_, Center Move (391.200,140.500)->(402.000,151.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 380.400 129.700 380.400 151.300
[03/07 13:16:14   3694] addCustomLine AAA 380.400 129.700 402.000 129.700
[03/07 13:16:14   3694] addCustomLine AAA 380.400 151.300 402.000 151.300
[03/07 13:16:14   3694] addCustomLine AAA 402.000 129.700 402.000 151.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_2_, Center Move (390.800,129.700)->(401.600,120.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 380.000 118.900 380.000 140.500
[03/07 13:16:14   3694] addCustomLine AAA 380.000 118.900 401.600 118.900
[03/07 13:16:14   3694] addCustomLine AAA 380.000 140.500 401.600 140.500
[03/07 13:16:14   3694] addCustomLine AAA 401.600 118.900 401.600 140.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory8_reg_0_, Center Move (509.200,81.100)->(501.400,91.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 498.400 70.300 498.400 91.900
[03/07 13:16:14   3694] addCustomLine AAA 498.400 70.300 520.000 70.300
[03/07 13:16:14   3694] addCustomLine AAA 498.400 91.900 520.000 91.900
[03/07 13:16:14   3694] addCustomLine AAA 520.000 70.300 520.000 91.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_130_, Center Move (451.200,540.100)->(458.000,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 440.400 529.300 440.400 550.900
[03/07 13:16:14   3694] addCustomLine AAA 440.400 529.300 462.000 529.300
[03/07 13:16:14   3694] addCustomLine AAA 440.400 550.900 462.000 550.900
[03/07 13:16:14   3694] addCustomLine AAA 462.000 529.300 462.000 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_126_, Center Move (515.400,540.100)->(507.400,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 504.600 529.300 504.600 550.900
[03/07 13:16:14   3694] addCustomLine AAA 504.600 529.300 526.200 529.300
[03/07 13:16:14   3694] addCustomLine AAA 504.600 550.900 526.200 550.900
[03/07 13:16:14   3694] addCustomLine AAA 526.200 529.300 526.200 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_118_, Center Move (508.000,160.300)->(506.000,171.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 497.200 149.500 497.200 171.100
[03/07 13:16:14   3694] addCustomLine AAA 497.200 149.500 518.800 149.500
[03/07 13:16:14   3694] addCustomLine AAA 497.200 171.100 518.800 171.100
[03/07 13:16:14   3694] addCustomLine AAA 518.800 149.500 518.800 171.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_109_, Center Move (509.000,91.900)->(503.000,102.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 498.200 81.100 498.200 102.700
[03/07 13:16:14   3694] addCustomLine AAA 498.200 81.100 519.800 81.100
[03/07 13:16:14   3694] addCustomLine AAA 498.200 102.700 519.800 102.700
[03/07 13:16:14   3694] addCustomLine AAA 519.800 81.100 519.800 102.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_109_, Center Move (538.200,99.100)->(528.200,109.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 527.400 88.300 527.400 109.900
[03/07 13:16:14   3694] addCustomLine AAA 527.400 88.300 549.000 88.300
[03/07 13:16:14   3694] addCustomLine AAA 527.400 109.900 549.000 109.900
[03/07 13:16:14   3694] addCustomLine AAA 549.000 88.300 549.000 109.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_105_, Center Move (503.600,252.100)->(504.000,262.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 492.800 241.300 492.800 262.900
[03/07 13:16:14   3694] addCustomLine AAA 492.800 241.300 514.400 241.300
[03/07 13:16:14   3694] addCustomLine AAA 492.800 262.900 514.400 262.900
[03/07 13:16:14   3694] addCustomLine AAA 514.400 241.300 514.400 262.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_99_, Center Move (519.600,538.300)->(509.800,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 508.800 527.500 508.800 549.100
[03/07 13:16:14   3694] addCustomLine AAA 508.800 527.500 530.400 527.500
[03/07 13:16:14   3694] addCustomLine AAA 508.800 549.100 530.400 549.100
[03/07 13:16:14   3694] addCustomLine AAA 530.400 527.500 530.400 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_95_, Center Move (464.200,536.500)->(466.200,525.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 453.400 525.700 453.400 547.300
[03/07 13:16:14   3694] addCustomLine AAA 453.400 525.700 475.000 525.700
[03/07 13:16:14   3694] addCustomLine AAA 453.400 547.300 475.000 547.300
[03/07 13:16:14   3694] addCustomLine AAA 475.000 525.700 475.000 547.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_95_, Center Move (466.000,540.100)->(466.000,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 455.200 529.300 455.200 550.900
[03/07 13:16:14   3694] addCustomLine AAA 455.200 529.300 476.800 529.300
[03/07 13:16:14   3694] addCustomLine AAA 455.200 550.900 476.800 550.900
[03/07 13:16:14   3694] addCustomLine AAA 476.800 529.300 476.800 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_94_, Center Move (435.800,540.100)->(429.400,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 425.000 529.300 425.000 550.900
[03/07 13:16:14   3694] addCustomLine AAA 425.000 529.300 446.600 529.300
[03/07 13:16:14   3694] addCustomLine AAA 425.000 550.900 446.600 550.900
[03/07 13:16:14   3694] addCustomLine AAA 446.600 529.300 446.600 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_92_, Center Move (510.600,534.700)->(505.000,523.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 499.800 523.900 499.800 545.500
[03/07 13:16:14   3694] addCustomLine AAA 499.800 523.900 521.400 523.900
[03/07 13:16:14   3694] addCustomLine AAA 499.800 545.500 521.400 545.500
[03/07 13:16:14   3694] addCustomLine AAA 521.400 523.900 521.400 545.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_76_, Center Move (496.000,540.100)->(489.800,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 485.200 529.300 485.200 550.900
[03/07 13:16:14   3694] addCustomLine AAA 485.200 529.300 506.800 529.300
[03/07 13:16:14   3694] addCustomLine AAA 485.200 550.900 506.800 550.900
[03/07 13:16:14   3694] addCustomLine AAA 506.800 529.300 506.800 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_67_, Center Move (501.200,538.300)->(495.400,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 490.400 527.500 490.400 549.100
[03/07 13:16:14   3694] addCustomLine AAA 490.400 527.500 512.000 527.500
[03/07 13:16:14   3694] addCustomLine AAA 490.400 549.100 512.000 549.100
[03/07 13:16:14   3694] addCustomLine AAA 512.000 527.500 512.000 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_58_, Center Move (527.000,538.300)->(524.200,527.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 516.200 527.500 516.200 549.100
[03/07 13:16:14   3694] addCustomLine AAA 516.200 527.500 537.800 527.500
[03/07 13:16:14   3694] addCustomLine AAA 516.200 549.100 537.800 549.100
[03/07 13:16:14   3694] addCustomLine AAA 537.800 527.500 537.800 549.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_54_, Center Move (427.200,540.100)->(424.400,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 416.400 529.300 416.400 550.900
[03/07 13:16:14   3694] addCustomLine AAA 416.400 529.300 438.000 529.300
[03/07 13:16:14   3694] addCustomLine AAA 416.400 550.900 438.000 550.900
[03/07 13:16:14   3694] addCustomLine AAA 438.000 529.300 438.000 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_51_, Center Move (536.000,540.100)->(538.200,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 525.200 529.300 525.200 550.900
[03/07 13:16:14   3694] addCustomLine AAA 525.200 529.300 546.800 529.300
[03/07 13:16:14   3694] addCustomLine AAA 525.200 550.900 546.800 550.900
[03/07 13:16:14   3694] addCustomLine AAA 546.800 529.300 546.800 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_49_, Center Move (506.800,540.100)->(498.200,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 496.000 529.300 496.000 550.900
[03/07 13:16:14   3694] addCustomLine AAA 496.000 529.300 517.600 529.300
[03/07 13:16:14   3694] addCustomLine AAA 496.000 550.900 517.600 550.900
[03/07 13:16:14   3694] addCustomLine AAA 517.600 529.300 517.600 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_46_, Center Move (524.800,473.500)->(535.600,473.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 514.000 462.700 514.000 484.300
[03/07 13:16:14   3694] addCustomLine AAA 514.000 462.700 535.600 462.700
[03/07 13:16:14   3694] addCustomLine AAA 514.000 484.300 535.600 484.300
[03/07 13:16:14   3694] addCustomLine AAA 535.600 462.700 535.600 484.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_45_, Center Move (486.600,540.100)->(484.800,529.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 475.800 529.300 475.800 550.900
[03/07 13:16:14   3694] addCustomLine AAA 475.800 529.300 497.400 529.300
[03/07 13:16:14   3694] addCustomLine AAA 475.800 550.900 497.400 550.900
[03/07 13:16:14   3694] addCustomLine AAA 497.400 529.300 497.400 550.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_27_, Center Move (388.600,144.100)->(398.600,154.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 377.800 133.300 377.800 154.900
[03/07 13:16:14   3694] addCustomLine AAA 377.800 133.300 399.400 133.300
[03/07 13:16:14   3694] addCustomLine AAA 377.800 154.900 399.400 154.900
[03/07 13:16:14   3694] addCustomLine AAA 399.400 133.300 399.400 154.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_26_, Center Move (387.200,162.100)->(391.400,172.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 376.400 151.300 376.400 172.900
[03/07 13:16:14   3694] addCustomLine AAA 376.400 151.300 398.000 151.300
[03/07 13:16:14   3694] addCustomLine AAA 376.400 172.900 398.000 172.900
[03/07 13:16:14   3694] addCustomLine AAA 398.000 151.300 398.000 172.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_20_, Center Move (391.600,136.900)->(402.400,147.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 380.800 126.100 380.800 147.700
[03/07 13:16:14   3694] addCustomLine AAA 380.800 126.100 402.400 126.100
[03/07 13:16:14   3694] addCustomLine AAA 380.800 147.700 402.400 147.700
[03/07 13:16:14   3694] addCustomLine AAA 402.400 126.100 402.400 147.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_18_, Center Move (476.200,64.900)->(465.400,70.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 465.400 54.100 465.400 75.700
[03/07 13:16:14   3694] addCustomLine AAA 465.400 54.100 487.000 54.100
[03/07 13:16:14   3694] addCustomLine AAA 465.400 75.700 487.000 75.700
[03/07 13:16:14   3694] addCustomLine AAA 487.000 54.100 487.000 75.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_18_, Center Move (476.400,36.100)->(472.400,46.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 465.600 25.300 465.600 46.900
[03/07 13:16:14   3694] addCustomLine AAA 465.600 25.300 487.200 25.300
[03/07 13:16:14   3694] addCustomLine AAA 465.600 46.900 487.200 46.900
[03/07 13:16:14   3694] addCustomLine AAA 487.200 25.300 487.200 46.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_17_, Center Move (395.400,79.300)->(406.200,77.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 384.600 68.500 384.600 90.100
[03/07 13:16:14   3694] addCustomLine AAA 384.600 68.500 406.200 68.500
[03/07 13:16:14   3694] addCustomLine AAA 384.600 90.100 406.200 90.100
[03/07 13:16:14   3694] addCustomLine AAA 406.200 68.500 406.200 90.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_16_, Center Move (485.400,39.700)->(474.700,50.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 474.600 28.900 474.600 50.500
[03/07 13:16:14   3694] addCustomLine AAA 474.600 28.900 496.200 28.900
[03/07 13:16:14   3694] addCustomLine AAA 474.600 50.500 496.200 50.500
[03/07 13:16:14   3694] addCustomLine AAA 496.200 28.900 496.200 50.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_13_, Center Move (540.600,126.100)->(530.000,136.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 529.800 115.300 529.800 136.900
[03/07 13:16:14   3694] addCustomLine AAA 529.800 115.300 551.400 115.300
[03/07 13:16:14   3694] addCustomLine AAA 529.800 136.900 551.400 136.900
[03/07 13:16:14   3694] addCustomLine AAA 551.400 115.300 551.400 136.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_11_, Center Move (413.200,34.300)->(417.700,45.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 402.400 23.500 402.400 45.100
[03/07 13:16:14   3694] addCustomLine AAA 402.400 23.500 424.000 23.500
[03/07 13:16:14   3694] addCustomLine AAA 402.400 45.100 424.000 45.100
[03/07 13:16:14   3694] addCustomLine AAA 424.000 23.500 424.000 45.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_8_, Center Move (429.000,34.300)->(426.600,45.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 418.200 23.500 418.200 45.100
[03/07 13:16:14   3694] addCustomLine AAA 418.200 23.500 439.800 23.500
[03/07 13:16:14   3694] addCustomLine AAA 418.200 45.100 439.800 45.100
[03/07 13:16:14   3694] addCustomLine AAA 439.800 23.500 439.800 45.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_7_, Center Move (540.600,129.700)->(529.800,138.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 529.800 118.900 529.800 140.500
[03/07 13:16:14   3694] addCustomLine AAA 529.800 118.900 551.400 118.900
[03/07 13:16:14   3694] addCustomLine AAA 529.800 140.500 551.400 140.500
[03/07 13:16:14   3694] addCustomLine AAA 551.400 118.900 551.400 140.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_6_, Center Move (477.200,37.900)->(473.200,48.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 466.400 27.100 466.400 48.700
[03/07 13:16:14   3694] addCustomLine AAA 466.400 27.100 488.000 27.100
[03/07 13:16:14   3694] addCustomLine AAA 466.400 48.700 488.000 48.700
[03/07 13:16:14   3694] addCustomLine AAA 488.000 27.100 488.000 48.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_1_, Center Move (476.200,34.300)->(471.800,45.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 465.400 23.500 465.400 45.100
[03/07 13:16:14   3694] addCustomLine AAA 465.400 23.500 487.000 23.500
[03/07 13:16:14   3694] addCustomLine AAA 465.400 45.100 487.000 45.100
[03/07 13:16:14   3694] addCustomLine AAA 487.000 23.500 487.000 45.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory9_reg_0_, Center Move (508.600,88.300)->(502.400,99.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 497.800 77.500 497.800 99.100
[03/07 13:16:14   3694] addCustomLine AAA 497.800 77.500 519.400 77.500
[03/07 13:16:14   3694] addCustomLine AAA 497.800 99.100 519.400 99.100
[03/07 13:16:14   3694] addCustomLine AAA 519.400 77.500 519.400 99.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_0_, Center Move (538.000,90.100)->(527.200,100.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 527.200 79.300 527.200 100.900
[03/07 13:16:14   3694] addCustomLine AAA 527.200 79.300 548.800 79.300
[03/07 13:16:14   3694] addCustomLine AAA 527.200 100.900 548.800 100.900
[03/07 13:16:14   3694] addCustomLine AAA 548.800 79.300 548.800 100.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_, Center Move (486.900,153.100)->(478.500,163.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 476.100 142.300 476.100 163.900
[03/07 13:16:14   3694] addCustomLine AAA 476.100 142.300 497.700 142.300
[03/07 13:16:14   3694] addCustomLine AAA 476.100 163.900 497.700 163.900
[03/07 13:16:14   3694] addCustomLine AAA 497.700 142.300 497.700 163.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q8_reg_16_, Center Move (491.700,232.300)->(480.900,235.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 480.900 221.500 480.900 243.100
[03/07 13:16:14   3694] addCustomLine AAA 480.900 221.500 502.500 221.500
[03/07 13:16:14   3694] addCustomLine AAA 480.900 243.100 502.500 243.100
[03/07 13:16:14   3694] addCustomLine AAA 502.500 221.500 502.500 243.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q10_reg_9_, Center Move (488.100,142.300)->(478.700,153.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 477.300 131.500 477.300 153.100
[03/07 13:16:14   3694] addCustomLine AAA 477.300 131.500 498.900 131.500
[03/07 13:16:14   3694] addCustomLine AAA 477.300 153.100 498.900 153.100
[03/07 13:16:14   3694] addCustomLine AAA 498.900 131.500 498.900 153.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q12_reg_19_, Center Move (456.200,158.500)->(458.400,169.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 445.400 147.700 445.400 169.300
[03/07 13:16:14   3694] addCustomLine AAA 445.400 147.700 467.000 147.700
[03/07 13:16:14   3694] addCustomLine AAA 445.400 169.300 467.000 169.300
[03/07 13:16:14   3694] addCustomLine AAA 467.000 147.700 467.000 169.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q12_reg_6_, Center Move (463.400,136.900)->(463.000,147.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 452.600 126.100 452.600 147.700
[03/07 13:16:14   3694] addCustomLine AAA 452.600 126.100 474.200 126.100
[03/07 13:16:14   3694] addCustomLine AAA 452.600 147.700 474.200 147.700
[03/07 13:16:14   3694] addCustomLine AAA 474.200 126.100 474.200 147.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_18_, Center Move (465.800,158.500)->(462.400,169.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 455.000 147.700 455.000 169.300
[03/07 13:16:14   3694] addCustomLine AAA 455.000 147.700 476.600 147.700
[03/07 13:16:14   3694] addCustomLine AAA 455.000 169.300 476.600 169.300
[03/07 13:16:14   3694] addCustomLine AAA 476.600 147.700 476.600 169.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_9_, Center Move (482.400,133.300)->(472.200,144.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 471.600 122.500 471.600 144.100
[03/07 13:16:14   3694] addCustomLine AAA 471.600 122.500 493.200 122.500
[03/07 13:16:14   3694] addCustomLine AAA 471.600 144.100 493.200 144.100
[03/07 13:16:14   3694] addCustomLine AAA 493.200 122.500 493.200 144.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_8_, Center Move (472.200,131.500)->(469.400,142.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 461.400 120.700 461.400 142.300
[03/07 13:16:14   3694] addCustomLine AAA 461.400 120.700 483.000 120.700
[03/07 13:16:14   3694] addCustomLine AAA 461.400 142.300 483.000 142.300
[03/07 13:16:14   3694] addCustomLine AAA 483.000 120.700 483.000 142.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q13_reg_6_, Center Move (464.000,133.300)->(463.200,144.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 453.200 122.500 453.200 144.100
[03/07 13:16:14   3694] addCustomLine AAA 453.200 122.500 474.800 122.500
[03/07 13:16:14   3694] addCustomLine AAA 453.200 144.100 474.800 144.100
[03/07 13:16:14   3694] addCustomLine AAA 474.800 122.500 474.800 144.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_11_, Center Move (466.600,270.100)->(462.600,259.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 455.800 259.300 455.800 280.900
[03/07 13:16:14   3694] addCustomLine AAA 455.800 259.300 477.400 259.300
[03/07 13:16:14   3694] addCustomLine AAA 455.800 280.900 477.400 280.900
[03/07 13:16:14   3694] addCustomLine AAA 477.400 259.300 477.400 280.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_9_, Center Move (483.200,126.100)->(473.800,136.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 472.400 115.300 472.400 136.900
[03/07 13:16:14   3694] addCustomLine AAA 472.400 115.300 494.000 115.300
[03/07 13:16:14   3694] addCustomLine AAA 472.400 136.900 494.000 136.900
[03/07 13:16:14   3694] addCustomLine AAA 494.000 115.300 494.000 136.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_8_, Center Move (469.600,126.100)->(469.200,136.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 458.800 115.300 458.800 136.900
[03/07 13:16:14   3694] addCustomLine AAA 458.800 115.300 480.400 115.300
[03/07 13:16:14   3694] addCustomLine AAA 458.800 136.900 480.400 136.900
[03/07 13:16:14   3694] addCustomLine AAA 480.400 115.300 480.400 136.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_, Center Move (461.600,124.300)->(463.200,135.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 450.800 113.500 450.800 135.100
[03/07 13:16:14   3694] addCustomLine AAA 450.800 113.500 472.400 113.500
[03/07 13:16:14   3694] addCustomLine AAA 450.800 135.100 472.400 135.100
[03/07 13:16:14   3694] addCustomLine AAA 472.400 113.500 472.400 135.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_1_, Center Move (474.200,270.100)->(470.000,259.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 463.400 259.300 463.400 280.900
[03/07 13:16:14   3694] addCustomLine AAA 463.400 259.300 485.000 259.300
[03/07 13:16:14   3694] addCustomLine AAA 463.400 280.900 485.000 280.900
[03/07 13:16:14   3694] addCustomLine AAA 485.000 259.300 485.000 280.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q14_reg_0_, Center Move (480.600,270.100)->(476.200,259.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 469.800 259.300 469.800 280.900
[03/07 13:16:14   3694] addCustomLine AAA 469.800 259.300 491.400 259.300
[03/07 13:16:14   3694] addCustomLine AAA 469.800 280.900 491.400 280.900
[03/07 13:16:14   3694] addCustomLine AAA 491.400 259.300 491.400 280.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_18_, Center Move (465.600,163.900)->(461.800,174.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 454.800 153.100 454.800 174.700
[03/07 13:16:14   3694] addCustomLine AAA 454.800 153.100 476.400 153.100
[03/07 13:16:14   3694] addCustomLine AAA 454.800 174.700 476.400 174.700
[03/07 13:16:14   3694] addCustomLine AAA 476.400 153.100 476.400 174.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_9_, Center Move (482.200,127.900)->(473.600,138.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 471.400 117.100 471.400 138.700
[03/07 13:16:14   3694] addCustomLine AAA 471.400 117.100 493.000 117.100
[03/07 13:16:14   3694] addCustomLine AAA 471.400 138.700 493.000 138.700
[03/07 13:16:14   3694] addCustomLine AAA 493.000 117.100 493.000 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_8_, Center Move (470.600,127.900)->(469.600,138.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 459.800 117.100 459.800 138.700
[03/07 13:16:14   3694] addCustomLine AAA 459.800 117.100 481.400 117.100
[03/07 13:16:14   3694] addCustomLine AAA 459.800 138.700 481.400 138.700
[03/07 13:16:14   3694] addCustomLine AAA 481.400 117.100 481.400 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_6_, Center Move (461.000,127.900)->(463.000,138.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 450.200 117.100 450.200 138.700
[03/07 13:16:14   3694] addCustomLine AAA 450.200 117.100 471.800 117.100
[03/07 13:16:14   3694] addCustomLine AAA 450.200 138.700 471.800 138.700
[03/07 13:16:14   3694] addCustomLine AAA 471.800 117.100 471.800 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q15_reg_0_, Center Move (480.600,268.300)->(477.800,257.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 469.800 257.500 469.800 279.100
[03/07 13:16:14   3694] addCustomLine AAA 469.800 257.500 491.400 257.500
[03/07 13:16:14   3694] addCustomLine AAA 469.800 279.100 491.400 279.100
[03/07 13:16:14   3694] addCustomLine AAA 491.400 257.500 491.400 279.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q1_reg_15_, Center Move (432.500,199.900)->(438.900,210.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 421.700 189.100 421.700 210.700
[03/07 13:16:14   3694] addCustomLine AAA 421.700 189.100 443.300 189.100
[03/07 13:16:14   3694] addCustomLine AAA 421.700 210.700 443.300 210.700
[03/07 13:16:14   3694] addCustomLine AAA 443.300 189.100 443.300 210.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_, Center Move (420.500,189.100)->(431.300,196.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 409.700 178.300 409.700 199.900
[03/07 13:16:14   3694] addCustomLine AAA 409.700 178.300 431.300 178.300
[03/07 13:16:14   3694] addCustomLine AAA 409.700 199.900 431.300 199.900
[03/07 13:16:14   3694] addCustomLine AAA 431.300 178.300 431.300 199.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_, Center Move (418.500,133.300)->(428.500,144.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 407.700 122.500 407.700 144.100
[03/07 13:16:14   3694] addCustomLine AAA 407.700 122.500 429.300 122.500
[03/07 13:16:14   3694] addCustomLine AAA 407.700 144.100 429.300 144.100
[03/07 13:16:14   3694] addCustomLine AAA 429.300 122.500 429.300 144.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_, Center Move (429.700,127.900)->(431.900,138.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 418.900 117.100 418.900 138.700
[03/07 13:16:14   3694] addCustomLine AAA 418.900 117.100 440.500 117.100
[03/07 13:16:14   3694] addCustomLine AAA 418.900 138.700 440.500 138.700
[03/07 13:16:14   3694] addCustomLine AAA 440.500 117.100 440.500 138.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_, Center Move (410.300,133.300)->(421.100,144.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 399.500 122.500 399.500 144.100
[03/07 13:16:14   3694] addCustomLine AAA 399.500 122.500 421.100 122.500
[03/07 13:16:14   3694] addCustomLine AAA 399.500 144.100 421.100 144.100
[03/07 13:16:14   3694] addCustomLine AAA 421.100 122.500 421.100 144.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_, Center Move (412.300,140.500)->(423.100,147.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 401.500 129.700 401.500 151.300
[03/07 13:16:14   3694] addCustomLine AAA 401.500 129.700 423.100 129.700
[03/07 13:16:14   3694] addCustomLine AAA 401.500 151.300 423.100 151.300
[03/07 13:16:14   3694] addCustomLine AAA 423.100 129.700 423.100 151.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_, Center Move (430.300,135.100)->(432.300,145.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 419.500 124.300 419.500 145.900
[03/07 13:16:14   3694] addCustomLine AAA 419.500 124.300 441.100 124.300
[03/07 13:16:14   3694] addCustomLine AAA 419.500 145.900 441.100 145.900
[03/07 13:16:14   3694] addCustomLine AAA 441.100 124.300 441.100 145.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_, Center Move (452.400,131.500)->(449.000,142.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 441.600 120.700 441.600 142.300
[03/07 13:16:14   3694] addCustomLine AAA 441.600 120.700 463.200 120.700
[03/07 13:16:14   3694] addCustomLine AAA 441.600 142.300 463.200 142.300
[03/07 13:16:14   3694] addCustomLine AAA 463.200 120.700 463.200 142.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q4_reg_6_, Center Move (437.800,131.500)->(444.400,142.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 427.000 120.700 427.000 142.300
[03/07 13:16:14   3694] addCustomLine AAA 427.000 120.700 448.600 120.700
[03/07 13:16:14   3694] addCustomLine AAA 427.000 142.300 448.600 142.300
[03/07 13:16:14   3694] addCustomLine AAA 448.600 120.700 448.600 142.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_, Center Move (450.000,129.700)->(449.200,140.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 439.200 118.900 439.200 140.500
[03/07 13:16:14   3694] addCustomLine AAA 439.200 118.900 460.800 118.900
[03/07 13:16:14   3694] addCustomLine AAA 439.200 140.500 460.800 140.500
[03/07 13:16:14   3694] addCustomLine AAA 460.800 118.900 460.800 140.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q5_reg_6_, Center Move (436.600,129.700)->(444.200,140.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 425.800 118.900 425.800 140.500
[03/07 13:16:14   3694] addCustomLine AAA 425.800 118.900 447.400 118.900
[03/07 13:16:14   3694] addCustomLine AAA 425.800 140.500 447.400 140.500
[03/07 13:16:14   3694] addCustomLine AAA 447.400 118.900 447.400 140.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_14_, Center Move (315.300,280.900)->(316.100,291.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 304.500 270.100 304.500 291.700
[03/07 13:16:14   3694] addCustomLine AAA 304.500 270.100 326.100 270.100
[03/07 13:16:14   3694] addCustomLine AAA 304.500 291.700 326.100 291.700
[03/07 13:16:14   3694] addCustomLine AAA 326.100 270.100 326.100 291.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_11_, Center Move (324.500,279.100)->(320.500,289.900). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 313.700 268.300 313.700 289.900
[03/07 13:16:14   3694] addCustomLine AAA 313.700 268.300 335.300 268.300
[03/07 13:16:14   3694] addCustomLine AAA 313.700 289.900 335.300 289.900
[03/07 13:16:14   3694] addCustomLine AAA 335.300 268.300 335.300 289.900
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_10_, Center Move (343.700,273.700)->(335.700,284.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 332.900 262.900 332.900 284.500
[03/07 13:16:14   3694] addCustomLine AAA 332.900 262.900 354.500 262.900
[03/07 13:16:14   3694] addCustomLine AAA 332.900 284.500 354.500 284.500
[03/07 13:16:14   3694] addCustomLine AAA 354.500 262.900 354.500 284.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q9_reg_9_, Center Move (338.300,271.900)->(335.100,282.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 327.500 261.100 327.500 282.700
[03/07 13:16:14   3694] addCustomLine AAA 327.500 261.100 349.100 261.100
[03/07 13:16:14   3694] addCustomLine AAA 327.500 282.700 349.100 282.700
[03/07 13:16:14   3694] addCustomLine AAA 349.100 261.100 349.100 282.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_16_, Center Move (314.500,291.700)->(315.700,302.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 303.700 280.900 303.700 302.500
[03/07 13:16:14   3694] addCustomLine AAA 303.700 280.900 325.300 280.900
[03/07 13:16:14   3694] addCustomLine AAA 303.700 302.500 325.300 302.500
[03/07 13:16:14   3694] addCustomLine AAA 325.300 280.900 325.300 302.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_11_, Center Move (326.100,277.300)->(323.900,288.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 315.300 266.500 315.300 288.100
[03/07 13:16:14   3694] addCustomLine AAA 315.300 266.500 336.900 266.500
[03/07 13:16:14   3694] addCustomLine AAA 315.300 288.100 336.900 288.100
[03/07 13:16:14   3694] addCustomLine AAA 336.900 266.500 336.900 288.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_10_, Center Move (336.100,284.500)->(332.500,295.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 325.300 273.700 325.300 295.300
[03/07 13:16:14   3694] addCustomLine AAA 325.300 273.700 346.900 273.700
[03/07 13:16:14   3694] addCustomLine AAA 325.300 295.300 346.900 295.300
[03/07 13:16:14   3694] addCustomLine AAA 346.900 273.700 346.900 295.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_, Center Move (327.700,271.900)->(329.500,282.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 316.900 261.100 316.900 282.700
[03/07 13:16:14   3694] addCustomLine AAA 316.900 261.100 338.500 261.100
[03/07 13:16:14   3694] addCustomLine AAA 316.900 282.700 338.500 282.700
[03/07 13:16:14   3694] addCustomLine AAA 338.500 261.100 338.500 282.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_16_, Center Move (318.900,286.300)->(315.500,297.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 308.100 275.500 308.100 297.100
[03/07 13:16:14   3694] addCustomLine AAA 308.100 275.500 329.700 275.500
[03/07 13:16:14   3694] addCustomLine AAA 308.100 297.100 329.700 297.100
[03/07 13:16:14   3694] addCustomLine AAA 329.700 275.500 329.700 297.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_14_, Center Move (318.300,275.500)->(317.100,286.300). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 307.500 264.700 307.500 286.300
[03/07 13:16:14   3694] addCustomLine AAA 307.500 264.700 329.100 264.700
[03/07 13:16:14   3694] addCustomLine AAA 307.500 286.300 329.100 286.300
[03/07 13:16:14   3694] addCustomLine AAA 329.100 264.700 329.100 286.300
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_11_, Center Move (324.300,282.700)->(320.300,293.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 313.500 271.900 313.500 293.500
[03/07 13:16:14   3694] addCustomLine AAA 313.500 271.900 335.100 271.900
[03/07 13:16:14   3694] addCustomLine AAA 313.500 293.500 335.100 293.500
[03/07 13:16:14   3694] addCustomLine AAA 335.100 271.900 335.100 293.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_10_, Center Move (340.300,277.300)->(338.900,288.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 329.500 266.500 329.500 288.100
[03/07 13:16:14   3694] addCustomLine AAA 329.500 266.500 351.100 266.500
[03/07 13:16:14   3694] addCustomLine AAA 329.500 288.100 351.100 288.100
[03/07 13:16:14   3694] addCustomLine AAA 351.100 266.500 351.100 288.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_, Center Move (333.100,271.900)->(333.100,282.700). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 322.300 261.100 322.300 282.700
[03/07 13:16:14   3694] addCustomLine AAA 322.300 261.100 343.900 261.100
[03/07 13:16:14   3694] addCustomLine AAA 322.300 282.700 343.900 282.700
[03/07 13:16:14   3694] addCustomLine AAA 343.900 261.100 343.900 282.700
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q8_reg_1_, Center Move (320.300,372.700)->(309.500,374.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 309.500 361.900 309.500 383.500
[03/07 13:16:14   3694] addCustomLine AAA 309.500 361.900 331.100 361.900
[03/07 13:16:14   3694] addCustomLine AAA 309.500 383.500 331.100 383.500
[03/07 13:16:14   3694] addCustomLine AAA 331.100 361.900 331.100 383.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_13_, Center Move (318.700,295.300)->(312.700,306.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 307.900 284.500 307.900 306.100
[03/07 13:16:14   3694] addCustomLine AAA 307.900 284.500 329.500 284.500
[03/07 13:16:14   3694] addCustomLine AAA 307.900 306.100 329.500 306.100
[03/07 13:16:14   3694] addCustomLine AAA 329.500 284.500 329.500 306.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_9_, Center Move (330.500,277.300)->(327.500,288.100). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 319.700 266.500 319.700 288.100
[03/07 13:16:14   3694] addCustomLine AAA 319.700 266.500 341.300 266.500
[03/07 13:16:14   3694] addCustomLine AAA 319.700 288.100 341.300 288.100
[03/07 13:16:14   3694] addCustomLine AAA 341.300 266.500 341.300 288.100
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q10_reg_6_, Center Move (331.100,282.700)->(327.900,293.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 320.300 271.900 320.300 293.500
[03/07 13:16:14   3694] addCustomLine AAA 320.300 271.900 341.900 271.900
[03/07 13:16:14   3694] addCustomLine AAA 320.300 293.500 341.900 293.500
[03/07 13:16:14   3694] addCustomLine AAA 341.900 271.900 341.900 293.500
[03/07 13:16:14   3694] 
[03/07 13:16:14   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_, Center Move (334.000,309.700)->(329.400,320.500). Limit box is: 
[03/07 13:16:14   3694] addCustomLine AAA 323.200 298.900 323.200 320.500
[03/07 13:16:14   3694] addCustomLine AAA 323.200 298.900 344.800 298.900
[03/07 13:16:14   3694] addCustomLine AAA 323.200 320.500 344.800 320.500
[03/07 13:16:14   3694] addCustomLine AAA 344.800 298.900 344.800 320.500
[03/07 13:16:14   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_11_, Center Move (323.400,286.300)->(324.400,297.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 312.600 275.500 312.600 297.100
[03/07 13:16:15   3694] addCustomLine AAA 312.600 275.500 334.200 275.500
[03/07 13:16:15   3694] addCustomLine AAA 312.600 297.100 334.200 297.100
[03/07 13:16:15   3694] addCustomLine AAA 334.200 275.500 334.200 297.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_6_, Center Move (341.400,297.100)->(339.400,307.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 330.600 286.300 330.600 307.900
[03/07 13:16:15   3694] addCustomLine AAA 330.600 286.300 352.200 286.300
[03/07 13:16:15   3694] addCustomLine AAA 330.600 307.900 352.200 307.900
[03/07 13:16:15   3694] addCustomLine AAA 352.200 286.300 352.200 307.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_, Center Move (342.400,361.900)->(331.600,363.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 331.600 351.100 331.600 372.700
[03/07 13:16:15   3694] addCustomLine AAA 331.600 351.100 353.200 351.100
[03/07 13:16:15   3694] addCustomLine AAA 331.600 372.700 353.200 372.700
[03/07 13:16:15   3694] addCustomLine AAA 353.200 351.100 353.200 372.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_11_, Center Move (326.200,288.100)->(326.600,298.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 315.400 277.300 315.400 298.900
[03/07 13:16:15   3694] addCustomLine AAA 315.400 277.300 337.000 277.300
[03/07 13:16:15   3694] addCustomLine AAA 315.400 298.900 337.000 298.900
[03/07 13:16:15   3694] addCustomLine AAA 337.000 277.300 337.000 298.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_10_, Center Move (339.000,286.300)->(335.400,297.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 328.200 275.500 328.200 297.100
[03/07 13:16:15   3694] addCustomLine AAA 328.200 275.500 349.800 275.500
[03/07 13:16:15   3694] addCustomLine AAA 328.200 297.100 349.800 297.100
[03/07 13:16:15   3694] addCustomLine AAA 349.800 275.500 349.800 297.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q15_reg_6_, Center Move (341.200,295.300)->(340.200,306.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 330.400 284.500 330.400 306.100
[03/07 13:16:15   3694] addCustomLine AAA 330.400 284.500 352.000 284.500
[03/07 13:16:15   3694] addCustomLine AAA 330.400 306.100 352.000 306.100
[03/07 13:16:15   3694] addCustomLine AAA 352.000 284.500 352.000 306.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_, Center Move (365.500,379.900)->(354.700,379.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 354.700 369.100 354.700 390.700
[03/07 13:16:15   3694] addCustomLine AAA 354.700 369.100 376.300 369.100
[03/07 13:16:15   3694] addCustomLine AAA 354.700 390.700 376.300 390.700
[03/07 13:16:15   3694] addCustomLine AAA 376.300 369.100 376.300 390.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_, Center Move (349.700,381.700)->(338.900,376.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 338.900 370.900 338.900 392.500
[03/07 13:16:15   3694] addCustomLine AAA 338.900 370.900 360.500 370.900
[03/07 13:16:15   3694] addCustomLine AAA 338.900 392.500 360.500 392.500
[03/07 13:16:15   3694] addCustomLine AAA 360.500 370.900 360.500 392.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_, Center Move (357.900,403.300)->(347.100,397.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 347.100 392.500 347.100 414.100
[03/07 13:16:15   3694] addCustomLine AAA 347.100 392.500 368.700 392.500
[03/07 13:16:15   3694] addCustomLine AAA 347.100 414.100 368.700 414.100
[03/07 13:16:15   3694] addCustomLine AAA 368.700 392.500 368.700 414.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_, Center Move (354.200,396.100)->(343.400,390.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 343.400 385.300 343.400 406.900
[03/07 13:16:15   3694] addCustomLine AAA 343.400 385.300 365.000 385.300
[03/07 13:16:15   3694] addCustomLine AAA 343.400 406.900 365.000 406.900
[03/07 13:16:15   3694] addCustomLine AAA 365.000 385.300 365.000 406.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q1_reg_14_, Center Move (362.500,336.700)->(351.700,340.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 351.700 325.900 351.700 347.500
[03/07 13:16:15   3694] addCustomLine AAA 351.700 325.900 373.300 325.900
[03/07 13:16:15   3694] addCustomLine AAA 351.700 347.500 373.300 347.500
[03/07 13:16:15   3694] addCustomLine AAA 373.300 325.900 373.300 347.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_, Center Move (432.700,392.500)->(436.900,381.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 421.900 381.700 421.900 403.300
[03/07 13:16:15   3694] addCustomLine AAA 421.900 381.700 443.500 381.700
[03/07 13:16:15   3694] addCustomLine AAA 421.900 403.300 443.500 403.300
[03/07 13:16:15   3694] addCustomLine AAA 443.500 381.700 443.500 403.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_, Center Move (462.000,394.300)->(451.300,383.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 451.200 383.500 451.200 405.100
[03/07 13:16:15   3694] addCustomLine AAA 451.200 383.500 472.800 383.500
[03/07 13:16:15   3694] addCustomLine AAA 451.200 405.100 472.800 405.100
[03/07 13:16:15   3694] addCustomLine AAA 472.800 383.500 472.800 405.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_, Center Move (452.600,390.700)->(448.600,379.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 441.800 379.900 441.800 401.500
[03/07 13:16:15   3694] addCustomLine AAA 441.800 379.900 463.400 379.900
[03/07 13:16:15   3694] addCustomLine AAA 441.800 401.500 463.400 401.500
[03/07 13:16:15   3694] addCustomLine AAA 463.400 379.900 463.400 401.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_4_, Center Move (455.500,406.900)->(444.700,396.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 444.700 396.100 444.700 417.700
[03/07 13:16:15   3694] addCustomLine AAA 444.700 396.100 466.300 396.100
[03/07 13:16:15   3694] addCustomLine AAA 444.700 417.700 466.300 417.700
[03/07 13:16:15   3694] addCustomLine AAA 466.300 396.100 466.300 417.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_, Center Move (437.400,392.500)->(440.000,381.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 426.600 381.700 426.600 403.300
[03/07 13:16:15   3694] addCustomLine AAA 426.600 381.700 448.200 381.700
[03/07 13:16:15   3694] addCustomLine AAA 426.600 403.300 448.200 403.300
[03/07 13:16:15   3694] addCustomLine AAA 448.200 381.700 448.200 403.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q9_reg_18_, Center Move (474.700,387.100)->(473.300,376.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 463.900 376.300 463.900 397.900
[03/07 13:16:15   3694] addCustomLine AAA 463.900 376.300 485.500 376.300
[03/07 13:16:15   3694] addCustomLine AAA 463.900 397.900 485.500 397.900
[03/07 13:16:15   3694] addCustomLine AAA 485.500 376.300 485.500 397.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q9_reg_13_, Center Move (463.300,271.900)->(461.500,282.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 452.500 261.100 452.500 282.700
[03/07 13:16:15   3694] addCustomLine AAA 452.500 261.100 474.100 261.100
[03/07 13:16:15   3694] addCustomLine AAA 452.500 282.700 474.100 282.700
[03/07 13:16:15   3694] addCustomLine AAA 474.100 261.100 474.100 282.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q9_reg_12_, Center Move (471.900,334.900)->(482.700,333.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 461.100 324.100 461.100 345.700
[03/07 13:16:15   3694] addCustomLine AAA 461.100 324.100 482.700 324.100
[03/07 13:16:15   3694] addCustomLine AAA 461.100 345.700 482.700 345.700
[03/07 13:16:15   3694] addCustomLine AAA 482.700 324.100 482.700 345.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q9_reg_8_, Center Move (471.500,392.500)->(465.700,381.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 460.700 381.700 460.700 403.300
[03/07 13:16:15   3694] addCustomLine AAA 460.700 381.700 482.300 381.700
[03/07 13:16:15   3694] addCustomLine AAA 460.700 403.300 482.300 403.300
[03/07 13:16:15   3694] addCustomLine AAA 482.300 381.700 482.300 403.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q9_reg_4_, Center Move (466.700,275.500)->(466.100,286.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 455.900 264.700 455.900 286.300
[03/07 13:16:15   3694] addCustomLine AAA 455.900 264.700 477.500 264.700
[03/07 13:16:15   3694] addCustomLine AAA 455.900 286.300 477.500 286.300
[03/07 13:16:15   3694] addCustomLine AAA 477.500 264.700 477.500 286.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_4_, Center Move (444.400,403.300)->(443.800,392.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 433.600 392.500 433.600 414.100
[03/07 13:16:15   3694] addCustomLine AAA 433.600 392.500 455.200 392.500
[03/07 13:16:15   3694] addCustomLine AAA 433.600 414.100 455.200 414.100
[03/07 13:16:15   3694] addCustomLine AAA 455.200 392.500 455.200 414.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q8_reg_14_, Center Move (476.900,271.900)->(474.500,282.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 466.100 261.100 466.100 282.700
[03/07 13:16:15   3694] addCustomLine AAA 466.100 261.100 487.700 261.100
[03/07 13:16:15   3694] addCustomLine AAA 466.100 282.700 487.700 282.700
[03/07 13:16:15   3694] addCustomLine AAA 487.700 261.100 487.700 282.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q8_reg_13_, Center Move (458.300,270.100)->(462.300,280.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 447.500 259.300 447.500 280.900
[03/07 13:16:15   3694] addCustomLine AAA 447.500 259.300 469.100 259.300
[03/07 13:16:15   3694] addCustomLine AAA 447.500 280.900 469.100 280.900
[03/07 13:16:15   3694] addCustomLine AAA 469.100 259.300 469.100 280.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q8_reg_7_, Center Move (462.700,392.500)->(460.900,381.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 451.900 381.700 451.900 403.300
[03/07 13:16:15   3694] addCustomLine AAA 451.900 381.700 473.500 381.700
[03/07 13:16:15   3694] addCustomLine AAA 451.900 403.300 473.500 403.300
[03/07 13:16:15   3694] addCustomLine AAA 473.500 381.700 473.500 403.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q10_reg_18_, Center Move (488.300,367.300)->(477.500,367.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 477.500 356.500 477.500 378.100
[03/07 13:16:15   3694] addCustomLine AAA 477.500 356.500 499.100 356.500
[03/07 13:16:15   3694] addCustomLine AAA 477.500 378.100 499.100 378.100
[03/07 13:16:15   3694] addCustomLine AAA 499.100 356.500 499.100 378.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q10_reg_14_, Center Move (488.500,277.300)->(481.100,288.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 477.700 266.500 477.700 288.100
[03/07 13:16:15   3694] addCustomLine AAA 477.700 266.500 499.300 266.500
[03/07 13:16:15   3694] addCustomLine AAA 477.700 288.100 499.300 288.100
[03/07 13:16:15   3694] addCustomLine AAA 499.300 266.500 499.300 288.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q10_reg_13_, Center Move (460.100,277.300)->(460.700,288.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 449.300 266.500 449.300 288.100
[03/07 13:16:15   3694] addCustomLine AAA 449.300 266.500 470.900 266.500
[03/07 13:16:15   3694] addCustomLine AAA 449.300 288.100 470.900 288.100
[03/07 13:16:15   3694] addCustomLine AAA 470.900 266.500 470.900 288.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_, Center Move (474.300,275.500)->(475.900,286.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 463.500 264.700 463.500 286.300
[03/07 13:16:15   3694] addCustomLine AAA 463.500 264.700 485.100 264.700
[03/07 13:16:15   3694] addCustomLine AAA 463.500 286.300 485.100 286.300
[03/07 13:16:15   3694] addCustomLine AAA 485.100 264.700 485.100 286.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_, Center Move (451.800,282.700)->(448.400,293.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 441.000 271.900 441.000 293.500
[03/07 13:16:15   3694] addCustomLine AAA 441.000 271.900 462.600 271.900
[03/07 13:16:15   3694] addCustomLine AAA 441.000 293.500 462.600 293.500
[03/07 13:16:15   3694] addCustomLine AAA 462.600 271.900 462.600 293.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q15_reg_18_, Center Move (471.600,385.300)->(465.400,374.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 460.800 374.500 460.800 396.100
[03/07 13:16:15   3694] addCustomLine AAA 460.800 374.500 482.400 374.500
[03/07 13:16:15   3694] addCustomLine AAA 460.800 396.100 482.400 396.100
[03/07 13:16:15   3694] addCustomLine AAA 482.400 374.500 482.400 396.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_, Center Move (432.100,387.100)->(434.300,376.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 421.300 376.300 421.300 397.900
[03/07 13:16:15   3694] addCustomLine AAA 421.300 376.300 442.900 376.300
[03/07 13:16:15   3694] addCustomLine AAA 421.300 397.900 442.900 397.900
[03/07 13:16:15   3694] addCustomLine AAA 442.900 376.300 442.900 397.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_, Center Move (433.100,379.900)->(434.700,369.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 422.300 369.100 422.300 390.700
[03/07 13:16:15   3694] addCustomLine AAA 422.300 369.100 443.900 369.100
[03/07 13:16:15   3694] addCustomLine AAA 422.300 390.700 443.900 390.700
[03/07 13:16:15   3694] addCustomLine AAA 443.900 369.100 443.900 390.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_, Center Move (452.800,275.500)->(449.200,286.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 442.000 264.700 442.000 286.300
[03/07 13:16:15   3694] addCustomLine AAA 442.000 264.700 463.600 264.700
[03/07 13:16:15   3694] addCustomLine AAA 442.000 286.300 463.600 286.300
[03/07 13:16:15   3694] addCustomLine AAA 463.600 264.700 463.600 286.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory12_reg_23_, Center Move (14.800,142.300)->(23.000,153.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 4.000 131.500 4.000 153.100
[03/07 13:16:15   3694] addCustomLine AAA 4.000 131.500 25.600 131.500
[03/07 13:16:15   3694] addCustomLine AAA 4.000 153.100 25.600 153.100
[03/07 13:16:15   3694] addCustomLine AAA 25.600 131.500 25.600 153.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory12_reg_20_, Center Move (14.200,30.700)->(25.000,39.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.400 19.900 3.400 41.500
[03/07 13:16:15   3694] addCustomLine AAA 3.400 19.900 25.000 19.900
[03/07 13:16:15   3694] addCustomLine AAA 3.400 41.500 25.000 41.500
[03/07 13:16:15   3694] addCustomLine AAA 25.000 19.900 25.000 41.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory12_reg_15_, Center Move (15.000,73.900)->(25.800,70.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 4.200 63.100 4.200 84.700
[03/07 13:16:15   3694] addCustomLine AAA 4.200 63.100 25.800 63.100
[03/07 13:16:15   3694] addCustomLine AAA 4.200 84.700 25.800 84.700
[03/07 13:16:15   3694] addCustomLine AAA 25.800 63.100 25.800 84.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory10_reg_42_, Center Move (15.400,145.900)->(23.600,156.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 4.600 135.100 4.600 156.700
[03/07 13:16:15   3694] addCustomLine AAA 4.600 135.100 26.200 135.100
[03/07 13:16:15   3694] addCustomLine AAA 4.600 156.700 26.200 156.700
[03/07 13:16:15   3694] addCustomLine AAA 26.200 135.100 26.200 156.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory10_reg_23_, Center Move (14.800,144.100)->(23.200,154.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 4.000 133.300 4.000 154.900
[03/07 13:16:15   3694] addCustomLine AAA 4.000 133.300 25.600 133.300
[03/07 13:16:15   3694] addCustomLine AAA 4.000 154.900 25.600 154.900
[03/07 13:16:15   3694] addCustomLine AAA 25.600 133.300 25.600 154.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory10_reg_20_, Center Move (14.400,27.100)->(25.200,36.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.600 16.300 3.600 37.900
[03/07 13:16:15   3694] addCustomLine AAA 3.600 16.300 25.200 16.300
[03/07 13:16:15   3694] addCustomLine AAA 3.600 37.900 25.200 37.900
[03/07 13:16:15   3694] addCustomLine AAA 25.200 16.300 25.200 37.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory10_reg_5_, Center Move (14.200,32.500)->(25.000,41.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.400 21.700 3.400 43.300
[03/07 13:16:15   3694] addCustomLine AAA 3.400 21.700 25.000 21.700
[03/07 13:16:15   3694] addCustomLine AAA 3.400 43.300 25.000 43.300
[03/07 13:16:15   3694] addCustomLine AAA 25.000 21.700 25.000 43.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory13_reg_21_, Center Move (21.600,66.700)->(32.400,68.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 10.800 55.900 10.800 77.500
[03/07 13:16:15   3694] addCustomLine AAA 10.800 55.900 32.400 55.900
[03/07 13:16:15   3694] addCustomLine AAA 10.800 77.500 32.400 77.500
[03/07 13:16:15   3694] addCustomLine AAA 32.400 55.900 32.400 77.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory13_reg_18_, Center Move (13.800,180.100)->(24.600,181.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.000 169.300 3.000 190.900
[03/07 13:16:15   3694] addCustomLine AAA 3.000 169.300 24.600 169.300
[03/07 13:16:15   3694] addCustomLine AAA 3.000 190.900 24.600 190.900
[03/07 13:16:15   3694] addCustomLine AAA 24.600 169.300 24.600 190.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory14_reg_21_, Center Move (11.900,63.100)->(22.700,63.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.100 52.300 1.100 73.900
[03/07 13:16:15   3694] addCustomLine AAA 1.100 52.300 22.700 52.300
[03/07 13:16:15   3694] addCustomLine AAA 1.100 73.900 22.700 73.900
[03/07 13:16:15   3694] addCustomLine AAA 22.700 52.300 22.700 73.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory14_reg_15_, Center Move (13.700,48.700)->(24.500,54.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 2.900 37.900 2.900 59.500
[03/07 13:16:15   3694] addCustomLine AAA 2.900 37.900 24.500 37.900
[03/07 13:16:15   3694] addCustomLine AAA 2.900 59.500 24.500 59.500
[03/07 13:16:15   3694] addCustomLine AAA 24.500 37.900 24.500 59.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory14_reg_10_, Center Move (163.900,10.900)->(158.900,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 153.100 0.100 153.100 21.700
[03/07 13:16:15   3694] addCustomLine AAA 153.100 0.100 174.700 0.100
[03/07 13:16:15   3694] addCustomLine AAA 153.100 21.700 174.700 21.700
[03/07 13:16:15   3694] addCustomLine AAA 174.700 0.100 174.700 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory14_reg_5_, Center Move (13.700,43.300)->(24.500,45.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 2.900 32.500 2.900 54.100
[03/07 13:16:15   3694] addCustomLine AAA 2.900 32.500 24.500 32.500
[03/07 13:16:15   3694] addCustomLine AAA 2.900 54.100 24.500 54.100
[03/07 13:16:15   3694] addCustomLine AAA 24.500 32.500 24.500 54.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory14_reg_0_, Center Move (12.100,52.300)->(22.900,55.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.300 41.500 1.300 63.100
[03/07 13:16:15   3694] addCustomLine AAA 1.300 41.500 22.900 41.500
[03/07 13:16:15   3694] addCustomLine AAA 1.300 63.100 22.900 63.100
[03/07 13:16:15   3694] addCustomLine AAA 22.900 41.500 22.900 63.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory15_reg_20_, Center Move (19.600,39.700)->(24.400,50.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 8.800 28.900 8.800 50.500
[03/07 13:16:15   3694] addCustomLine AAA 8.800 28.900 30.400 28.900
[03/07 13:16:15   3694] addCustomLine AAA 8.800 50.500 30.400 50.500
[03/07 13:16:15   3694] addCustomLine AAA 30.400 28.900 30.400 50.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_20_, Center Move (17.600,25.300)->(28.400,34.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 6.800 14.500 6.800 36.100
[03/07 13:16:15   3694] addCustomLine AAA 6.800 14.500 28.400 14.500
[03/07 13:16:15   3694] addCustomLine AAA 6.800 36.100 28.400 36.100
[03/07 13:16:15   3694] addCustomLine AAA 28.400 14.500 28.400 36.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_5_, Center Move (21.000,18.100)->(30.400,28.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 10.200 7.300 10.200 28.900
[03/07 13:16:15   3694] addCustomLine AAA 10.200 7.300 31.800 7.300
[03/07 13:16:15   3694] addCustomLine AAA 10.200 28.900 31.800 28.900
[03/07 13:16:15   3694] addCustomLine AAA 31.800 7.300 31.800 28.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_0_, Center Move (18.400,55.900)->(29.200,57.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 7.600 45.100 7.600 66.700
[03/07 13:16:15   3694] addCustomLine AAA 7.600 45.100 29.200 45.100
[03/07 13:16:15   3694] addCustomLine AAA 7.600 66.700 29.200 66.700
[03/07 13:16:15   3694] addCustomLine AAA 29.200 45.100 29.200 66.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_23_, Center Move (19.600,153.100)->(30.400,153.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 8.800 142.300 8.800 163.900
[03/07 13:16:15   3694] addCustomLine AAA 8.800 142.300 30.400 142.300
[03/07 13:16:15   3694] addCustomLine AAA 8.800 163.900 30.400 163.900
[03/07 13:16:15   3694] addCustomLine AAA 30.400 142.300 30.400 163.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_15_, Center Move (22.200,57.700)->(33.000,61.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 11.400 46.900 11.400 68.500
[03/07 13:16:15   3694] addCustomLine AAA 11.400 46.900 33.000 46.900
[03/07 13:16:15   3694] addCustomLine AAA 11.400 68.500 33.000 68.500
[03/07 13:16:15   3694] addCustomLine AAA 33.000 46.900 33.000 68.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_5_, Center Move (20.200,16.300)->(30.600,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 9.400 5.500 9.400 27.100
[03/07 13:16:15   3694] addCustomLine AAA 9.400 5.500 31.000 5.500
[03/07 13:16:15   3694] addCustomLine AAA 9.400 27.100 31.000 27.100
[03/07 13:16:15   3694] addCustomLine AAA 31.000 5.500 31.000 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_51_, Center Move (204.700,37.900)->(193.900,45.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 193.900 27.100 193.900 48.700
[03/07 13:16:15   3694] addCustomLine AAA 193.900 27.100 215.500 27.100
[03/07 13:16:15   3694] addCustomLine AAA 193.900 48.700 215.500 48.700
[03/07 13:16:15   3694] addCustomLine AAA 215.500 27.100 215.500 48.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_50_, Center Move (206.100,16.300)->(195.300,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 195.300 5.500 195.300 27.100
[03/07 13:16:15   3694] addCustomLine AAA 195.300 5.500 216.900 5.500
[03/07 13:16:15   3694] addCustomLine AAA 195.300 27.100 216.900 27.100
[03/07 13:16:15   3694] addCustomLine AAA 216.900 5.500 216.900 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_42_, Center Move (38.700,144.100)->(49.500,145.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 27.900 133.300 27.900 154.900
[03/07 13:16:15   3694] addCustomLine AAA 27.900 133.300 49.500 133.300
[03/07 13:16:15   3694] addCustomLine AAA 27.900 154.900 49.500 154.900
[03/07 13:16:15   3694] addCustomLine AAA 49.500 133.300 49.500 154.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_34_, Center Move (89.500,10.900)->(91.700,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 78.700 0.100 78.700 21.700
[03/07 13:16:15   3694] addCustomLine AAA 78.700 0.100 100.300 0.100
[03/07 13:16:15   3694] addCustomLine AAA 78.700 21.700 100.300 21.700
[03/07 13:16:15   3694] addCustomLine AAA 100.300 0.100 100.300 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_31_, Center Move (205.500,43.300)->(194.700,46.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 194.700 32.500 194.700 54.100
[03/07 13:16:15   3694] addCustomLine AAA 194.700 32.500 216.300 32.500
[03/07 13:16:15   3694] addCustomLine AAA 194.700 54.100 216.300 54.100
[03/07 13:16:15   3694] addCustomLine AAA 216.300 32.500 216.300 54.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_22_, Center Move (61.100,12.700)->(63.300,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 50.300 1.900 50.300 23.500
[03/07 13:16:15   3694] addCustomLine AAA 50.300 1.900 71.900 1.900
[03/07 13:16:15   3694] addCustomLine AAA 50.300 23.500 71.900 23.500
[03/07 13:16:15   3694] addCustomLine AAA 71.900 1.900 71.900 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_13_, Center Move (56.300,10.900)->(60.500,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 45.500 0.100 45.500 21.700
[03/07 13:16:15   3694] addCustomLine AAA 45.500 0.100 67.100 0.100
[03/07 13:16:15   3694] addCustomLine AAA 45.500 21.700 67.100 21.700
[03/07 13:16:15   3694] addCustomLine AAA 67.100 0.100 67.100 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_8_, Center Move (73.700,12.700)->(75.900,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 62.900 1.900 62.900 23.500
[03/07 13:16:15   3694] addCustomLine AAA 62.900 1.900 84.500 1.900
[03/07 13:16:15   3694] addCustomLine AAA 62.900 23.500 84.500 23.500
[03/07 13:16:15   3694] addCustomLine AAA 84.500 1.900 84.500 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_6_, Center Move (50.100,10.900)->(51.500,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 39.300 0.100 39.300 21.700
[03/07 13:16:15   3694] addCustomLine AAA 39.300 0.100 60.900 0.100
[03/07 13:16:15   3694] addCustomLine AAA 39.300 21.700 60.900 21.700
[03/07 13:16:15   3694] addCustomLine AAA 60.900 0.100 60.900 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_4_, Center Move (203.900,12.700)->(193.100,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 193.100 1.900 193.100 23.500
[03/07 13:16:15   3694] addCustomLine AAA 193.100 1.900 214.700 1.900
[03/07 13:16:15   3694] addCustomLine AAA 193.100 23.500 214.700 23.500
[03/07 13:16:15   3694] addCustomLine AAA 214.700 1.900 214.700 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_49_, Center Move (100.400,14.500)->(99.800,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 89.600 3.700 89.600 25.300
[03/07 13:16:15   3694] addCustomLine AAA 89.600 3.700 111.200 3.700
[03/07 13:16:15   3694] addCustomLine AAA 89.600 25.300 111.200 25.300
[03/07 13:16:15   3694] addCustomLine AAA 111.200 3.700 111.200 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_38_, Center Move (113.000,14.500)->(105.200,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 102.200 3.700 102.200 25.300
[03/07 13:16:15   3694] addCustomLine AAA 102.200 3.700 123.800 3.700
[03/07 13:16:15   3694] addCustomLine AAA 102.200 25.300 123.800 25.300
[03/07 13:16:15   3694] addCustomLine AAA 123.800 3.700 123.800 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_26_, Center Move (180.000,10.900)->(172.600,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 169.200 0.100 169.200 21.700
[03/07 13:16:15   3694] addCustomLine AAA 169.200 0.100 190.800 0.100
[03/07 13:16:15   3694] addCustomLine AAA 169.200 21.700 190.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 190.800 0.100 190.800 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_22_, Center Move (67.000,10.900)->(66.400,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 56.200 0.100 56.200 21.700
[03/07 13:16:15   3694] addCustomLine AAA 56.200 0.100 77.800 0.100
[03/07 13:16:15   3694] addCustomLine AAA 56.200 21.700 77.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 77.800 0.100 77.800 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_8_, Center Move (77.800,10.900)->(76.600,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 67.000 0.100 67.000 21.700
[03/07 13:16:15   3694] addCustomLine AAA 67.000 0.100 88.600 0.100
[03/07 13:16:15   3694] addCustomLine AAA 67.000 21.700 88.600 21.700
[03/07 13:16:15   3694] addCustomLine AAA 88.600 0.100 88.600 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_5_, Center Move (37.400,10.900)->(44.000,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 26.600 0.100 26.600 21.700
[03/07 13:16:15   3694] addCustomLine AAA 26.600 0.100 48.200 0.100
[03/07 13:16:15   3694] addCustomLine AAA 26.600 21.700 48.200 21.700
[03/07 13:16:15   3694] addCustomLine AAA 48.200 0.100 48.200 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_4_, Center Move (197.600,10.900)->(187.200,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 186.800 0.100 186.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 186.800 0.100 208.400 0.100
[03/07 13:16:15   3694] addCustomLine AAA 186.800 21.700 208.400 21.700
[03/07 13:16:15   3694] addCustomLine AAA 208.400 0.100 208.400 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_26_, Center Move (181.700,14.500)->(177.900,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 170.900 3.700 170.900 25.300
[03/07 13:16:15   3694] addCustomLine AAA 170.900 3.700 192.500 3.700
[03/07 13:16:15   3694] addCustomLine AAA 170.900 25.300 192.500 25.300
[03/07 13:16:15   3694] addCustomLine AAA 192.500 3.700 192.500 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_21_, Center Move (27.900,68.500)->(38.700,70.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 17.100 57.700 17.100 79.300
[03/07 13:16:15   3694] addCustomLine AAA 17.100 57.700 38.700 57.700
[03/07 13:16:15   3694] addCustomLine AAA 17.100 79.300 38.700 79.300
[03/07 13:16:15   3694] addCustomLine AAA 38.700 57.700 38.700 79.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_20_, Center Move (27.300,19.900)->(38.100,30.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 16.500 9.100 16.500 30.700
[03/07 13:16:15   3694] addCustomLine AAA 16.500 9.100 38.100 9.100
[03/07 13:16:15   3694] addCustomLine AAA 16.500 30.700 38.100 30.700
[03/07 13:16:15   3694] addCustomLine AAA 38.100 9.100 38.100 30.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_10_, Center Move (166.300,16.300)->(170.900,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 155.500 5.500 155.500 27.100
[03/07 13:16:15   3694] addCustomLine AAA 155.500 5.500 177.100 5.500
[03/07 13:16:15   3694] addCustomLine AAA 155.500 27.100 177.100 27.100
[03/07 13:16:15   3694] addCustomLine AAA 177.100 5.500 177.100 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_31_, Center Move (191.800,64.900)->(181.000,64.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 181.000 54.100 181.000 75.700
[03/07 13:16:15   3694] addCustomLine AAA 181.000 54.100 202.600 54.100
[03/07 13:16:15   3694] addCustomLine AAA 181.000 75.700 202.600 75.700
[03/07 13:16:15   3694] addCustomLine AAA 202.600 54.100 202.600 75.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_22_, Center Move (67.200,21.700)->(66.200,32.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 56.400 10.900 56.400 32.500
[03/07 13:16:15   3694] addCustomLine AAA 56.400 10.900 78.000 10.900
[03/07 13:16:15   3694] addCustomLine AAA 56.400 32.500 78.000 32.500
[03/07 13:16:15   3694] addCustomLine AAA 78.000 10.900 78.000 32.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_49_, Center Move (95.200,12.700)->(95.600,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 84.400 1.900 84.400 23.500
[03/07 13:16:15   3694] addCustomLine AAA 84.400 1.900 106.000 1.900
[03/07 13:16:15   3694] addCustomLine AAA 84.400 23.500 106.000 23.500
[03/07 13:16:15   3694] addCustomLine AAA 106.000 1.900 106.000 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_6_, Center Move (49.800,18.100)->(51.400,28.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 39.000 7.300 39.000 28.900
[03/07 13:16:15   3694] addCustomLine AAA 39.000 7.300 60.600 7.300
[03/07 13:16:15   3694] addCustomLine AAA 39.000 28.900 60.600 28.900
[03/07 13:16:15   3694] addCustomLine AAA 60.600 7.300 60.600 28.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_5_, Center Move (26.200,14.500)->(37.000,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 15.400 3.700 15.400 25.300
[03/07 13:16:15   3694] addCustomLine AAA 15.400 3.700 37.000 3.700
[03/07 13:16:15   3694] addCustomLine AAA 15.400 25.300 37.000 25.300
[03/07 13:16:15   3694] addCustomLine AAA 37.000 3.700 37.000 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_49_, Center Move (94.600,10.900)->(96.000,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 83.800 0.100 83.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 83.800 0.100 105.400 0.100
[03/07 13:16:15   3694] addCustomLine AAA 83.800 21.700 105.400 21.700
[03/07 13:16:15   3694] addCustomLine AAA 105.400 0.100 105.400 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_22_, Center Move (69.200,12.700)->(68.400,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 58.400 1.900 58.400 23.500
[03/07 13:16:15   3694] addCustomLine AAA 58.400 1.900 80.000 1.900
[03/07 13:16:15   3694] addCustomLine AAA 58.400 23.500 80.000 23.500
[03/07 13:16:15   3694] addCustomLine AAA 80.000 1.900 80.000 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_20_, Center Move (27.200,16.300)->(38.000,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 16.400 5.500 16.400 27.100
[03/07 13:16:15   3694] addCustomLine AAA 16.400 5.500 38.000 5.500
[03/07 13:16:15   3694] addCustomLine AAA 16.400 27.100 38.000 27.100
[03/07 13:16:15   3694] addCustomLine AAA 38.000 5.500 38.000 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_8_, Center Move (83.800,10.900)->(80.600,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 73.000 0.100 73.000 21.700
[03/07 13:16:15   3694] addCustomLine AAA 73.000 0.100 94.600 0.100
[03/07 13:16:15   3694] addCustomLine AAA 73.000 21.700 94.600 21.700
[03/07 13:16:15   3694] addCustomLine AAA 94.600 0.100 94.600 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_5_, Center Move (32.000,10.900)->(39.800,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 21.200 0.100 21.200 21.700
[03/07 13:16:15   3694] addCustomLine AAA 21.200 0.100 42.800 0.100
[03/07 13:16:15   3694] addCustomLine AAA 21.200 21.700 42.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 42.800 0.100 42.800 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_51_, Center Move (199.300,52.300)->(188.500,54.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 188.500 41.500 188.500 63.100
[03/07 13:16:15   3694] addCustomLine AAA 188.500 41.500 210.100 41.500
[03/07 13:16:15   3694] addCustomLine AAA 188.500 63.100 210.100 63.100
[03/07 13:16:15   3694] addCustomLine AAA 210.100 41.500 210.100 63.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_45_, Center Move (201.900,45.100)->(191.100,50.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 191.100 34.300 191.100 55.900
[03/07 13:16:15   3694] addCustomLine AAA 191.100 34.300 212.700 34.300
[03/07 13:16:15   3694] addCustomLine AAA 191.100 55.900 212.700 55.900
[03/07 13:16:15   3694] addCustomLine AAA 212.700 34.300 212.700 55.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_38_, Center Move (105.500,16.300)->(108.100,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 94.700 5.500 94.700 27.100
[03/07 13:16:15   3694] addCustomLine AAA 94.700 5.500 116.300 5.500
[03/07 13:16:15   3694] addCustomLine AAA 94.700 27.100 116.300 27.100
[03/07 13:16:15   3694] addCustomLine AAA 116.300 5.500 116.300 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_31_, Center Move (198.900,55.900)->(188.100,57.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 188.100 45.100 188.100 66.700
[03/07 13:16:15   3694] addCustomLine AAA 188.100 45.100 209.700 45.100
[03/07 13:16:15   3694] addCustomLine AAA 188.100 66.700 209.700 66.700
[03/07 13:16:15   3694] addCustomLine AAA 209.700 45.100 209.700 66.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_22_, Center Move (73.100,16.300)->(70.300,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 62.300 5.500 62.300 27.100
[03/07 13:16:15   3694] addCustomLine AAA 62.300 5.500 83.900 5.500
[03/07 13:16:15   3694] addCustomLine AAA 62.300 27.100 83.900 27.100
[03/07 13:16:15   3694] addCustomLine AAA 83.900 5.500 83.900 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_20_, Center Move (41.500,18.100)->(46.900,28.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 30.700 7.300 30.700 28.900
[03/07 13:16:15   3694] addCustomLine AAA 30.700 7.300 52.300 7.300
[03/07 13:16:15   3694] addCustomLine AAA 30.700 28.900 52.300 28.900
[03/07 13:16:15   3694] addCustomLine AAA 52.300 7.300 52.300 28.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_13_, Center Move (62.100,16.300)->(62.900,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 51.300 5.500 51.300 27.100
[03/07 13:16:15   3694] addCustomLine AAA 51.300 5.500 72.900 5.500
[03/07 13:16:15   3694] addCustomLine AAA 51.300 27.100 72.900 27.100
[03/07 13:16:15   3694] addCustomLine AAA 72.900 5.500 72.900 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_8_, Center Move (78.300,16.300)->(74.100,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 67.500 5.500 67.500 27.100
[03/07 13:16:15   3694] addCustomLine AAA 67.500 5.500 89.100 5.500
[03/07 13:16:15   3694] addCustomLine AAA 67.500 27.100 89.100 27.100
[03/07 13:16:15   3694] addCustomLine AAA 89.100 5.500 89.100 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory8_reg_4_, Center Move (200.300,25.300)->(189.500,28.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 189.500 14.500 189.500 36.100
[03/07 13:16:15   3694] addCustomLine AAA 189.500 14.500 211.100 14.500
[03/07 13:16:15   3694] addCustomLine AAA 189.500 36.100 211.100 36.100
[03/07 13:16:15   3694] addCustomLine AAA 211.100 14.500 211.100 36.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_61_, Center Move (192.900,68.500)->(182.100,63.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 182.100 57.700 182.100 79.300
[03/07 13:16:15   3694] addCustomLine AAA 182.100 57.700 203.700 57.700
[03/07 13:16:15   3694] addCustomLine AAA 182.100 79.300 203.700 79.300
[03/07 13:16:15   3694] addCustomLine AAA 203.700 57.700 203.700 79.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_51_, Center Move (198.100,45.100)->(187.300,48.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 187.300 34.300 187.300 55.900
[03/07 13:16:15   3694] addCustomLine AAA 187.300 34.300 208.900 34.300
[03/07 13:16:15   3694] addCustomLine AAA 187.300 55.900 208.900 55.900
[03/07 13:16:15   3694] addCustomLine AAA 208.900 34.300 208.900 55.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory9_reg_50_, Center Move (204.100,30.700)->(193.300,32.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 193.300 19.900 193.300 41.500
[03/07 13:16:15   3694] addCustomLine AAA 193.300 19.900 214.900 19.900
[03/07 13:16:15   3694] addCustomLine AAA 193.300 41.500 214.900 41.500
[03/07 13:16:15   3694] addCustomLine AAA 214.900 19.900 214.900 41.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory9_reg_45_, Center Move (207.300,46.900)->(196.500,50.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 196.500 36.100 196.500 57.700
[03/07 13:16:15   3694] addCustomLine AAA 196.500 36.100 218.100 36.100
[03/07 13:16:15   3694] addCustomLine AAA 196.500 57.700 218.100 57.700
[03/07 13:16:15   3694] addCustomLine AAA 218.100 36.100 218.100 57.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory9_reg_30_, Center Move (204.100,34.300)->(193.300,34.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 193.300 23.500 193.300 45.100
[03/07 13:16:15   3694] addCustomLine AAA 193.300 23.500 214.900 23.500
[03/07 13:16:15   3694] addCustomLine AAA 193.300 45.100 214.900 45.100
[03/07 13:16:15   3694] addCustomLine AAA 214.900 23.500 214.900 45.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/qmem_instance/memory9_reg_4_, Center Move (204.500,25.300)->(193.700,30.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 193.700 14.500 193.700 36.100
[03/07 13:16:15   3694] addCustomLine AAA 193.700 14.500 215.300 14.500
[03/07 13:16:15   3694] addCustomLine AAA 193.700 36.100 215.300 36.100
[03/07 13:16:15   3694] addCustomLine AAA 215.300 14.500 215.300 36.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory12_reg_15_, Center Move (17.600,91.900)->(28.400,99.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 6.800 81.100 6.800 102.700
[03/07 13:16:15   3694] addCustomLine AAA 6.800 81.100 28.400 81.100
[03/07 13:16:15   3694] addCustomLine AAA 6.800 102.700 28.400 102.700
[03/07 13:16:15   3694] addCustomLine AAA 28.400 81.100 28.400 102.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory10_reg_15_, Center Move (16.400,90.100)->(27.200,97.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 5.600 79.300 5.600 100.900
[03/07 13:16:15   3694] addCustomLine AAA 5.600 79.300 27.200 79.300
[03/07 13:16:15   3694] addCustomLine AAA 5.600 100.900 27.200 100.900
[03/07 13:16:15   3694] addCustomLine AAA 27.200 79.300 27.200 100.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory14_reg_63_, Center Move (14.500,239.500)->(25.300,234.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.700 228.700 3.700 250.300
[03/07 13:16:15   3694] addCustomLine AAA 3.700 228.700 25.300 228.700
[03/07 13:16:15   3694] addCustomLine AAA 3.700 250.300 25.300 250.300
[03/07 13:16:15   3694] addCustomLine AAA 25.300 228.700 25.300 250.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory14_reg_38_, Center Move (153.700,151.300)->(153.100,140.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 142.900 140.500 142.900 162.100
[03/07 13:16:15   3694] addCustomLine AAA 142.900 140.500 164.500 140.500
[03/07 13:16:15   3694] addCustomLine AAA 142.900 162.100 164.500 162.100
[03/07 13:16:15   3694] addCustomLine AAA 164.500 140.500 164.500 162.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory14_reg_20_, Center Move (11.900,111.700)->(22.700,111.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.100 100.900 1.100 122.500
[03/07 13:16:15   3694] addCustomLine AAA 1.100 100.900 22.700 100.900
[03/07 13:16:15   3694] addCustomLine AAA 1.100 122.500 22.700 122.500
[03/07 13:16:15   3694] addCustomLine AAA 22.700 100.900 22.700 122.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory14_reg_5_, Center Move (12.500,133.300)->(23.300,129.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.700 122.500 1.700 144.100
[03/07 13:16:15   3694] addCustomLine AAA 1.700 122.500 23.300 122.500
[03/07 13:16:15   3694] addCustomLine AAA 1.700 144.100 23.300 144.100
[03/07 13:16:15   3694] addCustomLine AAA 23.300 122.500 23.300 144.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory14_reg_0_, Center Move (12.300,100.900)->(23.100,102.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.500 90.100 1.500 111.700
[03/07 13:16:15   3694] addCustomLine AAA 1.500 90.100 23.100 90.100
[03/07 13:16:15   3694] addCustomLine AAA 1.500 111.700 23.100 111.700
[03/07 13:16:15   3694] addCustomLine AAA 23.100 90.100 23.100 111.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_20_, Center Move (13.200,115.300)->(24.000,113.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 2.400 104.500 2.400 126.100
[03/07 13:16:15   3694] addCustomLine AAA 2.400 104.500 24.000 104.500
[03/07 13:16:15   3694] addCustomLine AAA 2.400 126.100 24.000 126.100
[03/07 13:16:15   3694] addCustomLine AAA 24.000 104.500 24.000 126.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_51_, Center Move (190.300,90.100)->(179.500,91.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 179.500 79.300 179.500 100.900
[03/07 13:16:15   3694] addCustomLine AAA 179.500 79.300 201.100 79.300
[03/07 13:16:15   3694] addCustomLine AAA 179.500 100.900 201.100 100.900
[03/07 13:16:15   3694] addCustomLine AAA 201.100 79.300 201.100 100.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_6_, Center Move (49.300,108.100)->(52.700,118.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 38.500 97.300 38.500 118.900
[03/07 13:16:15   3694] addCustomLine AAA 38.500 97.300 60.100 97.300
[03/07 13:16:15   3694] addCustomLine AAA 38.500 118.900 60.100 118.900
[03/07 13:16:15   3694] addCustomLine AAA 60.100 97.300 60.100 118.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_29_, Center Move (141.200,253.900)->(135.200,243.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 130.400 243.100 130.400 264.700
[03/07 13:16:15   3694] addCustomLine AAA 130.400 243.100 152.000 243.100
[03/07 13:16:15   3694] addCustomLine AAA 130.400 264.700 152.000 264.700
[03/07 13:16:15   3694] addCustomLine AAA 152.000 243.100 152.000 264.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_62_, Center Move (14.300,88.300)->(25.100,90.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.500 77.500 3.500 99.100
[03/07 13:16:15   3694] addCustomLine AAA 3.500 77.500 25.100 77.500
[03/07 13:16:15   3694] addCustomLine AAA 3.500 99.100 25.100 99.100
[03/07 13:16:15   3694] addCustomLine AAA 25.100 77.500 25.100 99.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_48_, Center Move (94.100,75.700)->(104.900,81.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 83.300 64.900 83.300 86.500
[03/07 13:16:15   3694] addCustomLine AAA 83.300 64.900 104.900 64.900
[03/07 13:16:15   3694] addCustomLine AAA 83.300 86.500 104.900 86.500
[03/07 13:16:15   3694] addCustomLine AAA 104.900 64.900 104.900 86.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_40_, Center Move (123.700,68.500)->(122.500,79.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 112.900 57.700 112.900 79.300
[03/07 13:16:15   3694] addCustomLine AAA 112.900 57.700 134.500 57.700
[03/07 13:16:15   3694] addCustomLine AAA 112.900 79.300 134.500 79.300
[03/07 13:16:15   3694] addCustomLine AAA 134.500 57.700 134.500 79.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_15_, Center Move (15.300,77.500)->(26.100,86.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 4.500 66.700 4.500 88.300
[03/07 13:16:15   3694] addCustomLine AAA 4.500 66.700 26.100 66.700
[03/07 13:16:15   3694] addCustomLine AAA 4.500 88.300 26.100 88.300
[03/07 13:16:15   3694] addCustomLine AAA 26.100 66.700 26.100 88.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_13_, Center Move (58.100,73.900)->(61.100,84.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 47.300 63.100 47.300 84.700
[03/07 13:16:15   3694] addCustomLine AAA 47.300 63.100 68.900 63.100
[03/07 13:16:15   3694] addCustomLine AAA 47.300 84.700 68.900 84.700
[03/07 13:16:15   3694] addCustomLine AAA 68.900 63.100 68.900 84.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_0_, Center Move (14.700,84.700)->(25.500,88.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 3.900 73.900 3.900 95.500
[03/07 13:16:15   3694] addCustomLine AAA 3.900 73.900 25.500 73.900
[03/07 13:16:15   3694] addCustomLine AAA 3.900 95.500 25.500 95.500
[03/07 13:16:15   3694] addCustomLine AAA 25.500 73.900 25.500 95.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_39_, Center Move (113.400,201.700)->(102.600,208.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 102.600 190.900 102.600 212.500
[03/07 13:16:15   3694] addCustomLine AAA 102.600 190.900 124.200 190.900
[03/07 13:16:15   3694] addCustomLine AAA 102.600 212.500 124.200 212.500
[03/07 13:16:15   3694] addCustomLine AAA 124.200 190.900 124.200 212.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_23_, Center Move (21.600,255.700)->(29.600,244.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 10.800 244.900 10.800 266.500
[03/07 13:16:15   3694] addCustomLine AAA 10.800 244.900 32.400 244.900
[03/07 13:16:15   3694] addCustomLine AAA 10.800 266.500 32.400 266.500
[03/07 13:16:15   3694] addCustomLine AAA 32.400 244.900 32.400 266.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_15_, Center Move (25.400,73.900)->(32.800,84.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 14.600 63.100 14.600 84.700
[03/07 13:16:15   3694] addCustomLine AAA 14.600 63.100 36.200 63.100
[03/07 13:16:15   3694] addCustomLine AAA 14.600 84.700 36.200 84.700
[03/07 13:16:15   3694] addCustomLine AAA 36.200 63.100 36.200 84.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_23_, Center Move (17.800,253.900)->(28.600,246.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 7.000 243.100 7.000 264.700
[03/07 13:16:15   3694] addCustomLine AAA 7.000 243.100 28.600 243.100
[03/07 13:16:15   3694] addCustomLine AAA 7.000 264.700 28.600 264.700
[03/07 13:16:15   3694] addCustomLine AAA 28.600 243.100 28.600 264.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_15_, Center Move (17.600,75.700)->(28.400,84.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 6.800 64.900 6.800 86.500
[03/07 13:16:15   3694] addCustomLine AAA 6.800 64.900 28.400 64.900
[03/07 13:16:15   3694] addCustomLine AAA 6.800 86.500 28.400 86.500
[03/07 13:16:15   3694] addCustomLine AAA 28.400 64.900 28.400 86.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_51_, Center Move (188.100,81.100)->(182.700,91.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 177.300 70.300 177.300 91.900
[03/07 13:16:15   3694] addCustomLine AAA 177.300 70.300 198.900 70.300
[03/07 13:16:15   3694] addCustomLine AAA 177.300 91.900 198.900 91.900
[03/07 13:16:15   3694] addCustomLine AAA 198.900 70.300 198.900 91.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_126_, Center Move (391.800,540.100)->(384.800,529.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 381.000 529.300 381.000 550.900
[03/07 13:16:15   3694] addCustomLine AAA 381.000 529.300 402.600 529.300
[03/07 13:16:15   3694] addCustomLine AAA 381.000 550.900 402.600 550.900
[03/07 13:16:15   3694] addCustomLine AAA 402.600 529.300 402.600 550.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_119_, Center Move (442.200,126.100)->(444.400,115.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 431.400 115.300 431.400 136.900
[03/07 13:16:15   3694] addCustomLine AAA 431.400 115.300 453.000 115.300
[03/07 13:16:15   3694] addCustomLine AAA 431.400 136.900 453.000 136.900
[03/07 13:16:15   3694] addCustomLine AAA 453.000 115.300 453.000 136.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_100_, Center Move (493.000,243.100)->(496.600,253.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 482.200 232.300 482.200 253.900
[03/07 13:16:15   3694] addCustomLine AAA 482.200 232.300 503.800 232.300
[03/07 13:16:15   3694] addCustomLine AAA 482.200 253.900 503.800 253.900
[03/07 13:16:15   3694] addCustomLine AAA 503.800 232.300 503.800 253.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_58_, Center Move (355.400,540.100)->(361.400,529.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 344.600 529.300 344.600 550.900
[03/07 13:16:15   3694] addCustomLine AAA 344.600 529.300 366.200 529.300
[03/07 13:16:15   3694] addCustomLine AAA 344.600 550.900 366.200 550.900
[03/07 13:16:15   3694] addCustomLine AAA 366.200 529.300 366.200 550.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_54_, Center Move (367.000,540.100)->(366.000,529.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 356.200 529.300 356.200 550.900
[03/07 13:16:15   3694] addCustomLine AAA 356.200 529.300 377.800 529.300
[03/07 13:16:15   3694] addCustomLine AAA 356.200 550.900 377.800 550.900
[03/07 13:16:15   3694] addCustomLine AAA 377.800 529.300 377.800 550.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_36_, Center Move (341.000,244.900)->(351.800,243.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 330.200 234.100 330.200 255.700
[03/07 13:16:15   3694] addCustomLine AAA 330.200 234.100 351.800 234.100
[03/07 13:16:15   3694] addCustomLine AAA 330.200 255.700 351.800 255.700
[03/07 13:16:15   3694] addCustomLine AAA 351.800 234.100 351.800 255.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_31_, Center Move (375.000,156.700)->(385.800,165.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 364.200 145.900 364.200 167.500
[03/07 13:16:15   3694] addCustomLine AAA 364.200 145.900 385.800 145.900
[03/07 13:16:15   3694] addCustomLine AAA 364.200 167.500 385.800 167.500
[03/07 13:16:15   3694] addCustomLine AAA 385.800 145.900 385.800 167.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_28_, Center Move (341.200,241.300)->(352.000,239.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 330.400 230.500 330.400 252.100
[03/07 13:16:15   3694] addCustomLine AAA 330.400 230.500 352.000 230.500
[03/07 13:16:15   3694] addCustomLine AAA 330.400 252.100 352.000 252.100
[03/07 13:16:15   3694] addCustomLine AAA 352.000 230.500 352.000 252.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_27_, Center Move (374.200,154.900)->(385.000,162.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 363.400 144.100 363.400 165.700
[03/07 13:16:15   3694] addCustomLine AAA 363.400 144.100 385.000 144.100
[03/07 13:16:15   3694] addCustomLine AAA 363.400 165.700 385.000 165.700
[03/07 13:16:15   3694] addCustomLine AAA 385.000 144.100 385.000 165.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_20_, Center Move (398.200,138.700)->(405.200,149.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 387.400 127.900 387.400 149.500
[03/07 13:16:15   3694] addCustomLine AAA 387.400 127.900 409.000 127.900
[03/07 13:16:15   3694] addCustomLine AAA 387.400 149.500 409.000 149.500
[03/07 13:16:15   3694] addCustomLine AAA 409.000 127.900 409.000 149.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_18_, Center Move (466.400,43.300)->(458.000,54.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 455.600 32.500 455.600 54.100
[03/07 13:16:15   3694] addCustomLine AAA 455.600 32.500 477.200 32.500
[03/07 13:16:15   3694] addCustomLine AAA 455.600 54.100 477.200 54.100
[03/07 13:16:15   3694] addCustomLine AAA 477.200 32.500 477.200 54.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_16_, Center Move (457.200,45.100)->(454.400,55.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 446.400 34.300 446.400 55.900
[03/07 13:16:15   3694] addCustomLine AAA 446.400 34.300 468.000 34.300
[03/07 13:16:15   3694] addCustomLine AAA 446.400 55.900 468.000 55.900
[03/07 13:16:15   3694] addCustomLine AAA 468.000 34.300 468.000 55.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_6_, Center Move (466.400,50.500)->(457.600,61.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 455.600 39.700 455.600 61.300
[03/07 13:16:15   3694] addCustomLine AAA 455.600 39.700 477.200 39.700
[03/07 13:16:15   3694] addCustomLine AAA 455.600 61.300 477.200 61.300
[03/07 13:16:15   3694] addCustomLine AAA 477.200 39.700 477.200 61.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_4_, Center Move (343.200,230.500)->(354.000,230.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 332.400 219.700 332.400 241.300
[03/07 13:16:15   3694] addCustomLine AAA 332.400 219.700 354.000 219.700
[03/07 13:16:15   3694] addCustomLine AAA 332.400 241.300 354.000 241.300
[03/07 13:16:15   3694] addCustomLine AAA 354.000 219.700 354.000 241.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_3_, Center Move (408.600,54.100)->(413.800,64.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 397.800 43.300 397.800 64.900
[03/07 13:16:15   3694] addCustomLine AAA 397.800 43.300 419.400 43.300
[03/07 13:16:15   3694] addCustomLine AAA 397.800 64.900 419.400 64.900
[03/07 13:16:15   3694] addCustomLine AAA 419.400 43.300 419.400 64.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory12_reg_2_, Center Move (396.600,135.100)->(407.400,124.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 385.800 124.300 385.800 145.900
[03/07 13:16:15   3694] addCustomLine AAA 385.800 124.300 407.400 124.300
[03/07 13:16:15   3694] addCustomLine AAA 385.800 145.900 407.400 145.900
[03/07 13:16:15   3694] addCustomLine AAA 407.400 124.300 407.400 145.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_118_, Center Move (500.600,158.500)->(498.200,169.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 489.800 147.700 489.800 169.300
[03/07 13:16:15   3694] addCustomLine AAA 489.800 147.700 511.400 147.700
[03/07 13:16:15   3694] addCustomLine AAA 489.800 169.300 511.400 169.300
[03/07 13:16:15   3694] addCustomLine AAA 511.400 147.700 511.400 169.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_112_, Center Move (494.200,156.700)->(497.400,167.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 483.400 145.900 483.400 167.500
[03/07 13:16:15   3694] addCustomLine AAA 483.400 145.900 505.000 145.900
[03/07 13:16:15   3694] addCustomLine AAA 483.400 167.500 505.000 167.500
[03/07 13:16:15   3694] addCustomLine AAA 505.000 145.900 505.000 167.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_99_, Center Move (491.800,536.500)->(490.400,525.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 481.000 525.700 481.000 547.300
[03/07 13:16:15   3694] addCustomLine AAA 481.000 525.700 502.600 525.700
[03/07 13:16:15   3694] addCustomLine AAA 481.000 547.300 502.600 547.300
[03/07 13:16:15   3694] addCustomLine AAA 502.600 525.700 502.600 547.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_96_, Center Move (480.800,536.500)->(476.000,525.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 470.000 525.700 470.000 547.300
[03/07 13:16:15   3694] addCustomLine AAA 470.000 525.700 491.600 525.700
[03/07 13:16:15   3694] addCustomLine AAA 470.000 547.300 491.600 547.300
[03/07 13:16:15   3694] addCustomLine AAA 491.600 525.700 491.600 547.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_95_, Center Move (456.200,538.300)->(460.600,527.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 445.400 527.500 445.400 549.100
[03/07 13:16:15   3694] addCustomLine AAA 445.400 527.500 467.000 527.500
[03/07 13:16:15   3694] addCustomLine AAA 445.400 549.100 467.000 549.100
[03/07 13:16:15   3694] addCustomLine AAA 467.000 527.500 467.000 549.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_75_, Center Move (439.000,414.100)->(428.200,419.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 428.200 403.300 428.200 424.900
[03/07 13:16:15   3694] addCustomLine AAA 428.200 403.300 449.800 403.300
[03/07 13:16:15   3694] addCustomLine AAA 428.200 424.900 449.800 424.900
[03/07 13:16:15   3694] addCustomLine AAA 449.800 403.300 449.800 424.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_71_, Center Move (437.600,405.100)->(426.800,414.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 426.800 394.300 426.800 415.900
[03/07 13:16:15   3694] addCustomLine AAA 426.800 394.300 448.400 394.300
[03/07 13:16:15   3694] addCustomLine AAA 426.800 415.900 448.400 415.900
[03/07 13:16:15   3694] addCustomLine AAA 448.400 394.300 448.400 415.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_67_, Center Move (456.400,532.900)->(459.800,522.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 445.600 522.100 445.600 543.700
[03/07 13:16:15   3694] addCustomLine AAA 445.600 522.100 467.200 522.100
[03/07 13:16:15   3694] addCustomLine AAA 445.600 543.700 467.200 543.700
[03/07 13:16:15   3694] addCustomLine AAA 467.200 522.100 467.200 543.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_38_, Center Move (434.200,117.100)->(445.000,106.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 423.400 106.300 423.400 127.900
[03/07 13:16:15   3694] addCustomLine AAA 423.400 106.300 445.000 106.300
[03/07 13:16:15   3694] addCustomLine AAA 423.400 127.900 445.000 127.900
[03/07 13:16:15   3694] addCustomLine AAA 445.000 106.300 445.000 127.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_27_, Center Move (384.200,147.700)->(394.800,158.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 373.400 136.900 373.400 158.500
[03/07 13:16:15   3694] addCustomLine AAA 373.400 136.900 395.000 136.900
[03/07 13:16:15   3694] addCustomLine AAA 373.400 158.500 395.000 158.500
[03/07 13:16:15   3694] addCustomLine AAA 395.000 136.900 395.000 158.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_26_, Center Move (385.800,154.900)->(393.000,165.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 375.000 144.100 375.000 165.700
[03/07 13:16:15   3694] addCustomLine AAA 375.000 144.100 396.600 144.100
[03/07 13:16:15   3694] addCustomLine AAA 375.000 165.700 396.600 165.700
[03/07 13:16:15   3694] addCustomLine AAA 396.600 144.100 396.600 165.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_20_, Center Move (404.600,138.700)->(409.400,149.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 393.800 127.900 393.800 149.500
[03/07 13:16:15   3694] addCustomLine AAA 393.800 127.900 415.400 127.900
[03/07 13:16:15   3694] addCustomLine AAA 393.800 149.500 415.400 149.500
[03/07 13:16:15   3694] addCustomLine AAA 415.400 127.900 415.400 149.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_18_, Center Move (443.000,45.100)->(444.400,55.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 432.200 34.300 432.200 55.900
[03/07 13:16:15   3694] addCustomLine AAA 432.200 34.300 453.800 34.300
[03/07 13:16:15   3694] addCustomLine AAA 432.200 55.900 453.800 55.900
[03/07 13:16:15   3694] addCustomLine AAA 453.800 34.300 453.800 55.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_16_, Center Move (444.600,54.100)->(444.200,64.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 433.800 43.300 433.800 64.900
[03/07 13:16:15   3694] addCustomLine AAA 433.800 43.300 455.400 43.300
[03/07 13:16:15   3694] addCustomLine AAA 433.800 64.900 455.400 64.900
[03/07 13:16:15   3694] addCustomLine AAA 455.400 43.300 455.400 64.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_15_, Center Move (427.400,50.500)->(422.600,61.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 416.600 39.700 416.600 61.300
[03/07 13:16:15   3694] addCustomLine AAA 416.600 39.700 438.200 39.700
[03/07 13:16:15   3694] addCustomLine AAA 416.600 61.300 438.200 61.300
[03/07 13:16:15   3694] addCustomLine AAA 438.200 39.700 438.200 61.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_12_, Center Move (431.200,52.300)->(426.600,63.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 420.400 41.500 420.400 63.100
[03/07 13:16:15   3694] addCustomLine AAA 420.400 41.500 442.000 41.500
[03/07 13:16:15   3694] addCustomLine AAA 420.400 63.100 442.000 63.100
[03/07 13:16:15   3694] addCustomLine AAA 442.000 41.500 442.000 63.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_11_, Center Move (430.800,45.100)->(422.000,55.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 420.000 34.300 420.000 55.900
[03/07 13:16:15   3694] addCustomLine AAA 420.000 34.300 441.600 34.300
[03/07 13:16:15   3694] addCustomLine AAA 420.000 55.900 441.600 55.900
[03/07 13:16:15   3694] addCustomLine AAA 441.600 34.300 441.600 55.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_5_, Center Move (511.400,198.100)->(507.600,208.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 500.600 187.300 500.600 208.900
[03/07 13:16:15   3694] addCustomLine AAA 500.600 187.300 522.200 187.300
[03/07 13:16:15   3694] addCustomLine AAA 500.600 208.900 522.200 208.900
[03/07 13:16:15   3694] addCustomLine AAA 522.200 187.300 522.200 208.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_3_, Center Move (398.600,52.300)->(409.400,63.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 387.800 41.500 387.800 63.100
[03/07 13:16:15   3694] addCustomLine AAA 387.800 41.500 409.400 41.500
[03/07 13:16:15   3694] addCustomLine AAA 387.800 63.100 409.400 63.100
[03/07 13:16:15   3694] addCustomLine AAA 409.400 41.500 409.400 63.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory10_reg_0_, Center Move (496.000,84.700)->(497.800,95.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 485.200 73.900 485.200 95.500
[03/07 13:16:15   3694] addCustomLine AAA 485.200 73.900 506.800 73.900
[03/07 13:16:15   3694] addCustomLine AAA 485.200 95.500 506.800 95.500
[03/07 13:16:15   3694] addCustomLine AAA 506.800 73.900 506.800 95.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_118_, Center Move (502.000,160.300)->(500.200,171.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 491.200 149.500 491.200 171.100
[03/07 13:16:15   3694] addCustomLine AAA 491.200 149.500 512.800 149.500
[03/07 13:16:15   3694] addCustomLine AAA 491.200 171.100 512.800 171.100
[03/07 13:16:15   3694] addCustomLine AAA 512.800 149.500 512.800 171.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_112_, Center Move (503.000,156.700)->(501.400,167.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 492.200 145.900 492.200 167.500
[03/07 13:16:15   3694] addCustomLine AAA 492.200 145.900 513.800 145.900
[03/07 13:16:15   3694] addCustomLine AAA 492.200 167.500 513.800 167.500
[03/07 13:16:15   3694] addCustomLine AAA 513.800 145.900 513.800 167.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_109_, Center Move (497.400,91.900)->(497.400,102.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 486.600 81.100 486.600 102.700
[03/07 13:16:15   3694] addCustomLine AAA 486.600 81.100 508.200 81.100
[03/07 13:16:15   3694] addCustomLine AAA 486.600 102.700 508.200 102.700
[03/07 13:16:15   3694] addCustomLine AAA 508.200 81.100 508.200 102.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_108_, Center Move (502.400,145.900)->(500.800,156.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 491.600 135.100 491.600 156.700
[03/07 13:16:15   3694] addCustomLine AAA 491.600 135.100 513.200 135.100
[03/07 13:16:15   3694] addCustomLine AAA 491.600 156.700 513.200 156.700
[03/07 13:16:15   3694] addCustomLine AAA 513.200 135.100 513.200 156.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_105_, Center Move (498.600,257.500)->(500.400,268.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 487.800 246.700 487.800 268.300
[03/07 13:16:15   3694] addCustomLine AAA 487.800 246.700 509.400 246.700
[03/07 13:16:15   3694] addCustomLine AAA 487.800 268.300 509.400 268.300
[03/07 13:16:15   3694] addCustomLine AAA 509.400 246.700 509.400 268.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_99_, Center Move (492.200,538.300)->(490.000,527.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 481.400 527.500 481.400 549.100
[03/07 13:16:15   3694] addCustomLine AAA 481.400 527.500 503.000 527.500
[03/07 13:16:15   3694] addCustomLine AAA 481.400 549.100 503.000 549.100
[03/07 13:16:15   3694] addCustomLine AAA 503.000 527.500 503.000 549.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_96_, Center Move (481.000,538.300)->(476.000,527.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 470.200 527.500 470.200 549.100
[03/07 13:16:15   3694] addCustomLine AAA 470.200 527.500 491.800 527.500
[03/07 13:16:15   3694] addCustomLine AAA 470.200 549.100 491.800 549.100
[03/07 13:16:15   3694] addCustomLine AAA 491.800 527.500 491.800 549.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_58_, Center Move (354.600,538.300)->(358.400,527.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 343.800 527.500 343.800 549.100
[03/07 13:16:15   3694] addCustomLine AAA 343.800 527.500 365.400 527.500
[03/07 13:16:15   3694] addCustomLine AAA 343.800 549.100 365.400 549.100
[03/07 13:16:15   3694] addCustomLine AAA 365.400 527.500 365.400 549.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_38_, Center Move (434.200,111.700)->(445.000,102.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 423.400 100.900 423.400 122.500
[03/07 13:16:15   3694] addCustomLine AAA 423.400 100.900 445.000 100.900
[03/07 13:16:15   3694] addCustomLine AAA 423.400 122.500 445.000 122.500
[03/07 13:16:15   3694] addCustomLine AAA 445.000 100.900 445.000 122.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_20_, Center Move (404.000,140.500)->(409.600,151.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 393.200 129.700 393.200 151.300
[03/07 13:16:15   3694] addCustomLine AAA 393.200 129.700 414.800 129.700
[03/07 13:16:15   3694] addCustomLine AAA 393.200 151.300 414.800 151.300
[03/07 13:16:15   3694] addCustomLine AAA 414.800 129.700 414.800 151.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_18_, Center Move (443.200,39.700)->(444.600,50.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 432.400 28.900 432.400 50.500
[03/07 13:16:15   3694] addCustomLine AAA 432.400 28.900 454.000 28.900
[03/07 13:16:15   3694] addCustomLine AAA 432.400 50.500 454.000 50.500
[03/07 13:16:15   3694] addCustomLine AAA 454.000 28.900 454.000 50.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_12_, Center Move (431.800,54.100)->(426.400,64.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 421.000 43.300 421.000 64.900
[03/07 13:16:15   3694] addCustomLine AAA 421.000 43.300 442.600 43.300
[03/07 13:16:15   3694] addCustomLine AAA 421.000 64.900 442.600 64.900
[03/07 13:16:15   3694] addCustomLine AAA 442.600 43.300 442.600 64.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_11_, Center Move (429.800,43.300)->(422.000,54.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 419.000 32.500 419.000 54.100
[03/07 13:16:15   3694] addCustomLine AAA 419.000 32.500 440.600 32.500
[03/07 13:16:15   3694] addCustomLine AAA 419.000 54.100 440.600 54.100
[03/07 13:16:15   3694] addCustomLine AAA 440.600 32.500 440.600 54.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_6_, Center Move (443.400,43.300)->(444.600,54.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 432.600 32.500 432.600 54.100
[03/07 13:16:15   3694] addCustomLine AAA 432.600 32.500 454.200 32.500
[03/07 13:16:15   3694] addCustomLine AAA 432.600 54.100 454.200 54.100
[03/07 13:16:15   3694] addCustomLine AAA 454.200 32.500 454.200 54.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_3_, Center Move (403.400,50.500)->(409.800,61.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 392.600 39.700 392.600 61.300
[03/07 13:16:15   3694] addCustomLine AAA 392.600 39.700 414.200 39.700
[03/07 13:16:15   3694] addCustomLine AAA 392.600 61.300 414.200 61.300
[03/07 13:16:15   3694] addCustomLine AAA 414.200 39.700 414.200 61.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_2_, Center Move (403.200,124.300)->(409.600,113.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 392.400 113.500 392.400 135.100
[03/07 13:16:15   3694] addCustomLine AAA 392.400 113.500 414.000 113.500
[03/07 13:16:15   3694] addCustomLine AAA 392.400 135.100 414.000 135.100
[03/07 13:16:15   3694] addCustomLine AAA 414.000 113.500 414.000 135.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory11_reg_0_, Center Move (497.200,88.300)->(498.200,99.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 486.400 77.500 486.400 99.100
[03/07 13:16:15   3694] addCustomLine AAA 486.400 77.500 508.000 77.500
[03/07 13:16:15   3694] addCustomLine AAA 486.400 99.100 508.000 99.100
[03/07 13:16:15   3694] addCustomLine AAA 508.000 77.500 508.000 99.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_148_, Center Move (497.600,329.500)->(497.600,340.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 486.800 318.700 486.800 340.300
[03/07 13:16:15   3694] addCustomLine AAA 486.800 318.700 508.400 318.700
[03/07 13:16:15   3694] addCustomLine AAA 486.800 340.300 508.400 340.300
[03/07 13:16:15   3694] addCustomLine AAA 508.400 318.700 508.400 340.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_119_, Center Move (442.000,127.900)->(443.800,117.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 431.200 117.100 431.200 138.700
[03/07 13:16:15   3694] addCustomLine AAA 431.200 117.100 452.800 117.100
[03/07 13:16:15   3694] addCustomLine AAA 431.200 138.700 452.800 138.700
[03/07 13:16:15   3694] addCustomLine AAA 452.800 117.100 452.800 138.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_71_, Center Move (433.200,396.100)->(424.200,406.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 422.400 385.300 422.400 406.900
[03/07 13:16:15   3694] addCustomLine AAA 422.400 385.300 444.000 385.300
[03/07 13:16:15   3694] addCustomLine AAA 422.400 406.900 444.000 406.900
[03/07 13:16:15   3694] addCustomLine AAA 444.000 385.300 444.000 406.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/psum_mem_instance/memory13_reg_27_, Center Move (376.600,149.500)->(387.400,160.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 365.800 138.700 365.800 160.300
[03/07 13:16:15   3694] addCustomLine AAA 365.800 138.700 387.400 138.700
[03/07 13:16:15   3694] addCustomLine AAA 365.800 160.300 387.400 160.300
[03/07 13:16:15   3694] addCustomLine AAA 387.400 138.700 387.400 160.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_, Center Move (122.900,523.900)->(116.700,513.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 112.100 513.100 112.100 534.700
[03/07 13:16:15   3694] addCustomLine AAA 112.100 513.100 133.700 513.100
[03/07 13:16:15   3694] addCustomLine AAA 112.100 534.700 133.700 534.700
[03/07 13:16:15   3694] addCustomLine AAA 133.700 513.100 133.700 534.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_, Center Move (107.100,448.300)->(102.300,437.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 96.300 437.500 96.300 459.100
[03/07 13:16:15   3694] addCustomLine AAA 96.300 437.500 117.900 437.500
[03/07 13:16:15   3694] addCustomLine AAA 96.300 459.100 117.900 459.100
[03/07 13:16:15   3694] addCustomLine AAA 117.900 437.500 117.900 459.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_, Center Move (126.300,462.700)->(121.900,473.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 115.500 451.900 115.500 473.500
[03/07 13:16:15   3694] addCustomLine AAA 115.500 451.900 137.100 451.900
[03/07 13:16:15   3694] addCustomLine AAA 115.500 473.500 137.100 473.500
[03/07 13:16:15   3694] addCustomLine AAA 137.100 451.900 137.100 473.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_, Center Move (125.100,516.700)->(114.300,505.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 114.300 505.900 114.300 527.500
[03/07 13:16:15   3694] addCustomLine AAA 114.300 505.900 135.900 505.900
[03/07 13:16:15   3694] addCustomLine AAA 114.300 527.500 135.900 527.500
[03/07 13:16:15   3694] addCustomLine AAA 135.900 505.900 135.900 527.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_, Center Move (97.300,439.300)->(108.100,444.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 86.500 428.500 86.500 450.100
[03/07 13:16:15   3694] addCustomLine AAA 86.500 428.500 108.100 428.500
[03/07 13:16:15   3694] addCustomLine AAA 86.500 450.100 108.100 450.100
[03/07 13:16:15   3694] addCustomLine AAA 108.100 428.500 108.100 450.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_, Center Move (137.700,437.500)->(126.900,446.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 126.900 426.700 126.900 448.300
[03/07 13:16:15   3694] addCustomLine AAA 126.900 426.700 148.500 426.700
[03/07 13:16:15   3694] addCustomLine AAA 126.900 448.300 148.500 448.300
[03/07 13:16:15   3694] addCustomLine AAA 148.500 426.700 148.500 448.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_, Center Move (133.900,500.500)->(129.200,511.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 123.100 489.700 123.100 511.300
[03/07 13:16:15   3694] addCustomLine AAA 123.100 489.700 144.700 489.700
[03/07 13:16:15   3694] addCustomLine AAA 123.100 511.300 144.700 511.300
[03/07 13:16:15   3694] addCustomLine AAA 144.700 489.700 144.700 511.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_, Center Move (136.500,432.100)->(125.900,442.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 125.700 421.300 125.700 442.900
[03/07 13:16:15   3694] addCustomLine AAA 125.700 421.300 147.300 421.300
[03/07 13:16:15   3694] addCustomLine AAA 125.700 442.900 147.300 442.900
[03/07 13:16:15   3694] addCustomLine AAA 147.300 421.300 147.300 442.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_, Center Move (90.100,489.700)->(100.900,482.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 79.300 478.900 79.300 500.500
[03/07 13:16:15   3694] addCustomLine AAA 79.300 478.900 100.900 478.900
[03/07 13:16:15   3694] addCustomLine AAA 79.300 500.500 100.900 500.500
[03/07 13:16:15   3694] addCustomLine AAA 100.900 478.900 100.900 500.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_, Center Move (89.100,439.300)->(99.900,441.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 78.300 428.500 78.300 450.100
[03/07 13:16:15   3694] addCustomLine AAA 78.300 428.500 99.900 428.500
[03/07 13:16:15   3694] addCustomLine AAA 78.300 450.100 99.900 450.100
[03/07 13:16:15   3694] addCustomLine AAA 99.900 428.500 99.900 450.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_, Center Move (71.700,408.700)->(71.300,397.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 60.900 397.900 60.900 419.500
[03/07 13:16:15   3694] addCustomLine AAA 60.900 397.900 82.500 397.900
[03/07 13:16:15   3694] addCustomLine AAA 60.900 419.500 82.500 419.500
[03/07 13:16:15   3694] addCustomLine AAA 82.500 397.900 82.500 419.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_, Center Move (134.500,435.700)->(133.100,424.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 123.700 424.900 123.700 446.500
[03/07 13:16:15   3694] addCustomLine AAA 123.700 424.900 145.300 424.900
[03/07 13:16:15   3694] addCustomLine AAA 123.700 446.500 145.300 446.500
[03/07 13:16:15   3694] addCustomLine AAA 145.300 424.900 145.300 446.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_, Center Move (128.500,433.900)->(127.700,423.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 117.700 423.100 117.700 444.700
[03/07 13:16:15   3694] addCustomLine AAA 117.700 423.100 139.300 423.100
[03/07 13:16:15   3694] addCustomLine AAA 117.700 444.700 139.300 444.700
[03/07 13:16:15   3694] addCustomLine AAA 139.300 423.100 139.300 444.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_, Center Move (106.900,423.100)->(105.700,412.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 96.100 412.300 96.100 433.900
[03/07 13:16:15   3694] addCustomLine AAA 96.100 412.300 117.700 412.300
[03/07 13:16:15   3694] addCustomLine AAA 96.100 433.900 117.700 433.900
[03/07 13:16:15   3694] addCustomLine AAA 117.700 412.300 117.700 433.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_, Center Move (140.300,415.900)->(143.900,405.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 129.500 405.100 129.500 426.700
[03/07 13:16:15   3694] addCustomLine AAA 129.500 405.100 151.100 405.100
[03/07 13:16:15   3694] addCustomLine AAA 129.500 426.700 151.100 426.700
[03/07 13:16:15   3694] addCustomLine AAA 151.100 405.100 151.100 426.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_, Center Move (111.500,423.100)->(113.500,412.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 100.700 412.300 100.700 433.900
[03/07 13:16:15   3694] addCustomLine AAA 100.700 412.300 122.300 412.300
[03/07 13:16:15   3694] addCustomLine AAA 100.700 433.900 122.300 433.900
[03/07 13:16:15   3694] addCustomLine AAA 122.300 412.300 122.300 433.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_, Center Move (52.500,403.300)->(51.900,392.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 41.700 392.500 41.700 414.100
[03/07 13:16:15   3694] addCustomLine AAA 41.700 392.500 63.300 392.500
[03/07 13:16:15   3694] addCustomLine AAA 41.700 414.100 63.300 414.100
[03/07 13:16:15   3694] addCustomLine AAA 63.300 392.500 63.300 414.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_, Center Move (42.700,403.300)->(44.300,392.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 31.900 392.500 31.900 414.100
[03/07 13:16:15   3694] addCustomLine AAA 31.900 392.500 53.500 392.500
[03/07 13:16:15   3694] addCustomLine AAA 31.900 414.100 53.500 414.100
[03/07 13:16:15   3694] addCustomLine AAA 53.500 392.500 53.500 414.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_, Center Move (22.700,253.900)->(33.500,264.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 11.900 243.100 11.900 264.700
[03/07 13:16:15   3694] addCustomLine AAA 11.900 243.100 33.500 243.100
[03/07 13:16:15   3694] addCustomLine AAA 11.900 264.700 33.500 264.700
[03/07 13:16:15   3694] addCustomLine AAA 33.500 243.100 33.500 264.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_, Center Move (93.300,266.500)->(87.500,277.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 82.500 255.700 82.500 277.300
[03/07 13:16:15   3694] addCustomLine AAA 82.500 255.700 104.100 255.700
[03/07 13:16:15   3694] addCustomLine AAA 82.500 277.300 104.100 277.300
[03/07 13:16:15   3694] addCustomLine AAA 104.100 255.700 104.100 277.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_, Center Move (18.700,257.500)->(29.500,264.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 7.900 246.700 7.900 268.300
[03/07 13:16:15   3694] addCustomLine AAA 7.900 246.700 29.500 246.700
[03/07 13:16:15   3694] addCustomLine AAA 7.900 268.300 29.500 268.300
[03/07 13:16:15   3694] addCustomLine AAA 29.500 246.700 29.500 268.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_, Center Move (12.300,271.900)->(17.100,282.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.500 261.100 1.500 282.700
[03/07 13:16:15   3694] addCustomLine AAA 1.500 261.100 23.100 261.100
[03/07 13:16:15   3694] addCustomLine AAA 1.500 282.700 23.100 282.700
[03/07 13:16:15   3694] addCustomLine AAA 23.100 261.100 23.100 282.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_, Center Move (39.100,383.500)->(49.900,379.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 28.300 372.700 28.300 394.300
[03/07 13:16:15   3694] addCustomLine AAA 28.300 372.700 49.900 372.700
[03/07 13:16:15   3694] addCustomLine AAA 28.300 394.300 49.900 394.300
[03/07 13:16:15   3694] addCustomLine AAA 49.900 372.700 49.900 394.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_, Center Move (83.500,250.300)->(86.100,261.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 72.700 239.500 72.700 261.100
[03/07 13:16:15   3694] addCustomLine AAA 72.700 239.500 94.300 239.500
[03/07 13:16:15   3694] addCustomLine AAA 72.700 261.100 94.300 261.100
[03/07 13:16:15   3694] addCustomLine AAA 94.300 239.500 94.300 261.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_, Center Move (32.700,250.300)->(40.900,261.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 21.900 239.500 21.900 261.100
[03/07 13:16:15   3694] addCustomLine AAA 21.900 239.500 43.500 239.500
[03/07 13:16:15   3694] addCustomLine AAA 21.900 261.100 43.500 261.100
[03/07 13:16:15   3694] addCustomLine AAA 43.500 239.500 43.500 261.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_, Center Move (16.700,250.300)->(27.500,261.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 5.900 239.500 5.900 261.100
[03/07 13:16:15   3694] addCustomLine AAA 5.900 239.500 27.500 239.500
[03/07 13:16:15   3694] addCustomLine AAA 5.900 261.100 27.500 261.100
[03/07 13:16:15   3694] addCustomLine AAA 27.500 239.500 27.500 261.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_, Center Move (12.300,266.500)->(19.900,277.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.500 255.700 1.500 277.300
[03/07 13:16:15   3694] addCustomLine AAA 1.500 255.700 23.100 255.700
[03/07 13:16:15   3694] addCustomLine AAA 1.500 277.300 23.100 277.300
[03/07 13:16:15   3694] addCustomLine AAA 23.100 255.700 23.100 277.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_, Center Move (52.100,383.500)->(51.300,372.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 41.300 372.700 41.300 394.300
[03/07 13:16:15   3694] addCustomLine AAA 41.300 372.700 62.900 372.700
[03/07 13:16:15   3694] addCustomLine AAA 41.300 394.300 62.900 394.300
[03/07 13:16:15   3694] addCustomLine AAA 62.900 372.700 62.900 394.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_, Center Move (31.500,288.100)->(29.300,277.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 20.700 277.300 20.700 298.900
[03/07 13:16:15   3694] addCustomLine AAA 20.700 277.300 42.300 277.300
[03/07 13:16:15   3694] addCustomLine AAA 20.700 298.900 42.300 298.900
[03/07 13:16:15   3694] addCustomLine AAA 42.300 277.300 42.300 298.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_, Center Move (12.300,273.700)->(15.500,284.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 1.500 262.900 1.500 284.500
[03/07 13:16:15   3694] addCustomLine AAA 1.500 262.900 23.100 262.900
[03/07 13:16:15   3694] addCustomLine AAA 1.500 284.500 23.100 284.500
[03/07 13:16:15   3694] addCustomLine AAA 23.100 262.900 23.100 284.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_, Center Move (322.300,10.900)->(320.900,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 311.500 0.100 311.500 21.700
[03/07 13:16:15   3694] addCustomLine AAA 311.500 0.100 333.100 0.100
[03/07 13:16:15   3694] addCustomLine AAA 311.500 21.700 333.100 21.700
[03/07 13:16:15   3694] addCustomLine AAA 333.100 0.100 333.100 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_, Center Move (329.200,10.900)->(324.000,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 318.400 0.100 318.400 21.700
[03/07 13:16:15   3694] addCustomLine AAA 318.400 0.100 340.000 0.100
[03/07 13:16:15   3694] addCustomLine AAA 318.400 21.700 340.000 21.700
[03/07 13:16:15   3694] addCustomLine AAA 340.000 0.100 340.000 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_2_, Center Move (330.500,12.700)->(324.700,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 319.700 1.900 319.700 23.500
[03/07 13:16:15   3694] addCustomLine AAA 319.700 1.900 341.300 1.900
[03/07 13:16:15   3694] addCustomLine AAA 319.700 23.500 341.300 23.500
[03/07 13:16:15   3694] addCustomLine AAA 341.300 1.900 341.300 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q9_reg_9_, Center Move (315.900,111.700)->(321.900,100.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 305.100 100.900 305.100 122.500
[03/07 13:16:15   3694] addCustomLine AAA 305.100 100.900 326.700 100.900
[03/07 13:16:15   3694] addCustomLine AAA 305.100 122.500 326.700 122.500
[03/07 13:16:15   3694] addCustomLine AAA 326.700 100.900 326.700 122.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_, Center Move (289.100,27.100)->(299.900,37.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 278.300 16.300 278.300 37.900
[03/07 13:16:15   3694] addCustomLine AAA 278.300 16.300 299.900 16.300
[03/07 13:16:15   3694] addCustomLine AAA 278.300 37.900 299.900 37.900
[03/07 13:16:15   3694] addCustomLine AAA 299.900 16.300 299.900 37.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q11_reg_3_, Center Move (289.700,39.700)->(300.500,39.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 278.900 28.900 278.900 50.500
[03/07 13:16:15   3694] addCustomLine AAA 278.900 28.900 300.500 28.900
[03/07 13:16:15   3694] addCustomLine AAA 278.900 50.500 300.500 50.500
[03/07 13:16:15   3694] addCustomLine AAA 300.500 28.900 300.500 50.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_4_, Center Move (306.600,10.900)->(314.600,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 295.800 0.100 295.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 295.800 0.100 317.400 0.100
[03/07 13:16:15   3694] addCustomLine AAA 295.800 21.700 317.400 21.700
[03/07 13:16:15   3694] addCustomLine AAA 317.400 0.100 317.400 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q8_reg_9_, Center Move (320.300,115.300)->(321.100,104.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 309.500 104.500 309.500 126.100
[03/07 13:16:15   3694] addCustomLine AAA 309.500 104.500 331.100 104.500
[03/07 13:16:15   3694] addCustomLine AAA 309.500 126.100 331.100 126.100
[03/07 13:16:15   3694] addCustomLine AAA 331.100 104.500 331.100 126.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_15_, Center Move (342.000,12.700)->(341.200,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 331.200 1.900 331.200 23.500
[03/07 13:16:15   3694] addCustomLine AAA 331.200 1.900 352.800 1.900
[03/07 13:16:15   3694] addCustomLine AAA 331.200 23.500 352.800 23.500
[03/07 13:16:15   3694] addCustomLine AAA 352.800 1.900 352.800 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_, Center Move (391.400,55.900)->(380.600,55.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 380.600 45.100 380.600 66.700
[03/07 13:16:15   3694] addCustomLine AAA 380.600 45.100 402.200 45.100
[03/07 13:16:15   3694] addCustomLine AAA 380.600 66.700 402.200 66.700
[03/07 13:16:15   3694] addCustomLine AAA 402.200 45.100 402.200 66.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_, Center Move (378.800,88.300)->(376.600,77.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 368.000 77.500 368.000 99.100
[03/07 13:16:15   3694] addCustomLine AAA 368.000 77.500 389.600 77.500
[03/07 13:16:15   3694] addCustomLine AAA 368.000 99.100 389.600 99.100
[03/07 13:16:15   3694] addCustomLine AAA 389.600 77.500 389.600 99.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q6_reg_2_, Center Move (335.600,10.900)->(340.800,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 324.800 0.100 324.800 21.700
[03/07 13:16:15   3694] addCustomLine AAA 324.800 0.100 346.400 0.100
[03/07 13:16:15   3694] addCustomLine AAA 324.800 21.700 346.400 21.700
[03/07 13:16:15   3694] addCustomLine AAA 346.400 0.100 346.400 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_, Center Move (392.400,61.300)->(381.600,59.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 381.600 50.500 381.600 72.100
[03/07 13:16:15   3694] addCustomLine AAA 381.600 50.500 403.200 50.500
[03/07 13:16:15   3694] addCustomLine AAA 381.600 72.100 403.200 72.100
[03/07 13:16:15   3694] addCustomLine AAA 403.200 50.500 403.200 72.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_, Center Move (341.800,16.300)->(344.800,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 331.000 5.500 331.000 27.100
[03/07 13:16:15   3694] addCustomLine AAA 331.000 5.500 352.600 5.500
[03/07 13:16:15   3694] addCustomLine AAA 331.000 27.100 352.600 27.100
[03/07 13:16:15   3694] addCustomLine AAA 352.600 5.500 352.600 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_, Center Move (391.800,52.300)->(381.000,54.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 381.000 41.500 381.000 63.100
[03/07 13:16:15   3694] addCustomLine AAA 381.000 41.500 402.600 41.500
[03/07 13:16:15   3694] addCustomLine AAA 381.000 63.100 402.600 63.100
[03/07 13:16:15   3694] addCustomLine AAA 402.600 41.500 402.600 63.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_, Center Move (383.400,93.700)->(372.600,91.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 372.600 82.900 372.600 104.500
[03/07 13:16:15   3694] addCustomLine AAA 372.600 82.900 394.200 82.900
[03/07 13:16:15   3694] addCustomLine AAA 372.600 104.500 394.200 104.500
[03/07 13:16:15   3694] addCustomLine AAA 394.200 82.900 394.200 104.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_, Center Move (391.000,88.300)->(380.600,77.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 380.200 77.500 380.200 99.100
[03/07 13:16:15   3694] addCustomLine AAA 380.200 77.500 401.800 77.500
[03/07 13:16:15   3694] addCustomLine AAA 380.200 99.100 401.800 99.100
[03/07 13:16:15   3694] addCustomLine AAA 401.800 77.500 401.800 99.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_17_, Center Move (339.200,111.700)->(335.000,100.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 328.400 100.900 328.400 122.500
[03/07 13:16:15   3694] addCustomLine AAA 328.400 100.900 350.000 100.900
[03/07 13:16:15   3694] addCustomLine AAA 328.400 122.500 350.000 122.500
[03/07 13:16:15   3694] addCustomLine AAA 350.000 100.900 350.000 122.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_15_, Center Move (334.200,16.300)->(336.400,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 323.400 5.500 323.400 27.100
[03/07 13:16:15   3694] addCustomLine AAA 323.400 5.500 345.000 5.500
[03/07 13:16:15   3694] addCustomLine AAA 323.400 27.100 345.000 27.100
[03/07 13:16:15   3694] addCustomLine AAA 345.000 5.500 345.000 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q12_reg_7_, Center Move (336.000,115.300)->(330.400,104.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 325.200 104.500 325.200 126.100
[03/07 13:16:15   3694] addCustomLine AAA 325.200 104.500 346.800 104.500
[03/07 13:16:15   3694] addCustomLine AAA 325.200 126.100 346.800 126.100
[03/07 13:16:15   3694] addCustomLine AAA 346.800 104.500 346.800 126.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_15_, Center Move (333.000,19.900)->(336.200,30.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 322.200 9.100 322.200 30.700
[03/07 13:16:15   3694] addCustomLine AAA 322.200 9.100 343.800 9.100
[03/07 13:16:15   3694] addCustomLine AAA 322.200 30.700 343.800 30.700
[03/07 13:16:15   3694] addCustomLine AAA 343.800 9.100 343.800 30.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_9_, Center Move (332.800,106.300)->(330.400,95.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 322.000 95.500 322.000 117.100
[03/07 13:16:15   3694] addCustomLine AAA 322.000 95.500 343.600 95.500
[03/07 13:16:15   3694] addCustomLine AAA 322.000 117.100 343.600 117.100
[03/07 13:16:15   3694] addCustomLine AAA 343.600 95.500 343.600 117.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_8_, Center Move (327.800,118.900)->(327.000,108.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 317.000 108.100 317.000 129.700
[03/07 13:16:15   3694] addCustomLine AAA 317.000 108.100 338.600 108.100
[03/07 13:16:15   3694] addCustomLine AAA 317.000 129.700 338.600 129.700
[03/07 13:16:15   3694] addCustomLine AAA 338.600 108.100 338.600 129.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q13_reg_7_, Center Move (336.000,118.900)->(330.800,108.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 325.200 108.100 325.200 129.700
[03/07 13:16:15   3694] addCustomLine AAA 325.200 108.100 346.800 108.100
[03/07 13:16:15   3694] addCustomLine AAA 325.200 129.700 346.800 129.700
[03/07 13:16:15   3694] addCustomLine AAA 346.800 108.100 346.800 129.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q14_reg_7_, Center Move (332.000,108.100)->(330.600,97.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 321.200 97.300 321.200 118.900
[03/07 13:16:15   3694] addCustomLine AAA 321.200 97.300 342.800 97.300
[03/07 13:16:15   3694] addCustomLine AAA 321.200 118.900 342.800 118.900
[03/07 13:16:15   3694] addCustomLine AAA 342.800 97.300 342.800 118.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q15_reg_7_, Center Move (332.800,111.700)->(330.200,100.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 322.000 100.900 322.000 122.500
[03/07 13:16:15   3694] addCustomLine AAA 322.000 100.900 343.600 100.900
[03/07 13:16:15   3694] addCustomLine AAA 322.000 122.500 343.600 122.500
[03/07 13:16:15   3694] addCustomLine AAA 343.600 100.900 343.600 122.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q0_reg_9_, Center Move (384.300,111.700)->(373.500,100.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 373.500 100.900 373.500 122.500
[03/07 13:16:15   3694] addCustomLine AAA 373.500 100.900 395.100 100.900
[03/07 13:16:15   3694] addCustomLine AAA 373.500 122.500 395.100 122.500
[03/07 13:16:15   3694] addCustomLine AAA 395.100 100.900 395.100 122.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_, Center Move (366.300,113.500)->(362.500,102.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 355.500 102.700 355.500 124.300
[03/07 13:16:15   3694] addCustomLine AAA 355.500 102.700 377.100 102.700
[03/07 13:16:15   3694] addCustomLine AAA 355.500 124.300 377.100 124.300
[03/07 13:16:15   3694] addCustomLine AAA 377.100 102.700 377.100 124.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_, Center Move (375.100,28.900)->(364.300,34.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 364.300 18.100 364.300 39.700
[03/07 13:16:15   3694] addCustomLine AAA 364.300 18.100 385.900 18.100
[03/07 13:16:15   3694] addCustomLine AAA 364.300 39.700 385.900 39.700
[03/07 13:16:15   3694] addCustomLine AAA 385.900 18.100 385.900 39.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_11_, Center Move (395.100,30.700)->(384.300,39.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 384.300 19.900 384.300 41.500
[03/07 13:16:15   3694] addCustomLine AAA 384.300 19.900 405.900 19.900
[03/07 13:16:15   3694] addCustomLine AAA 384.300 41.500 405.900 41.500
[03/07 13:16:15   3694] addCustomLine AAA 405.900 19.900 405.900 41.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_, Center Move (349.700,118.900)->(349.100,108.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 338.900 108.100 338.900 129.700
[03/07 13:16:15   3694] addCustomLine AAA 338.900 108.100 360.500 108.100
[03/07 13:16:15   3694] addCustomLine AAA 338.900 129.700 360.500 129.700
[03/07 13:16:15   3694] addCustomLine AAA 360.500 108.100 360.500 129.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q1_reg_6_, Center Move (389.100,68.500)->(378.300,70.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 378.300 57.700 378.300 79.300
[03/07 13:16:15   3694] addCustomLine AAA 378.300 57.700 399.900 57.700
[03/07 13:16:15   3694] addCustomLine AAA 378.300 79.300 399.900 79.300
[03/07 13:16:15   3694] addCustomLine AAA 399.900 57.700 399.900 79.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_, Center Move (384.100,14.500)->(373.300,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 373.300 3.700 373.300 25.300
[03/07 13:16:15   3694] addCustomLine AAA 373.300 3.700 394.900 3.700
[03/07 13:16:15   3694] addCustomLine AAA 373.300 25.300 394.900 25.300
[03/07 13:16:15   3694] addCustomLine AAA 394.900 3.700 394.900 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_, Center Move (375.100,14.500)->(365.700,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 364.300 3.700 364.300 25.300
[03/07 13:16:15   3694] addCustomLine AAA 364.300 3.700 385.900 3.700
[03/07 13:16:15   3694] addCustomLine AAA 364.300 25.300 385.900 25.300
[03/07 13:16:15   3694] addCustomLine AAA 385.900 3.700 385.900 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_, Center Move (369.100,14.500)->(361.700,25.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 358.300 3.700 358.300 25.300
[03/07 13:16:15   3694] addCustomLine AAA 358.300 3.700 379.900 3.700
[03/07 13:16:15   3694] addCustomLine AAA 358.300 25.300 379.900 25.300
[03/07 13:16:15   3694] addCustomLine AAA 379.900 3.700 379.900 25.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_, Center Move (387.100,120.700)->(376.300,109.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 376.300 109.900 376.300 131.500
[03/07 13:16:15   3694] addCustomLine AAA 376.300 109.900 397.900 109.900
[03/07 13:16:15   3694] addCustomLine AAA 376.300 131.500 397.900 131.500
[03/07 13:16:15   3694] addCustomLine AAA 397.900 109.900 397.900 131.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_, Center Move (374.100,113.500)->(368.100,102.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 363.300 102.700 363.300 124.300
[03/07 13:16:15   3694] addCustomLine AAA 363.300 102.700 384.900 102.700
[03/07 13:16:15   3694] addCustomLine AAA 363.300 124.300 384.900 124.300
[03/07 13:16:15   3694] addCustomLine AAA 384.900 102.700 384.900 124.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_, Center Move (389.900,19.900)->(379.100,30.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 379.100 9.100 379.100 30.700
[03/07 13:16:15   3694] addCustomLine AAA 379.100 9.100 400.700 9.100
[03/07 13:16:15   3694] addCustomLine AAA 379.100 30.700 400.700 30.700
[03/07 13:16:15   3694] addCustomLine AAA 400.700 9.100 400.700 30.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_, Center Move (390.300,25.300)->(379.500,32.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 379.500 14.500 379.500 36.100
[03/07 13:16:15   3694] addCustomLine AAA 379.500 14.500 401.100 14.500
[03/07 13:16:15   3694] addCustomLine AAA 379.500 36.100 401.100 36.100
[03/07 13:16:15   3694] addCustomLine AAA 401.100 14.500 401.100 36.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_, Center Move (378.700,16.300)->(367.900,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 367.900 5.500 367.900 27.100
[03/07 13:16:15   3694] addCustomLine AAA 367.900 5.500 389.500 5.500
[03/07 13:16:15   3694] addCustomLine AAA 367.900 27.100 389.500 27.100
[03/07 13:16:15   3694] addCustomLine AAA 389.500 5.500 389.500 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_, Center Move (371.900,16.300)->(362.100,27.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 361.100 5.500 361.100 27.100
[03/07 13:16:15   3694] addCustomLine AAA 361.100 5.500 382.700 5.500
[03/07 13:16:15   3694] addCustomLine AAA 361.100 27.100 382.700 27.100
[03/07 13:16:15   3694] addCustomLine AAA 382.700 5.500 382.700 27.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_, Center Move (396.900,34.300)->(386.100,41.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 386.100 23.500 386.100 45.100
[03/07 13:16:15   3694] addCustomLine AAA 386.100 23.500 407.700 23.500
[03/07 13:16:15   3694] addCustomLine AAA 386.100 45.100 407.700 45.100
[03/07 13:16:15   3694] addCustomLine AAA 407.700 23.500 407.700 45.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_, Center Move (382.900,118.900)->(372.100,108.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 372.100 108.100 372.100 129.700
[03/07 13:16:15   3694] addCustomLine AAA 372.100 108.100 393.700 108.100
[03/07 13:16:15   3694] addCustomLine AAA 372.100 129.700 393.700 129.700
[03/07 13:16:15   3694] addCustomLine AAA 393.700 108.100 393.700 129.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_, Center Move (367.700,115.300)->(363.500,104.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 356.900 104.500 356.900 126.100
[03/07 13:16:15   3694] addCustomLine AAA 356.900 104.500 378.500 104.500
[03/07 13:16:15   3694] addCustomLine AAA 356.900 126.100 378.500 126.100
[03/07 13:16:15   3694] addCustomLine AAA 378.500 104.500 378.500 126.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_, Center Move (343.500,120.700)->(349.100,109.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 332.700 109.900 332.700 131.500
[03/07 13:16:15   3694] addCustomLine AAA 332.700 109.900 354.300 109.900
[03/07 13:16:15   3694] addCustomLine AAA 332.700 131.500 354.300 131.500
[03/07 13:16:15   3694] addCustomLine AAA 354.300 109.900 354.300 131.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_, Center Move (365.100,18.100)->(357.900,28.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 354.300 7.300 354.300 28.900
[03/07 13:16:15   3694] addCustomLine AAA 354.300 7.300 375.900 7.300
[03/07 13:16:15   3694] addCustomLine AAA 354.300 28.900 375.900 28.900
[03/07 13:16:15   3694] addCustomLine AAA 375.900 7.300 375.900 28.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_, Center Move (349.800,10.900)->(346.200,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 339.000 0.100 339.000 21.700
[03/07 13:16:15   3694] addCustomLine AAA 339.000 0.100 360.600 0.100
[03/07 13:16:15   3694] addCustomLine AAA 339.000 21.700 360.600 21.700
[03/07 13:16:15   3694] addCustomLine AAA 360.600 0.100 360.600 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_, Center Move (358.600,48.700)->(355.400,59.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 347.800 37.900 347.800 59.500
[03/07 13:16:15   3694] addCustomLine AAA 347.800 37.900 369.400 37.900
[03/07 13:16:15   3694] addCustomLine AAA 347.800 59.500 369.400 59.500
[03/07 13:16:15   3694] addCustomLine AAA 369.400 37.900 369.400 59.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_, Center Move (385.600,90.100)->(374.800,95.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 374.800 79.300 374.800 100.900
[03/07 13:16:15   3694] addCustomLine AAA 374.800 79.300 396.400 79.300
[03/07 13:16:15   3694] addCustomLine AAA 374.800 100.900 396.400 100.900
[03/07 13:16:15   3694] addCustomLine AAA 396.400 79.300 396.400 100.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_, Center Move (361.200,12.700)->(351.800,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 350.400 1.900 350.400 23.500
[03/07 13:16:15   3694] addCustomLine AAA 350.400 1.900 372.000 1.900
[03/07 13:16:15   3694] addCustomLine AAA 350.400 23.500 372.000 23.500
[03/07 13:16:15   3694] addCustomLine AAA 372.000 1.900 372.000 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_15_, Center Move (350.400,12.700)->(346.600,23.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 339.600 1.900 339.600 23.500
[03/07 13:16:15   3694] addCustomLine AAA 339.600 1.900 361.200 1.900
[03/07 13:16:15   3694] addCustomLine AAA 339.600 23.500 361.200 23.500
[03/07 13:16:15   3694] addCustomLine AAA 361.200 1.900 361.200 23.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_12_, Center Move (360.000,46.900)->(357.000,57.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 349.200 36.100 349.200 57.700
[03/07 13:16:15   3694] addCustomLine AAA 349.200 36.100 370.800 36.100
[03/07 13:16:15   3694] addCustomLine AAA 349.200 57.700 370.800 57.700
[03/07 13:16:15   3694] addCustomLine AAA 370.800 36.100 370.800 57.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_6_, Center Move (381.800,86.500)->(371.000,75.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 371.000 75.700 371.000 97.300
[03/07 13:16:15   3694] addCustomLine AAA 371.000 75.700 392.600 75.700
[03/07 13:16:15   3694] addCustomLine AAA 371.000 97.300 392.600 97.300
[03/07 13:16:15   3694] addCustomLine AAA 392.600 75.700 392.600 97.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_, Center Move (362.400,10.900)->(351.600,21.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 351.600 0.100 351.600 21.700
[03/07 13:16:15   3694] addCustomLine AAA 351.600 0.100 373.200 0.100
[03/07 13:16:15   3694] addCustomLine AAA 351.600 21.700 373.200 21.700
[03/07 13:16:15   3694] addCustomLine AAA 373.200 0.100 373.200 21.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_, Center Move (379.700,138.700)->(368.900,144.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 368.900 127.900 368.900 149.500
[03/07 13:16:15   3694] addCustomLine AAA 368.900 127.900 390.500 127.900
[03/07 13:16:15   3694] addCustomLine AAA 368.900 149.500 390.500 149.500
[03/07 13:16:15   3694] addCustomLine AAA 390.500 127.900 390.500 149.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_, Center Move (357.700,131.500)->(352.500,142.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 346.900 120.700 346.900 142.300
[03/07 13:16:15   3694] addCustomLine AAA 346.900 120.700 368.500 120.700
[03/07 13:16:15   3694] addCustomLine AAA 346.900 142.300 368.500 142.300
[03/07 13:16:15   3694] addCustomLine AAA 368.500 120.700 368.500 142.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_2_, Center Move (351.600,124.300)->(351.400,135.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 340.800 113.500 340.800 135.100
[03/07 13:16:15   3694] addCustomLine AAA 340.800 113.500 362.400 113.500
[03/07 13:16:15   3694] addCustomLine AAA 340.800 135.100 362.400 135.100
[03/07 13:16:15   3694] addCustomLine AAA 362.400 113.500 362.400 135.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_, Center Move (364.800,126.100)->(354.000,136.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 354.000 115.300 354.000 136.900
[03/07 13:16:15   3694] addCustomLine AAA 354.000 115.300 375.600 115.300
[03/07 13:16:15   3694] addCustomLine AAA 354.000 136.900 375.600 136.900
[03/07 13:16:15   3694] addCustomLine AAA 375.600 115.300 375.600 136.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_4_, Center Move (373.300,120.700)->(362.500,131.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 362.500 109.900 362.500 131.500
[03/07 13:16:15   3694] addCustomLine AAA 362.500 109.900 384.100 109.900
[03/07 13:16:15   3694] addCustomLine AAA 362.500 131.500 384.100 131.500
[03/07 13:16:15   3694] addCustomLine AAA 384.100 109.900 384.100 131.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_, Center Move (380.600,142.300)->(369.800,145.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 369.800 131.500 369.800 153.100
[03/07 13:16:15   3694] addCustomLine AAA 369.800 131.500 391.400 131.500
[03/07 13:16:15   3694] addCustomLine AAA 369.800 153.100 391.400 153.100
[03/07 13:16:15   3694] addCustomLine AAA 391.400 131.500 391.400 153.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_, Center Move (372.600,129.700)->(362.600,140.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 361.800 118.900 361.800 140.500
[03/07 13:16:15   3694] addCustomLine AAA 361.800 118.900 383.400 118.900
[03/07 13:16:15   3694] addCustomLine AAA 361.800 140.500 383.400 140.500
[03/07 13:16:15   3694] addCustomLine AAA 383.400 118.900 383.400 140.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q9_reg_10_, Center Move (310.900,140.500)->(311.300,151.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 300.100 129.700 300.100 151.300
[03/07 13:16:15   3694] addCustomLine AAA 300.100 129.700 321.700 129.700
[03/07 13:16:15   3694] addCustomLine AAA 300.100 151.300 321.700 151.300
[03/07 13:16:15   3694] addCustomLine AAA 321.700 129.700 321.700 151.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q9_reg_3_, Center Move (331.100,140.500)->(328.300,151.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 320.300 129.700 320.300 151.300
[03/07 13:16:15   3694] addCustomLine AAA 320.300 129.700 341.900 129.700
[03/07 13:16:15   3694] addCustomLine AAA 320.300 151.300 341.900 151.300
[03/07 13:16:15   3694] addCustomLine AAA 341.900 129.700 341.900 151.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_4_, Center Move (375.800,124.300)->(365.000,135.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 365.000 113.500 365.000 135.100
[03/07 13:16:15   3694] addCustomLine AAA 365.000 113.500 386.600 113.500
[03/07 13:16:15   3694] addCustomLine AAA 365.000 135.100 386.600 135.100
[03/07 13:16:15   3694] addCustomLine AAA 386.600 113.500 386.600 135.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q10_reg_15_, Center Move (305.300,196.300)->(316.100,199.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 294.500 185.500 294.500 207.100
[03/07 13:16:15   3694] addCustomLine AAA 294.500 185.500 316.100 185.500
[03/07 13:16:15   3694] addCustomLine AAA 294.500 207.100 316.100 207.100
[03/07 13:16:15   3694] addCustomLine AAA 316.100 185.500 316.100 207.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_, Center Move (368.400,165.700)->(357.600,171.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 357.600 154.900 357.600 176.500
[03/07 13:16:15   3694] addCustomLine AAA 357.600 154.900 379.200 154.900
[03/07 13:16:15   3694] addCustomLine AAA 357.600 176.500 379.200 176.500
[03/07 13:16:15   3694] addCustomLine AAA 379.200 154.900 379.200 176.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_, Center Move (349.800,138.700)->(346.000,149.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 339.000 127.900 339.000 149.500
[03/07 13:16:15   3694] addCustomLine AAA 339.000 127.900 360.600 127.900
[03/07 13:16:15   3694] addCustomLine AAA 339.000 149.500 360.600 149.500
[03/07 13:16:15   3694] addCustomLine AAA 360.600 127.900 360.600 149.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_, Center Move (365.200,153.100)->(354.400,163.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 354.400 142.300 354.400 163.900
[03/07 13:16:15   3694] addCustomLine AAA 354.400 142.300 376.000 142.300
[03/07 13:16:15   3694] addCustomLine AAA 354.400 163.900 376.000 163.900
[03/07 13:16:15   3694] addCustomLine AAA 376.000 142.300 376.000 163.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_15_, Center Move (323.600,199.900)->(312.800,199.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 312.800 189.100 312.800 210.700
[03/07 13:16:15   3694] addCustomLine AAA 312.800 189.100 334.400 189.100
[03/07 13:16:15   3694] addCustomLine AAA 312.800 210.700 334.400 210.700
[03/07 13:16:15   3694] addCustomLine AAA 334.400 189.100 334.400 210.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_10_, Center Move (309.800,126.100)->(313.200,136.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 299.000 115.300 299.000 136.900
[03/07 13:16:15   3694] addCustomLine AAA 299.000 115.300 320.600 115.300
[03/07 13:16:15   3694] addCustomLine AAA 299.000 136.900 320.600 136.900
[03/07 13:16:15   3694] addCustomLine AAA 320.600 115.300 320.600 136.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_8_, Center Move (321.000,126.100)->(321.000,136.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 310.200 115.300 310.200 136.900
[03/07 13:16:15   3694] addCustomLine AAA 310.200 115.300 331.800 115.300
[03/07 13:16:15   3694] addCustomLine AAA 310.200 136.900 331.800 136.900
[03/07 13:16:15   3694] addCustomLine AAA 331.800 115.300 331.800 136.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_6_, Center Move (341.200,127.900)->(334.800,138.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 330.400 117.100 330.400 138.700
[03/07 13:16:15   3694] addCustomLine AAA 330.400 117.100 352.000 117.100
[03/07 13:16:15   3694] addCustomLine AAA 330.400 138.700 352.000 138.700
[03/07 13:16:15   3694] addCustomLine AAA 352.000 117.100 352.000 138.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q12_reg_2_, Center Move (310.200,131.500)->(312.400,142.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 299.400 120.700 299.400 142.300
[03/07 13:16:15   3694] addCustomLine AAA 299.400 120.700 321.000 120.700
[03/07 13:16:15   3694] addCustomLine AAA 299.400 142.300 321.000 142.300
[03/07 13:16:15   3694] addCustomLine AAA 321.000 120.700 321.000 142.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_10_, Center Move (309.400,127.900)->(312.800,138.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 298.600 117.100 298.600 138.700
[03/07 13:16:15   3694] addCustomLine AAA 298.600 117.100 320.200 117.100
[03/07 13:16:15   3694] addCustomLine AAA 298.600 138.700 320.200 138.700
[03/07 13:16:15   3694] addCustomLine AAA 320.200 117.100 320.200 138.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_8_, Center Move (321.200,124.300)->(321.200,135.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 310.400 113.500 310.400 135.100
[03/07 13:16:15   3694] addCustomLine AAA 310.400 113.500 332.000 113.500
[03/07 13:16:15   3694] addCustomLine AAA 310.400 135.100 332.000 135.100
[03/07 13:16:15   3694] addCustomLine AAA 332.000 113.500 332.000 135.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_6_, Center Move (341.600,122.500)->(334.600,133.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 330.800 111.700 330.800 133.300
[03/07 13:16:15   3694] addCustomLine AAA 330.800 111.700 352.400 111.700
[03/07 13:16:15   3694] addCustomLine AAA 330.800 133.300 352.400 133.300
[03/07 13:16:15   3694] addCustomLine AAA 352.400 111.700 352.400 133.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_5_, Center Move (343.200,147.700)->(337.000,158.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 332.400 136.900 332.400 158.500
[03/07 13:16:15   3694] addCustomLine AAA 332.400 136.900 354.000 136.900
[03/07 13:16:15   3694] addCustomLine AAA 332.400 158.500 354.000 158.500
[03/07 13:16:15   3694] addCustomLine AAA 354.000 136.900 354.000 158.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_3_, Center Move (327.400,126.100)->(325.800,136.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 316.600 115.300 316.600 136.900
[03/07 13:16:15   3694] addCustomLine AAA 316.600 115.300 338.200 115.300
[03/07 13:16:15   3694] addCustomLine AAA 316.600 136.900 338.200 136.900
[03/07 13:16:15   3694] addCustomLine AAA 338.200 115.300 338.200 136.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q13_reg_2_, Center Move (309.600,133.300)->(312.400,144.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 298.800 122.500 298.800 144.100
[03/07 13:16:15   3694] addCustomLine AAA 298.800 122.500 320.400 122.500
[03/07 13:16:15   3694] addCustomLine AAA 298.800 144.100 320.400 144.100
[03/07 13:16:15   3694] addCustomLine AAA 320.400 122.500 320.400 144.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_14_, Center Move (327.200,250.300)->(326.200,239.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 316.400 239.500 316.400 261.100
[03/07 13:16:15   3694] addCustomLine AAA 316.400 239.500 338.000 239.500
[03/07 13:16:15   3694] addCustomLine AAA 316.400 261.100 338.000 261.100
[03/07 13:16:15   3694] addCustomLine AAA 338.000 239.500 338.000 261.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_10_, Center Move (315.200,127.900)->(317.200,138.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 304.400 117.100 304.400 138.700
[03/07 13:16:15   3694] addCustomLine AAA 304.400 117.100 326.000 117.100
[03/07 13:16:15   3694] addCustomLine AAA 304.400 138.700 326.000 138.700
[03/07 13:16:15   3694] addCustomLine AAA 326.000 117.100 326.000 138.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_3_, Center Move (331.600,124.300)->(326.600,135.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 320.800 113.500 320.800 135.100
[03/07 13:16:15   3694] addCustomLine AAA 320.800 113.500 342.400 113.500
[03/07 13:16:15   3694] addCustomLine AAA 320.800 135.100 342.400 135.100
[03/07 13:16:15   3694] addCustomLine AAA 342.400 113.500 342.400 135.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_10_, Center Move (315.200,124.300)->(316.800,135.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 304.400 113.500 304.400 135.100
[03/07 13:16:15   3694] addCustomLine AAA 304.400 113.500 326.000 113.500
[03/07 13:16:15   3694] addCustomLine AAA 304.400 135.100 326.000 135.100
[03/07 13:16:15   3694] addCustomLine AAA 326.000 113.500 326.000 135.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_6_, Center Move (333.400,127.900)->(330.600,138.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 322.600 117.100 322.600 138.700
[03/07 13:16:15   3694] addCustomLine AAA 322.600 117.100 344.200 117.100
[03/07 13:16:15   3694] addCustomLine AAA 322.600 138.700 344.200 138.700
[03/07 13:16:15   3694] addCustomLine AAA 344.200 117.100 344.200 138.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_3_, Center Move (330.400,120.700)->(326.800,131.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 319.600 109.900 319.600 131.500
[03/07 13:16:15   3694] addCustomLine AAA 319.600 109.900 341.200 109.900
[03/07 13:16:15   3694] addCustomLine AAA 319.600 131.500 341.200 131.500
[03/07 13:16:15   3694] addCustomLine AAA 341.200 109.900 341.200 131.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_, Center Move (353.300,187.300)->(342.500,187.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 342.500 176.500 342.500 198.100
[03/07 13:16:15   3694] addCustomLine AAA 342.500 176.500 364.100 176.500
[03/07 13:16:15   3694] addCustomLine AAA 342.500 198.100 364.100 198.100
[03/07 13:16:15   3694] addCustomLine AAA 364.100 176.500 364.100 198.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_, Center Move (296.100,203.500)->(302.100,214.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 285.300 192.700 285.300 214.300
[03/07 13:16:15   3694] addCustomLine AAA 285.300 192.700 306.900 192.700
[03/07 13:16:15   3694] addCustomLine AAA 285.300 214.300 306.900 214.300
[03/07 13:16:15   3694] addCustomLine AAA 306.900 192.700 306.900 214.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_18_, Center Move (369.800,160.300)->(359.000,163.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 359.000 149.500 359.000 171.100
[03/07 13:16:15   3694] addCustomLine AAA 359.000 149.500 380.600 149.500
[03/07 13:16:15   3694] addCustomLine AAA 359.000 171.100 380.600 171.100
[03/07 13:16:15   3694] addCustomLine AAA 380.600 149.500 380.600 171.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_, Center Move (302.000,133.300)->(298.800,144.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 291.200 122.500 291.200 144.100
[03/07 13:16:15   3694] addCustomLine AAA 291.200 122.500 312.800 122.500
[03/07 13:16:15   3694] addCustomLine AAA 291.200 144.100 312.800 144.100
[03/07 13:16:15   3694] addCustomLine AAA 312.800 122.500 312.800 144.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_, Center Move (341.800,129.700)->(343.200,140.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 331.000 118.900 331.000 140.500
[03/07 13:16:15   3694] addCustomLine AAA 331.000 118.900 352.600 118.900
[03/07 13:16:15   3694] addCustomLine AAA 331.000 140.500 352.600 140.500
[03/07 13:16:15   3694] addCustomLine AAA 352.600 118.900 352.600 140.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_, Center Move (328.000,138.700)->(324.400,149.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 317.200 127.900 317.200 149.500
[03/07 13:16:15   3694] addCustomLine AAA 317.200 127.900 338.800 127.900
[03/07 13:16:15   3694] addCustomLine AAA 317.200 149.500 338.800 149.500
[03/07 13:16:15   3694] addCustomLine AAA 338.800 127.900 338.800 149.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_, Center Move (367.000,162.100)->(356.200,167.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 356.200 151.300 356.200 172.900
[03/07 13:16:15   3694] addCustomLine AAA 356.200 151.300 377.800 151.300
[03/07 13:16:15   3694] addCustomLine AAA 356.200 172.900 377.800 172.900
[03/07 13:16:15   3694] addCustomLine AAA 377.800 151.300 377.800 172.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_18_, Center Move (365.800,158.500)->(355.000,165.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 355.000 147.700 355.000 169.300
[03/07 13:16:15   3694] addCustomLine AAA 355.000 147.700 376.600 147.700
[03/07 13:16:15   3694] addCustomLine AAA 355.000 169.300 376.600 169.300
[03/07 13:16:15   3694] addCustomLine AAA 376.600 147.700 376.600 169.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_, Center Move (327.200,135.100)->(324.600,145.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 316.400 124.300 316.400 145.900
[03/07 13:16:15   3694] addCustomLine AAA 316.400 124.300 338.000 124.300
[03/07 13:16:15   3694] addCustomLine AAA 316.400 145.900 338.000 145.900
[03/07 13:16:15   3694] addCustomLine AAA 338.000 124.300 338.000 145.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_, Center Move (313.900,486.100)->(310.700,475.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 303.100 475.300 303.100 496.900
[03/07 13:16:15   3694] addCustomLine AAA 303.100 475.300 324.700 475.300
[03/07 13:16:15   3694] addCustomLine AAA 303.100 496.900 324.700 496.900
[03/07 13:16:15   3694] addCustomLine AAA 324.700 475.300 324.700 496.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_, Center Move (308.800,493.300)->(309.000,482.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 298.000 482.500 298.000 504.100
[03/07 13:16:15   3694] addCustomLine AAA 298.000 482.500 319.600 482.500
[03/07 13:16:15   3694] addCustomLine AAA 298.000 504.100 319.600 504.100
[03/07 13:16:15   3694] addCustomLine AAA 319.600 482.500 319.600 504.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_4_, Center Move (309.300,498.700)->(310.500,487.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 298.500 487.900 298.500 509.500
[03/07 13:16:15   3694] addCustomLine AAA 298.500 487.900 320.100 487.900
[03/07 13:16:15   3694] addCustomLine AAA 298.500 509.500 320.100 509.500
[03/07 13:16:15   3694] addCustomLine AAA 320.100 487.900 320.100 509.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q9_reg_18_, Center Move (288.500,468.100)->(286.300,457.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 277.700 457.300 277.700 478.900
[03/07 13:16:15   3694] addCustomLine AAA 277.700 457.300 299.300 457.300
[03/07 13:16:15   3694] addCustomLine AAA 277.700 478.900 299.300 478.900
[03/07 13:16:15   3694] addCustomLine AAA 299.300 457.300 299.300 478.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_4_, Center Move (305.800,491.500)->(306.200,480.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 295.000 480.700 295.000 502.300
[03/07 13:16:15   3694] addCustomLine AAA 295.000 480.700 316.600 480.700
[03/07 13:16:15   3694] addCustomLine AAA 295.000 502.300 316.600 502.300
[03/07 13:16:15   3694] addCustomLine AAA 316.600 480.700 316.600 502.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q13_reg_19_, Center Move (296.400,480.700)->(297.600,469.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 285.600 469.900 285.600 491.500
[03/07 13:16:15   3694] addCustomLine AAA 285.600 469.900 307.200 469.900
[03/07 13:16:15   3694] addCustomLine AAA 285.600 491.500 307.200 491.500
[03/07 13:16:15   3694] addCustomLine AAA 307.200 469.900 307.200 491.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_, Center Move (368.500,457.300)->(357.700,451.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 357.700 446.500 357.700 468.100
[03/07 13:16:15   3694] addCustomLine AAA 357.700 446.500 379.300 446.500
[03/07 13:16:15   3694] addCustomLine AAA 357.700 468.100 379.300 468.100
[03/07 13:16:15   3694] addCustomLine AAA 379.300 446.500 379.300 468.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_, Center Move (364.100,421.300)->(353.300,421.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 353.300 410.500 353.300 432.100
[03/07 13:16:15   3694] addCustomLine AAA 353.300 410.500 374.900 410.500
[03/07 13:16:15   3694] addCustomLine AAA 353.300 432.100 374.900 432.100
[03/07 13:16:15   3694] addCustomLine AAA 374.900 410.500 374.900 432.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_, Center Move (363.900,426.700)->(353.100,426.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 353.100 415.900 353.100 437.500
[03/07 13:16:15   3694] addCustomLine AAA 353.100 415.900 374.700 415.900
[03/07 13:16:15   3694] addCustomLine AAA 353.100 437.500 374.700 437.500
[03/07 13:16:15   3694] addCustomLine AAA 374.700 415.900 374.700 437.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_, Center Move (404.500,270.100)->(396.900,280.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 393.700 259.300 393.700 280.900
[03/07 13:16:15   3694] addCustomLine AAA 393.700 259.300 415.300 259.300
[03/07 13:16:15   3694] addCustomLine AAA 393.700 280.900 415.300 280.900
[03/07 13:16:15   3694] addCustomLine AAA 415.300 259.300 415.300 280.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_4_, Center Move (391.900,264.700)->(386.700,275.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 381.100 253.900 381.100 275.500
[03/07 13:16:15   3694] addCustomLine AAA 381.100 253.900 402.700 253.900
[03/07 13:16:15   3694] addCustomLine AAA 381.100 275.500 402.700 275.500
[03/07 13:16:15   3694] addCustomLine AAA 402.700 253.900 402.700 275.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q8_reg_17_, Center Move (376.300,352.900)->(365.500,356.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 365.500 342.100 365.500 363.700
[03/07 13:16:15   3694] addCustomLine AAA 365.500 342.100 387.100 342.100
[03/07 13:16:15   3694] addCustomLine AAA 365.500 363.700 387.100 363.700
[03/07 13:16:15   3694] addCustomLine AAA 387.100 342.100 387.100 363.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_13_, Center Move (357.000,284.500)->(356.400,295.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 346.200 273.700 346.200 295.300
[03/07 13:16:15   3694] addCustomLine AAA 346.200 273.700 367.800 273.700
[03/07 13:16:15   3694] addCustomLine AAA 346.200 295.300 367.800 295.300
[03/07 13:16:15   3694] addCustomLine AAA 367.800 273.700 367.800 295.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q13_reg_7_, Center Move (421.000,343.900)->(410.200,342.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 410.200 333.100 410.200 354.700
[03/07 13:16:15   3694] addCustomLine AAA 410.200 333.100 431.800 333.100
[03/07 13:16:15   3694] addCustomLine AAA 410.200 354.700 431.800 354.700
[03/07 13:16:15   3694] addCustomLine AAA 431.800 333.100 431.800 354.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_, Center Move (415.300,270.100)->(409.300,280.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 404.500 259.300 404.500 280.900
[03/07 13:16:15   3694] addCustomLine AAA 404.500 259.300 426.100 259.300
[03/07 13:16:15   3694] addCustomLine AAA 404.500 280.900 426.100 280.900
[03/07 13:16:15   3694] addCustomLine AAA 426.100 259.300 426.100 280.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_4_, Center Move (362.100,270.100)->(366.500,280.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 351.300 259.300 351.300 280.900
[03/07 13:16:15   3694] addCustomLine AAA 351.300 259.300 372.900 259.300
[03/07 13:16:15   3694] addCustomLine AAA 351.300 280.900 372.900 280.900
[03/07 13:16:15   3694] addCustomLine AAA 372.900 259.300 372.900 280.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q0_reg_0_, Center Move (374.500,270.100)->(375.700,280.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 363.700 259.300 363.700 280.900
[03/07 13:16:15   3694] addCustomLine AAA 363.700 259.300 385.300 259.300
[03/07 13:16:15   3694] addCustomLine AAA 363.700 280.900 385.300 280.900
[03/07 13:16:15   3694] addCustomLine AAA 385.300 259.300 385.300 280.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_19_, Center Move (422.100,273.700)->(415.700,284.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 411.300 262.900 411.300 284.500
[03/07 13:16:15   3694] addCustomLine AAA 411.300 262.900 432.900 262.900
[03/07 13:16:15   3694] addCustomLine AAA 411.300 284.500 432.900 284.500
[03/07 13:16:15   3694] addCustomLine AAA 432.900 262.900 432.900 284.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q1_reg_5_, Center Move (370.700,277.300)->(364.900,288.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 359.900 266.500 359.900 288.100
[03/07 13:16:15   3694] addCustomLine AAA 359.900 266.500 381.500 266.500
[03/07 13:16:15   3694] addCustomLine AAA 359.900 288.100 381.500 288.100
[03/07 13:16:15   3694] addCustomLine AAA 381.500 266.500 381.500 288.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_, Center Move (267.900,430.300)->(265.700,441.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 257.100 419.500 257.100 441.100
[03/07 13:16:15   3694] addCustomLine AAA 257.100 419.500 278.700 419.500
[03/07 13:16:15   3694] addCustomLine AAA 257.100 441.100 278.700 441.100
[03/07 13:16:15   3694] addCustomLine AAA 278.700 419.500 278.700 441.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_4_, Center Move (269.900,414.100)->(264.500,424.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 259.100 403.300 259.100 424.900
[03/07 13:16:15   3694] addCustomLine AAA 259.100 403.300 280.700 403.300
[03/07 13:16:15   3694] addCustomLine AAA 259.100 424.900 280.700 424.900
[03/07 13:16:15   3694] addCustomLine AAA 280.700 403.300 280.700 424.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_, Center Move (262.400,421.300)->(259.600,432.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 251.600 410.500 251.600 432.100
[03/07 13:16:15   3694] addCustomLine AAA 251.600 410.500 273.200 410.500
[03/07 13:16:15   3694] addCustomLine AAA 251.600 432.100 273.200 432.100
[03/07 13:16:15   3694] addCustomLine AAA 273.200 410.500 273.200 432.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q9_reg_16_, Center Move (283.700,491.500)->(281.300,502.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 272.900 480.700 272.900 502.300
[03/07 13:16:15   3694] addCustomLine AAA 272.900 480.700 294.500 480.700
[03/07 13:16:15   3694] addCustomLine AAA 272.900 502.300 294.500 502.300
[03/07 13:16:15   3694] addCustomLine AAA 294.500 480.700 294.500 502.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q11_reg_16_, Center Move (278.700,489.700)->(278.100,500.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 267.900 478.900 267.900 500.500
[03/07 13:16:15   3694] addCustomLine AAA 267.900 478.900 289.500 478.900
[03/07 13:16:15   3694] addCustomLine AAA 267.900 500.500 289.500 500.500
[03/07 13:16:15   3694] addCustomLine AAA 289.500 478.900 289.500 500.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_, Center Move (293.300,495.100)->(282.500,496.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 282.500 484.300 282.500 505.900
[03/07 13:16:15   3694] addCustomLine AAA 282.500 484.300 304.100 484.300
[03/07 13:16:15   3694] addCustomLine AAA 282.500 505.900 304.100 505.900
[03/07 13:16:15   3694] addCustomLine AAA 304.100 484.300 304.100 505.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_4_, Center Move (265.400,415.900)->(262.200,426.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 254.600 405.100 254.600 426.700
[03/07 13:16:15   3694] addCustomLine AAA 254.600 405.100 276.200 405.100
[03/07 13:16:15   3694] addCustomLine AAA 254.600 426.700 276.200 426.700
[03/07 13:16:15   3694] addCustomLine AAA 276.200 405.100 276.200 426.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q8_reg_12_, Center Move (287.300,502.300)->(276.500,502.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 276.500 491.500 276.500 513.100
[03/07 13:16:15   3694] addCustomLine AAA 276.500 491.500 298.100 491.500
[03/07 13:16:15   3694] addCustomLine AAA 276.500 513.100 298.100 513.100
[03/07 13:16:15   3694] addCustomLine AAA 298.100 491.500 298.100 513.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q10_reg_16_, Center Move (283.100,486.100)->(278.300,496.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 272.300 475.300 272.300 496.900
[03/07 13:16:15   3694] addCustomLine AAA 272.300 475.300 293.900 475.300
[03/07 13:16:15   3694] addCustomLine AAA 272.300 496.900 293.900 496.900
[03/07 13:16:15   3694] addCustomLine AAA 293.900 475.300 293.900 496.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_, Center Move (305.000,523.900)->(294.200,518.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 294.200 513.100 294.200 534.700
[03/07 13:16:15   3694] addCustomLine AAA 294.200 513.100 315.800 513.100
[03/07 13:16:15   3694] addCustomLine AAA 294.200 534.700 315.800 534.700
[03/07 13:16:15   3694] addCustomLine AAA 315.800 513.100 315.800 534.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q6_reg_15_, Center Move (300.200,525.700)->(289.400,516.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 289.400 514.900 289.400 536.500
[03/07 13:16:15   3694] addCustomLine AAA 289.400 514.900 311.000 514.900
[03/07 13:16:15   3694] addCustomLine AAA 289.400 536.500 311.000 536.500
[03/07 13:16:15   3694] addCustomLine AAA 311.000 514.900 311.000 536.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_, Center Move (299.600,529.300)->(289.200,518.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 288.800 518.500 288.800 540.100
[03/07 13:16:15   3694] addCustomLine AAA 288.800 518.500 310.400 518.500
[03/07 13:16:15   3694] addCustomLine AAA 288.800 540.100 310.400 540.100
[03/07 13:16:15   3694] addCustomLine AAA 310.400 518.500 310.400 540.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q12_reg_15_, Center Move (302.000,489.700)->(291.200,495.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 291.200 478.900 291.200 500.500
[03/07 13:16:15   3694] addCustomLine AAA 291.200 478.900 312.800 478.900
[03/07 13:16:15   3694] addCustomLine AAA 291.200 500.500 312.800 500.500
[03/07 13:16:15   3694] addCustomLine AAA 312.800 478.900 312.800 500.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q13_reg_15_, Center Move (302.000,493.300)->(291.200,496.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 291.200 482.500 291.200 504.100
[03/07 13:16:15   3694] addCustomLine AAA 291.200 482.500 312.800 482.500
[03/07 13:16:15   3694] addCustomLine AAA 291.200 504.100 312.800 504.100
[03/07 13:16:15   3694] addCustomLine AAA 312.800 482.500 312.800 504.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q14_reg_15_, Center Move (296.600,487.900)->(285.800,496.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 285.800 477.100 285.800 498.700
[03/07 13:16:15   3694] addCustomLine AAA 285.800 477.100 307.400 477.100
[03/07 13:16:15   3694] addCustomLine AAA 285.800 498.700 307.400 498.700
[03/07 13:16:15   3694] addCustomLine AAA 307.400 477.100 307.400 498.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_0_, Center Move (268.700,453.700)->(266.900,464.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 257.900 442.900 257.900 464.500
[03/07 13:16:15   3694] addCustomLine AAA 257.900 442.900 279.500 442.900
[03/07 13:16:15   3694] addCustomLine AAA 257.900 464.500 279.500 464.500
[03/07 13:16:15   3694] addCustomLine AAA 279.500 442.900 279.500 464.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_, Center Move (300.700,540.100)->(289.900,532.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 289.900 529.300 289.900 550.900
[03/07 13:16:15   3694] addCustomLine AAA 289.900 529.300 311.500 529.300
[03/07 13:16:15   3694] addCustomLine AAA 289.900 550.900 311.500 550.900
[03/07 13:16:15   3694] addCustomLine AAA 311.500 529.300 311.500 550.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q1_reg_13_, Center Move (305.700,534.700)->(294.900,525.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 294.900 523.900 294.900 545.500
[03/07 13:16:15   3694] addCustomLine AAA 294.900 523.900 316.500 523.900
[03/07 13:16:15   3694] addCustomLine AAA 294.900 545.500 316.500 545.500
[03/07 13:16:15   3694] addCustomLine AAA 316.500 523.900 316.500 545.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_, Center Move (271.300,462.700)->(260.500,466.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 260.500 451.900 260.500 473.500
[03/07 13:16:15   3694] addCustomLine AAA 260.500 451.900 282.100 451.900
[03/07 13:16:15   3694] addCustomLine AAA 260.500 473.500 282.100 473.500
[03/07 13:16:15   3694] addCustomLine AAA 282.100 451.900 282.100 473.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q5_reg_15_, Center Move (290.800,525.700)->(285.400,514.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 280.000 514.900 280.000 536.500
[03/07 13:16:15   3694] addCustomLine AAA 280.000 514.900 301.600 514.900
[03/07 13:16:15   3694] addCustomLine AAA 280.000 536.500 301.600 536.500
[03/07 13:16:15   3694] addCustomLine AAA 301.600 514.900 301.600 536.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_, Center Move (217.100,48.700)->(218.700,59.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 206.300 37.900 206.300 59.500
[03/07 13:16:15   3694] addCustomLine AAA 206.300 37.900 227.900 37.900
[03/07 13:16:15   3694] addCustomLine AAA 206.300 59.500 227.900 59.500
[03/07 13:16:15   3694] addCustomLine AAA 227.900 37.900 227.900 59.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_, Center Move (217.700,54.100)->(213.900,64.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 206.900 43.300 206.900 64.900
[03/07 13:16:15   3694] addCustomLine AAA 206.900 43.300 228.500 43.300
[03/07 13:16:15   3694] addCustomLine AAA 206.900 64.900 228.500 64.900
[03/07 13:16:15   3694] addCustomLine AAA 228.500 43.300 228.500 64.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_, Center Move (210.900,45.100)->(215.500,55.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 200.100 34.300 200.100 55.900
[03/07 13:16:15   3694] addCustomLine AAA 200.100 34.300 221.700 34.300
[03/07 13:16:15   3694] addCustomLine AAA 200.100 55.900 221.700 55.900
[03/07 13:16:15   3694] addCustomLine AAA 221.700 34.300 221.700 55.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_, Center Move (276.800,172.900)->(279.800,162.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 266.000 162.100 266.000 183.700
[03/07 13:16:15   3694] addCustomLine AAA 266.000 162.100 287.600 162.100
[03/07 13:16:15   3694] addCustomLine AAA 266.000 183.700 287.600 183.700
[03/07 13:16:15   3694] addCustomLine AAA 287.600 162.100 287.600 183.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_, Center Move (215.300,46.900)->(214.700,57.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 204.500 36.100 204.500 57.700
[03/07 13:16:15   3694] addCustomLine AAA 204.500 36.100 226.100 36.100
[03/07 13:16:15   3694] addCustomLine AAA 204.500 57.700 226.100 57.700
[03/07 13:16:15   3694] addCustomLine AAA 226.100 36.100 226.100 57.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_, Center Move (211.300,50.500)->(215.700,61.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 200.500 39.700 200.500 61.300
[03/07 13:16:15   3694] addCustomLine AAA 200.500 39.700 222.100 39.700
[03/07 13:16:15   3694] addCustomLine AAA 200.500 61.300 222.100 61.300
[03/07 13:16:15   3694] addCustomLine AAA 222.100 39.700 222.100 61.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/load_ready_q_reg, Center Move (276.700,169.300)->(280.100,158.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 265.900 158.500 265.900 180.100
[03/07 13:16:15   3694] addCustomLine AAA 265.900 158.500 287.500 158.500
[03/07 13:16:15   3694] addCustomLine AAA 265.900 180.100 287.500 180.100
[03/07 13:16:15   3694] addCustomLine AAA 287.500 158.500 287.500 180.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_, Center Move (285.600,174.700)->(284.000,163.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 274.800 163.900 274.800 185.500
[03/07 13:16:15   3694] addCustomLine AAA 274.800 163.900 296.400 163.900
[03/07 13:16:15   3694] addCustomLine AAA 274.800 185.500 296.400 185.500
[03/07 13:16:15   3694] addCustomLine AAA 296.400 163.900 296.400 185.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_, Center Move (283.400,180.100)->(281.100,169.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 272.600 169.300 272.600 190.900
[03/07 13:16:15   3694] addCustomLine AAA 272.600 169.300 294.200 169.300
[03/07 13:16:15   3694] addCustomLine AAA 272.600 190.900 294.200 190.900
[03/07 13:16:15   3694] addCustomLine AAA 294.200 169.300 294.200 190.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_, Center Move (280.300,181.900)->(280.300,171.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 269.500 171.100 269.500 192.700
[03/07 13:16:15   3694] addCustomLine AAA 269.500 171.100 291.100 171.100
[03/07 13:16:15   3694] addCustomLine AAA 269.500 192.700 291.100 192.700
[03/07 13:16:15   3694] addCustomLine AAA 291.100 171.100 291.100 192.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_, Center Move (266.300,153.100)->(255.500,147.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 255.500 142.300 255.500 163.900
[03/07 13:16:15   3694] addCustomLine AAA 255.500 142.300 277.100 142.300
[03/07 13:16:15   3694] addCustomLine AAA 255.500 163.900 277.100 163.900
[03/07 13:16:15   3694] addCustomLine AAA 277.100 142.300 277.100 163.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_, Center Move (282.300,198.100)->(271.500,198.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 271.500 187.300 271.500 208.900
[03/07 13:16:15   3694] addCustomLine AAA 271.500 187.300 293.100 187.300
[03/07 13:16:15   3694] addCustomLine AAA 271.500 208.900 293.100 208.900
[03/07 13:16:15   3694] addCustomLine AAA 293.100 187.300 293.100 208.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_, Center Move (249.100,198.100)->(238.300,196.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 238.300 187.300 238.300 208.900
[03/07 13:16:15   3694] addCustomLine AAA 238.300 187.300 259.900 187.300
[03/07 13:16:15   3694] addCustomLine AAA 238.300 208.900 259.900 208.900
[03/07 13:16:15   3694] addCustomLine AAA 259.900 187.300 259.900 208.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_, Center Move (207.100,223.300)->(202.100,212.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 196.300 212.500 196.300 234.100
[03/07 13:16:15   3694] addCustomLine AAA 196.300 212.500 217.900 212.500
[03/07 13:16:15   3694] addCustomLine AAA 196.300 234.100 217.900 234.100
[03/07 13:16:15   3694] addCustomLine AAA 217.900 212.500 217.900 234.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_, Center Move (204.700,142.300)->(203.500,153.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 193.900 131.500 193.900 153.100
[03/07 13:16:15   3694] addCustomLine AAA 193.900 131.500 215.500 131.500
[03/07 13:16:15   3694] addCustomLine AAA 193.900 153.100 215.500 153.100
[03/07 13:16:15   3694] addCustomLine AAA 215.500 131.500 215.500 153.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_, Center Move (249.300,225.100)->(238.500,226.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 238.500 214.300 238.500 235.900
[03/07 13:16:15   3694] addCustomLine AAA 238.500 214.300 260.100 214.300
[03/07 13:16:15   3694] addCustomLine AAA 238.500 235.900 260.100 235.900
[03/07 13:16:15   3694] addCustomLine AAA 260.100 214.300 260.100 235.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_, Center Move (238.500,180.100)->(227.700,176.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 227.700 169.300 227.700 190.900
[03/07 13:16:15   3694] addCustomLine AAA 227.700 169.300 249.300 169.300
[03/07 13:16:15   3694] addCustomLine AAA 227.700 190.900 249.300 190.900
[03/07 13:16:15   3694] addCustomLine AAA 249.300 169.300 249.300 190.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_, Center Move (278.500,192.700)->(267.700,198.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 267.700 181.900 267.700 203.500
[03/07 13:16:15   3694] addCustomLine AAA 267.700 181.900 289.300 181.900
[03/07 13:16:15   3694] addCustomLine AAA 267.700 203.500 289.300 203.500
[03/07 13:16:15   3694] addCustomLine AAA 289.300 181.900 289.300 203.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_, Center Move (222.300,160.300)->(215.300,171.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 211.500 149.500 211.500 171.100
[03/07 13:16:15   3694] addCustomLine AAA 211.500 149.500 233.100 149.500
[03/07 13:16:15   3694] addCustomLine AAA 211.500 171.100 233.100 171.100
[03/07 13:16:15   3694] addCustomLine AAA 233.100 149.500 233.100 171.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_, Center Move (276.100,181.900)->(265.300,185.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 265.300 171.100 265.300 192.700
[03/07 13:16:15   3694] addCustomLine AAA 265.300 171.100 286.900 171.100
[03/07 13:16:15   3694] addCustomLine AAA 265.300 192.700 286.900 192.700
[03/07 13:16:15   3694] addCustomLine AAA 286.900 171.100 286.900 192.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_, Center Move (272.300,171.100)->(261.500,176.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 261.500 160.300 261.500 181.900
[03/07 13:16:15   3694] addCustomLine AAA 261.500 160.300 283.100 160.300
[03/07 13:16:15   3694] addCustomLine AAA 261.500 181.900 283.100 181.900
[03/07 13:16:15   3694] addCustomLine AAA 283.100 160.300 283.100 181.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_, Center Move (281.500,196.300)->(270.700,196.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 270.700 185.500 270.700 207.100
[03/07 13:16:15   3694] addCustomLine AAA 270.700 185.500 292.300 185.500
[03/07 13:16:15   3694] addCustomLine AAA 270.700 207.100 292.300 207.100
[03/07 13:16:15   3694] addCustomLine AAA 292.300 185.500 292.300 207.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_, Center Move (242.500,201.700)->(231.700,198.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 231.700 190.900 231.700 212.500
[03/07 13:16:15   3694] addCustomLine AAA 231.700 190.900 253.300 190.900
[03/07 13:16:15   3694] addCustomLine AAA 231.700 212.500 253.300 212.500
[03/07 13:16:15   3694] addCustomLine AAA 253.300 190.900 253.300 212.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_, Center Move (234.500,171.100)->(223.700,181.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 223.700 160.300 223.700 181.900
[03/07 13:16:15   3694] addCustomLine AAA 223.700 160.300 245.300 160.300
[03/07 13:16:15   3694] addCustomLine AAA 223.700 181.900 245.300 181.900
[03/07 13:16:15   3694] addCustomLine AAA 245.300 160.300 245.300 181.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_, Center Move (199.900,135.100)->(197.300,145.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 189.100 124.300 189.100 145.900
[03/07 13:16:15   3694] addCustomLine AAA 189.100 124.300 210.700 124.300
[03/07 13:16:15   3694] addCustomLine AAA 189.100 145.900 210.700 145.900
[03/07 13:16:15   3694] addCustomLine AAA 210.700 124.300 210.700 145.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_, Center Move (190.100,138.700)->(191.500,149.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 179.300 127.900 179.300 149.500
[03/07 13:16:15   3694] addCustomLine AAA 179.300 127.900 200.900 127.900
[03/07 13:16:15   3694] addCustomLine AAA 179.300 149.500 200.900 149.500
[03/07 13:16:15   3694] addCustomLine AAA 200.900 127.900 200.900 149.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_, Center Move (203.100,140.500)->(195.100,151.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 192.300 129.700 192.300 151.300
[03/07 13:16:15   3694] addCustomLine AAA 192.300 129.700 213.900 129.700
[03/07 13:16:15   3694] addCustomLine AAA 192.300 151.300 213.900 151.300
[03/07 13:16:15   3694] addCustomLine AAA 213.900 129.700 213.900 151.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_, Center Move (198.100,145.900)->(190.100,156.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 187.300 135.100 187.300 156.700
[03/07 13:16:15   3694] addCustomLine AAA 187.300 135.100 208.900 135.100
[03/07 13:16:15   3694] addCustomLine AAA 187.300 156.700 208.900 156.700
[03/07 13:16:15   3694] addCustomLine AAA 208.900 135.100 208.900 156.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_, Center Move (267.300,183.700)->(256.500,192.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 256.500 172.900 256.500 194.500
[03/07 13:16:15   3694] addCustomLine AAA 256.500 172.900 278.100 172.900
[03/07 13:16:15   3694] addCustomLine AAA 256.500 194.500 278.100 194.500
[03/07 13:16:15   3694] addCustomLine AAA 278.100 172.900 278.100 194.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_, Center Move (213.100,167.500)->(205.500,178.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 202.300 156.700 202.300 178.300
[03/07 13:16:15   3694] addCustomLine AAA 202.300 156.700 223.900 156.700
[03/07 13:16:15   3694] addCustomLine AAA 202.300 178.300 223.900 178.300
[03/07 13:16:15   3694] addCustomLine AAA 223.900 156.700 223.900 178.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_, Center Move (201.100,144.100)->(198.500,154.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 190.300 133.300 190.300 154.900
[03/07 13:16:15   3694] addCustomLine AAA 190.300 133.300 211.900 133.300
[03/07 13:16:15   3694] addCustomLine AAA 190.300 154.900 211.900 154.900
[03/07 13:16:15   3694] addCustomLine AAA 211.900 133.300 211.900 154.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_, Center Move (261.300,162.100)->(256.500,172.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 250.500 151.300 250.500 172.900
[03/07 13:16:15   3694] addCustomLine AAA 250.500 151.300 272.100 151.300
[03/07 13:16:15   3694] addCustomLine AAA 250.500 172.900 272.100 172.900
[03/07 13:16:15   3694] addCustomLine AAA 272.100 151.300 272.100 172.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_, Center Move (232.900,154.900)->(236.500,165.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 222.100 144.100 222.100 165.700
[03/07 13:16:15   3694] addCustomLine AAA 222.100 144.100 243.700 144.100
[03/07 13:16:15   3694] addCustomLine AAA 222.100 165.700 243.700 165.700
[03/07 13:16:15   3694] addCustomLine AAA 243.700 144.100 243.700 165.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_, Center Move (207.500,230.500)->(205.700,219.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 196.700 219.700 196.700 241.300
[03/07 13:16:15   3694] addCustomLine AAA 196.700 219.700 218.300 219.700
[03/07 13:16:15   3694] addCustomLine AAA 196.700 241.300 218.300 241.300
[03/07 13:16:15   3694] addCustomLine AAA 218.300 219.700 218.300 241.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_, Center Move (209.700,252.100)->(216.900,262.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 198.900 241.300 198.900 262.900
[03/07 13:16:15   3694] addCustomLine AAA 198.900 241.300 220.500 241.300
[03/07 13:16:15   3694] addCustomLine AAA 198.900 262.900 220.500 262.900
[03/07 13:16:15   3694] addCustomLine AAA 220.500 241.300 220.500 262.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_, Center Move (269.900,259.300)->(259.100,262.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 259.100 248.500 259.100 270.100
[03/07 13:16:15   3694] addCustomLine AAA 259.100 248.500 280.700 248.500
[03/07 13:16:15   3694] addCustomLine AAA 259.100 270.100 280.700 270.100
[03/07 13:16:15   3694] addCustomLine AAA 280.700 248.500 280.700 270.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_, Center Move (275.900,230.500)->(265.100,237.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 265.100 219.700 265.100 241.300
[03/07 13:16:15   3694] addCustomLine AAA 265.100 219.700 286.700 219.700
[03/07 13:16:15   3694] addCustomLine AAA 265.100 241.300 286.700 241.300
[03/07 13:16:15   3694] addCustomLine AAA 286.700 219.700 286.700 241.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_, Center Move (199.900,270.100)->(205.100,280.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 189.100 259.300 189.100 280.900
[03/07 13:16:15   3694] addCustomLine AAA 189.100 259.300 210.700 259.300
[03/07 13:16:15   3694] addCustomLine AAA 189.100 280.900 210.700 280.900
[03/07 13:16:15   3694] addCustomLine AAA 210.700 259.300 210.700 280.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_, Center Move (244.100,252.100)->(240.300,262.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 233.300 241.300 233.300 262.900
[03/07 13:16:15   3694] addCustomLine AAA 233.300 241.300 254.900 241.300
[03/07 13:16:15   3694] addCustomLine AAA 233.300 262.900 254.900 262.900
[03/07 13:16:15   3694] addCustomLine AAA 254.900 241.300 254.900 262.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_, Center Move (279.500,248.500)->(268.700,250.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 268.700 237.700 268.700 259.300
[03/07 13:16:15   3694] addCustomLine AAA 268.700 237.700 290.300 237.700
[03/07 13:16:15   3694] addCustomLine AAA 268.700 259.300 290.300 259.300
[03/07 13:16:15   3694] addCustomLine AAA 290.300 237.700 290.300 259.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_, Center Move (227.700,262.900)->(227.700,273.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 216.900 252.100 216.900 273.700
[03/07 13:16:15   3694] addCustomLine AAA 216.900 252.100 238.500 252.100
[03/07 13:16:15   3694] addCustomLine AAA 216.900 273.700 238.500 273.700
[03/07 13:16:15   3694] addCustomLine AAA 238.500 252.100 238.500 273.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_, Center Move (194.100,257.500)->(204.900,268.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 183.300 246.700 183.300 268.300
[03/07 13:16:15   3694] addCustomLine AAA 183.300 246.700 204.900 246.700
[03/07 13:16:15   3694] addCustomLine AAA 183.300 268.300 204.900 268.300
[03/07 13:16:15   3694] addCustomLine AAA 204.900 246.700 204.900 268.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_, Center Move (248.300,367.300)->(239.700,356.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 237.500 356.500 237.500 378.100
[03/07 13:16:15   3694] addCustomLine AAA 237.500 356.500 259.100 356.500
[03/07 13:16:15   3694] addCustomLine AAA 237.500 378.100 259.100 378.100
[03/07 13:16:15   3694] addCustomLine AAA 259.100 356.500 259.100 378.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_, Center Move (214.300,306.100)->(215.700,316.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 203.500 295.300 203.500 316.900
[03/07 13:16:15   3694] addCustomLine AAA 203.500 295.300 225.100 295.300
[03/07 13:16:15   3694] addCustomLine AAA 203.500 316.900 225.100 316.900
[03/07 13:16:15   3694] addCustomLine AAA 225.100 295.300 225.100 316.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_, Center Move (253.300,378.100)->(242.500,367.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 242.500 367.300 242.500 388.900
[03/07 13:16:15   3694] addCustomLine AAA 242.500 367.300 264.100 367.300
[03/07 13:16:15   3694] addCustomLine AAA 242.500 388.900 264.100 388.900
[03/07 13:16:15   3694] addCustomLine AAA 264.100 367.300 264.100 388.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_, Center Move (257.500,372.700)->(246.700,367.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 246.700 361.900 246.700 383.500
[03/07 13:16:15   3694] addCustomLine AAA 246.700 361.900 268.300 361.900
[03/07 13:16:15   3694] addCustomLine AAA 246.700 383.500 268.300 383.500
[03/07 13:16:15   3694] addCustomLine AAA 268.300 361.900 268.300 383.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_, Center Move (227.700,315.100)->(221.700,325.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 216.900 304.300 216.900 325.900
[03/07 13:16:15   3694] addCustomLine AAA 216.900 304.300 238.500 304.300
[03/07 13:16:15   3694] addCustomLine AAA 216.900 325.900 238.500 325.900
[03/07 13:16:15   3694] addCustomLine AAA 238.500 304.300 238.500 325.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_, Center Move (264.100,381.700)->(253.300,370.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 253.300 370.900 253.300 392.500
[03/07 13:16:15   3694] addCustomLine AAA 253.300 370.900 274.900 370.900
[03/07 13:16:15   3694] addCustomLine AAA 253.300 392.500 274.900 392.500
[03/07 13:16:15   3694] addCustomLine AAA 274.900 370.900 274.900 392.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_, Center Move (164.500,288.100)->(167.900,298.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 153.700 277.300 153.700 298.900
[03/07 13:16:15   3694] addCustomLine AAA 153.700 277.300 175.300 277.300
[03/07 13:16:15   3694] addCustomLine AAA 153.700 298.900 175.300 298.900
[03/07 13:16:15   3694] addCustomLine AAA 175.300 277.300 175.300 298.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_, Center Move (237.500,383.500)->(226.700,376.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 226.700 372.700 226.700 394.300
[03/07 13:16:15   3694] addCustomLine AAA 226.700 372.700 248.300 372.700
[03/07 13:16:15   3694] addCustomLine AAA 226.700 394.300 248.300 394.300
[03/07 13:16:15   3694] addCustomLine AAA 248.300 372.700 248.300 394.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_, Center Move (204.900,298.900)->(204.900,309.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 194.100 288.100 194.100 309.700
[03/07 13:16:15   3694] addCustomLine AAA 194.100 288.100 215.700 288.100
[03/07 13:16:15   3694] addCustomLine AAA 194.100 309.700 215.700 309.700
[03/07 13:16:15   3694] addCustomLine AAA 215.700 288.100 215.700 309.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_, Center Move (170.700,340.300)->(168.300,351.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 159.900 329.500 159.900 351.100
[03/07 13:16:15   3694] addCustomLine AAA 159.900 329.500 181.500 329.500
[03/07 13:16:15   3694] addCustomLine AAA 159.900 351.100 181.500 351.100
[03/07 13:16:15   3694] addCustomLine AAA 181.500 329.500 181.500 351.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_, Center Move (249.500,369.100)->(241.300,358.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 238.700 358.300 238.700 379.900
[03/07 13:16:15   3694] addCustomLine AAA 238.700 358.300 260.300 358.300
[03/07 13:16:15   3694] addCustomLine AAA 238.700 379.900 260.300 379.900
[03/07 13:16:15   3694] addCustomLine AAA 260.300 358.300 260.300 379.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_, Center Move (157.500,306.100)->(159.700,316.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 146.700 295.300 146.700 316.900
[03/07 13:16:15   3694] addCustomLine AAA 146.700 295.300 168.300 295.300
[03/07 13:16:15   3694] addCustomLine AAA 146.700 316.900 168.300 316.900
[03/07 13:16:15   3694] addCustomLine AAA 168.300 295.300 168.300 316.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_, Center Move (155.100,313.300)->(158.100,324.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 144.300 302.500 144.300 324.100
[03/07 13:16:15   3694] addCustomLine AAA 144.300 302.500 165.900 302.500
[03/07 13:16:15   3694] addCustomLine AAA 144.300 324.100 165.900 324.100
[03/07 13:16:15   3694] addCustomLine AAA 165.900 302.500 165.900 324.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_, Center Move (258.300,381.700)->(247.500,370.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 247.500 370.900 247.500 392.500
[03/07 13:16:15   3694] addCustomLine AAA 247.500 370.900 269.100 370.900
[03/07 13:16:15   3694] addCustomLine AAA 247.500 392.500 269.100 392.500
[03/07 13:16:15   3694] addCustomLine AAA 269.100 370.900 269.100 392.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_, Center Move (165.500,286.300)->(176.300,295.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 154.700 275.500 154.700 297.100
[03/07 13:16:15   3694] addCustomLine AAA 154.700 275.500 176.300 275.500
[03/07 13:16:15   3694] addCustomLine AAA 154.700 297.100 176.300 297.100
[03/07 13:16:15   3694] addCustomLine AAA 176.300 275.500 176.300 297.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_, Center Move (175.300,282.700)->(183.300,293.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 164.500 271.900 164.500 293.500
[03/07 13:16:15   3694] addCustomLine AAA 164.500 271.900 186.100 271.900
[03/07 13:16:15   3694] addCustomLine AAA 164.500 293.500 186.100 293.500
[03/07 13:16:15   3694] addCustomLine AAA 186.100 271.900 186.100 293.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_, Center Move (165.100,277.300)->(175.900,288.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 154.300 266.500 154.300 288.100
[03/07 13:16:15   3694] addCustomLine AAA 154.300 266.500 175.900 266.500
[03/07 13:16:15   3694] addCustomLine AAA 154.300 288.100 175.900 288.100
[03/07 13:16:15   3694] addCustomLine AAA 175.900 266.500 175.900 288.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_, Center Move (172.900,277.300)->(180.100,288.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 162.100 266.500 162.100 288.100
[03/07 13:16:15   3694] addCustomLine AAA 162.100 266.500 183.700 266.500
[03/07 13:16:15   3694] addCustomLine AAA 162.100 288.100 183.700 288.100
[03/07 13:16:15   3694] addCustomLine AAA 183.700 266.500 183.700 288.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_, Center Move (216.500,311.500)->(215.900,322.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 205.700 300.700 205.700 322.300
[03/07 13:16:15   3694] addCustomLine AAA 205.700 300.700 227.300 300.700
[03/07 13:16:15   3694] addCustomLine AAA 205.700 322.300 227.300 322.300
[03/07 13:16:15   3694] addCustomLine AAA 227.300 300.700 227.300 322.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_, Center Move (177.300,394.300)->(186.300,383.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 166.500 383.500 166.500 405.100
[03/07 13:16:15   3694] addCustomLine AAA 166.500 383.500 188.100 383.500
[03/07 13:16:15   3694] addCustomLine AAA 166.500 405.100 188.100 405.100
[03/07 13:16:15   3694] addCustomLine AAA 188.100 383.500 188.100 405.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_, Center Move (258.300,394.300)->(247.500,383.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 247.500 383.500 247.500 405.100
[03/07 13:16:15   3694] addCustomLine AAA 247.500 383.500 269.100 383.500
[03/07 13:16:15   3694] addCustomLine AAA 247.500 405.100 269.100 405.100
[03/07 13:16:15   3694] addCustomLine AAA 269.100 383.500 269.100 405.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_, Center Move (230.300,324.100)->(229.500,334.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 219.500 313.300 219.500 334.900
[03/07 13:16:15   3694] addCustomLine AAA 219.500 313.300 241.100 313.300
[03/07 13:16:15   3694] addCustomLine AAA 219.500 334.900 241.100 334.900
[03/07 13:16:15   3694] addCustomLine AAA 241.100 313.300 241.100 334.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_, Center Move (250.300,372.700)->(239.500,381.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 239.500 361.900 239.500 383.500
[03/07 13:16:15   3694] addCustomLine AAA 239.500 361.900 261.100 361.900
[03/07 13:16:15   3694] addCustomLine AAA 239.500 383.500 261.100 383.500
[03/07 13:16:15   3694] addCustomLine AAA 261.100 361.900 261.100 383.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_, Center Move (167.300,295.300)->(172.300,306.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 156.500 284.500 156.500 306.100
[03/07 13:16:15   3694] addCustomLine AAA 156.500 284.500 178.100 284.500
[03/07 13:16:15   3694] addCustomLine AAA 156.500 306.100 178.100 306.100
[03/07 13:16:15   3694] addCustomLine AAA 178.100 284.500 178.100 306.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_, Center Move (245.900,412.300)->(235.100,406.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 235.100 401.500 235.100 423.100
[03/07 13:16:15   3694] addCustomLine AAA 235.100 401.500 256.700 401.500
[03/07 13:16:15   3694] addCustomLine AAA 235.100 423.100 256.700 423.100
[03/07 13:16:15   3694] addCustomLine AAA 256.700 401.500 256.700 423.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_, Center Move (168.300,316.900)->(174.100,327.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 157.500 306.100 157.500 327.700
[03/07 13:16:15   3694] addCustomLine AAA 157.500 306.100 179.100 306.100
[03/07 13:16:15   3694] addCustomLine AAA 157.500 327.700 179.100 327.700
[03/07 13:16:15   3694] addCustomLine AAA 179.100 306.100 179.100 327.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_, Center Move (153.500,392.500)->(154.100,381.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 142.700 381.700 142.700 403.300
[03/07 13:16:15   3694] addCustomLine AAA 142.700 381.700 164.300 381.700
[03/07 13:16:15   3694] addCustomLine AAA 142.700 403.300 164.300 403.300
[03/07 13:16:15   3694] addCustomLine AAA 164.300 381.700 164.300 403.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_, Center Move (156.100,311.500)->(158.700,322.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 145.300 300.700 145.300 322.300
[03/07 13:16:15   3694] addCustomLine AAA 145.300 300.700 166.900 300.700
[03/07 13:16:15   3694] addCustomLine AAA 145.300 322.300 166.900 322.300
[03/07 13:16:15   3694] addCustomLine AAA 166.900 300.700 166.900 322.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_, Center Move (159.900,316.900)->(159.700,327.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 149.100 306.100 149.100 327.700
[03/07 13:16:15   3694] addCustomLine AAA 149.100 306.100 170.700 306.100
[03/07 13:16:15   3694] addCustomLine AAA 149.100 327.700 170.700 327.700
[03/07 13:16:15   3694] addCustomLine AAA 170.700 306.100 170.700 327.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_, Center Move (222.100,336.700)->(219.900,347.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 211.300 325.900 211.300 347.500
[03/07 13:16:15   3694] addCustomLine AAA 211.300 325.900 232.900 325.900
[03/07 13:16:15   3694] addCustomLine AAA 211.300 347.500 232.900 347.500
[03/07 13:16:15   3694] addCustomLine AAA 232.900 325.900 232.900 347.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_, Center Move (181.100,277.300)->(183.300,288.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 170.300 266.500 170.300 288.100
[03/07 13:16:15   3694] addCustomLine AAA 170.300 266.500 191.900 266.500
[03/07 13:16:15   3694] addCustomLine AAA 170.300 288.100 191.900 288.100
[03/07 13:16:15   3694] addCustomLine AAA 191.900 266.500 191.900 288.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_, Center Move (169.900,331.300)->(172.500,342.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 159.100 320.500 159.100 342.100
[03/07 13:16:15   3694] addCustomLine AAA 159.100 320.500 180.700 320.500
[03/07 13:16:15   3694] addCustomLine AAA 159.100 342.100 180.700 342.100
[03/07 13:16:15   3694] addCustomLine AAA 180.700 320.500 180.700 342.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_, Center Move (224.300,333.100)->(224.900,343.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 213.500 322.300 213.500 343.900
[03/07 13:16:15   3694] addCustomLine AAA 213.500 322.300 235.100 322.300
[03/07 13:16:15   3694] addCustomLine AAA 213.500 343.900 235.100 343.900
[03/07 13:16:15   3694] addCustomLine AAA 235.100 322.300 235.100 343.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_, Center Move (216.500,327.700)->(205.700,333.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 205.700 316.900 205.700 338.500
[03/07 13:16:15   3694] addCustomLine AAA 205.700 316.900 227.300 316.900
[03/07 13:16:15   3694] addCustomLine AAA 205.700 338.500 227.300 338.500
[03/07 13:16:15   3694] addCustomLine AAA 227.300 316.900 227.300 338.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_, Center Move (170.900,286.300)->(176.900,297.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 160.100 275.500 160.100 297.100
[03/07 13:16:15   3694] addCustomLine AAA 160.100 275.500 181.700 275.500
[03/07 13:16:15   3694] addCustomLine AAA 160.100 297.100 181.700 297.100
[03/07 13:16:15   3694] addCustomLine AAA 181.700 275.500 181.700 297.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_, Center Move (156.500,351.100)->(157.100,361.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 145.700 340.300 145.700 361.900
[03/07 13:16:15   3694] addCustomLine AAA 145.700 340.300 167.300 340.300
[03/07 13:16:15   3694] addCustomLine AAA 145.700 361.900 167.300 361.900
[03/07 13:16:15   3694] addCustomLine AAA 167.300 340.300 167.300 361.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_, Center Move (210.100,300.700)->(214.500,311.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 199.300 289.900 199.300 311.500
[03/07 13:16:15   3694] addCustomLine AAA 199.300 289.900 220.900 289.900
[03/07 13:16:15   3694] addCustomLine AAA 199.300 311.500 220.900 311.500
[03/07 13:16:15   3694] addCustomLine AAA 220.900 289.900 220.900 311.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_, Center Move (208.100,306.100)->(208.700,316.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 197.300 295.300 197.300 316.900
[03/07 13:16:15   3694] addCustomLine AAA 197.300 295.300 218.900 295.300
[03/07 13:16:15   3694] addCustomLine AAA 197.300 316.900 218.900 316.900
[03/07 13:16:15   3694] addCustomLine AAA 218.900 295.300 218.900 316.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_, Center Move (158.700,324.100)->(159.300,334.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 147.900 313.300 147.900 334.900
[03/07 13:16:15   3694] addCustomLine AAA 147.900 313.300 169.500 313.300
[03/07 13:16:15   3694] addCustomLine AAA 147.900 334.900 169.500 334.900
[03/07 13:16:15   3694] addCustomLine AAA 169.500 313.300 169.500 334.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_, Center Move (236.500,354.700)->(227.500,365.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 225.700 343.900 225.700 365.500
[03/07 13:16:15   3694] addCustomLine AAA 225.700 343.900 247.300 343.900
[03/07 13:16:15   3694] addCustomLine AAA 225.700 365.500 247.300 365.500
[03/07 13:16:15   3694] addCustomLine AAA 247.300 343.900 247.300 365.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_, Center Move (240.900,437.500)->(230.100,446.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 230.100 426.700 230.100 448.300
[03/07 13:16:15   3694] addCustomLine AAA 230.100 426.700 251.700 426.700
[03/07 13:16:15   3694] addCustomLine AAA 230.100 448.300 251.700 448.300
[03/07 13:16:15   3694] addCustomLine AAA 251.700 426.700 251.700 448.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_, Center Move (241.100,433.900)->(230.300,439.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 230.300 423.100 230.300 444.700
[03/07 13:16:15   3694] addCustomLine AAA 230.300 423.100 251.900 423.100
[03/07 13:16:15   3694] addCustomLine AAA 230.300 444.700 251.900 444.700
[03/07 13:16:15   3694] addCustomLine AAA 251.900 423.100 251.900 444.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_, Center Move (230.500,417.700)->(220.300,428.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 219.700 406.900 219.700 428.500
[03/07 13:16:15   3694] addCustomLine AAA 219.700 406.900 241.300 406.900
[03/07 13:16:15   3694] addCustomLine AAA 219.700 428.500 241.300 428.500
[03/07 13:16:15   3694] addCustomLine AAA 241.300 406.900 241.300 428.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_, Center Move (240.900,432.100)->(230.100,435.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 230.100 421.300 230.100 442.900
[03/07 13:16:15   3694] addCustomLine AAA 230.100 421.300 251.700 421.300
[03/07 13:16:15   3694] addCustomLine AAA 230.100 442.900 251.700 442.900
[03/07 13:16:15   3694] addCustomLine AAA 251.700 421.300 251.700 442.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_, Center Move (145.700,538.300)->(152.900,527.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 134.900 527.500 134.900 549.100
[03/07 13:16:15   3694] addCustomLine AAA 134.900 527.500 156.500 527.500
[03/07 13:16:15   3694] addCustomLine AAA 134.900 549.100 156.500 549.100
[03/07 13:16:15   3694] addCustomLine AAA 156.500 527.500 156.500 549.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_, Center Move (152.900,540.100)->(152.500,529.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 142.100 529.300 142.100 550.900
[03/07 13:16:15   3694] addCustomLine AAA 142.100 529.300 163.700 529.300
[03/07 13:16:15   3694] addCustomLine AAA 142.100 550.900 163.700 550.900
[03/07 13:16:15   3694] addCustomLine AAA 163.700 529.300 163.700 550.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_, Center Move (134.500,532.900)->(145.300,522.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 123.700 522.100 123.700 543.700
[03/07 13:16:15   3694] addCustomLine AAA 123.700 522.100 145.300 522.100
[03/07 13:16:15   3694] addCustomLine AAA 123.700 543.700 145.300 543.700
[03/07 13:16:15   3694] addCustomLine AAA 145.300 522.100 145.300 543.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_, Center Move (134.300,516.700)->(140.900,505.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 123.500 505.900 123.500 527.500
[03/07 13:16:15   3694] addCustomLine AAA 123.500 505.900 145.100 505.900
[03/07 13:16:15   3694] addCustomLine AAA 123.500 527.500 145.100 527.500
[03/07 13:16:15   3694] addCustomLine AAA 145.100 505.900 145.100 527.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_, Center Move (136.300,505.900)->(143.700,495.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 125.500 495.100 125.500 516.700
[03/07 13:16:15   3694] addCustomLine AAA 125.500 495.100 147.100 495.100
[03/07 13:16:15   3694] addCustomLine AAA 125.500 516.700 147.100 516.700
[03/07 13:16:15   3694] addCustomLine AAA 147.100 495.100 147.100 516.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_, Center Move (149.500,428.500)->(154.300,439.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 138.700 417.700 138.700 439.300
[03/07 13:16:15   3694] addCustomLine AAA 138.700 417.700 160.300 417.700
[03/07 13:16:15   3694] addCustomLine AAA 138.700 439.300 160.300 439.300
[03/07 13:16:15   3694] addCustomLine AAA 160.300 417.700 160.300 439.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_, Center Move (158.900,423.100)->(159.100,433.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 148.100 412.300 148.100 433.900
[03/07 13:16:15   3694] addCustomLine AAA 148.100 412.300 169.700 412.300
[03/07 13:16:15   3694] addCustomLine AAA 148.100 433.900 169.700 433.900
[03/07 13:16:15   3694] addCustomLine AAA 169.700 412.300 169.700 433.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_, Center Move (235.900,444.700)->(225.100,446.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 225.100 433.900 225.100 455.500
[03/07 13:16:15   3694] addCustomLine AAA 225.100 433.900 246.700 433.900
[03/07 13:16:15   3694] addCustomLine AAA 225.100 455.500 246.700 455.500
[03/07 13:16:15   3694] addCustomLine AAA 246.700 433.900 246.700 455.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_, Center Move (227.300,444.700)->(216.500,444.700). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 216.500 433.900 216.500 455.500
[03/07 13:16:15   3694] addCustomLine AAA 216.500 433.900 238.100 433.900
[03/07 13:16:15   3694] addCustomLine AAA 216.500 455.500 238.100 455.500
[03/07 13:16:15   3694] addCustomLine AAA 238.100 433.900 238.100 455.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_, Center Move (235.100,419.500)->(226.100,430.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 224.300 408.700 224.300 430.300
[03/07 13:16:15   3694] addCustomLine AAA 224.300 408.700 245.900 408.700
[03/07 13:16:15   3694] addCustomLine AAA 224.300 430.300 245.900 430.300
[03/07 13:16:15   3694] addCustomLine AAA 245.900 408.700 245.900 430.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_, Center Move (160.100,540.100)->(156.900,529.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 149.300 529.300 149.300 550.900
[03/07 13:16:15   3694] addCustomLine AAA 149.300 529.300 170.900 529.300
[03/07 13:16:15   3694] addCustomLine AAA 149.300 550.900 170.900 550.900
[03/07 13:16:15   3694] addCustomLine AAA 170.900 529.300 170.900 550.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_, Center Move (134.300,525.700)->(145.100,514.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 123.500 514.900 123.500 536.500
[03/07 13:16:15   3694] addCustomLine AAA 123.500 514.900 145.100 514.900
[03/07 13:16:15   3694] addCustomLine AAA 123.500 536.500 145.100 536.500
[03/07 13:16:15   3694] addCustomLine AAA 145.100 514.900 145.100 536.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_, Center Move (154.100,430.300)->(160.100,441.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 143.300 419.500 143.300 441.100
[03/07 13:16:15   3694] addCustomLine AAA 143.300 419.500 164.900 419.500
[03/07 13:16:15   3694] addCustomLine AAA 143.300 441.100 164.900 441.100
[03/07 13:16:15   3694] addCustomLine AAA 164.900 419.500 164.900 441.100
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_, Center Move (157.700,432.100)->(162.500,442.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 146.900 421.300 146.900 442.900
[03/07 13:16:15   3694] addCustomLine AAA 146.900 421.300 168.500 421.300
[03/07 13:16:15   3694] addCustomLine AAA 146.900 442.900 168.500 442.900
[03/07 13:16:15   3694] addCustomLine AAA 168.500 421.300 168.500 442.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_, Center Move (230.100,419.500)->(219.300,430.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 219.300 408.700 219.300 430.300
[03/07 13:16:15   3694] addCustomLine AAA 219.300 408.700 240.900 408.700
[03/07 13:16:15   3694] addCustomLine AAA 219.300 430.300 240.900 430.300
[03/07 13:16:15   3694] addCustomLine AAA 240.900 408.700 240.900 430.300
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_, Center Move (226.300,453.700)->(220.100,464.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 215.500 442.900 215.500 464.500
[03/07 13:16:15   3694] addCustomLine AAA 215.500 442.900 237.100 442.900
[03/07 13:16:15   3694] addCustomLine AAA 215.500 464.500 237.100 464.500
[03/07 13:16:15   3694] addCustomLine AAA 237.100 442.900 237.100 464.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_, Center Move (143.100,531.100)->(149.300,520.300). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 132.300 520.300 132.300 541.900
[03/07 13:16:15   3694] addCustomLine AAA 132.300 520.300 153.900 520.300
[03/07 13:16:15   3694] addCustomLine AAA 132.300 541.900 153.900 541.900
[03/07 13:16:15   3694] addCustomLine AAA 153.900 520.300 153.900 541.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_, Center Move (144.700,441.100)->(151.300,451.900). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 133.900 430.300 133.900 451.900
[03/07 13:16:15   3694] addCustomLine AAA 133.900 430.300 155.500 430.300
[03/07 13:16:15   3694] addCustomLine AAA 133.900 451.900 155.500 451.900
[03/07 13:16:15   3694] addCustomLine AAA 155.500 430.300 155.500 451.900
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_, Center Move (241.300,444.700)->(230.500,455.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 230.500 433.900 230.500 455.500
[03/07 13:16:15   3694] addCustomLine AAA 230.500 433.900 252.100 433.900
[03/07 13:16:15   3694] addCustomLine AAA 230.500 455.500 252.100 455.500
[03/07 13:16:15   3694] addCustomLine AAA 252.100 433.900 252.100 455.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_, Center Move (141.900,435.700)->(140.100,446.500). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 131.100 424.900 131.100 446.500
[03/07 13:16:15   3694] addCustomLine AAA 131.100 424.900 152.700 424.900
[03/07 13:16:15   3694] addCustomLine AAA 131.100 446.500 152.700 446.500
[03/07 13:16:15   3694] addCustomLine AAA 152.700 424.900 152.700 446.500
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_, Center Move (151.500,532.900)->(151.300,522.100). Limit box is: 
[03/07 13:16:15   3694] addCustomLine AAA 140.700 522.100 140.700 543.700
[03/07 13:16:15   3694] addCustomLine AAA 140.700 522.100 162.300 522.100
[03/07 13:16:15   3694] addCustomLine AAA 140.700 543.700 162.300 543.700
[03/07 13:16:15   3694] addCustomLine AAA 162.300 522.100 162.300 543.700
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/07 13:16:15   3694] Set place::cacheFPlanSiteMark to 0
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] *** Summary of all messages that are not suppressed in this session:
[03/07 13:16:15   3694] Severity  ID               Count  Summary                                  
[03/07 13:16:15   3694] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/07 13:16:15   3694] ERROR     IMPSP-2002          16  Density too high (%.1f%%), stopping deta...
[03/07 13:16:15   3694] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/07 13:16:15   3694] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/07 13:16:15   3694] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/07 13:16:15   3694] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/07 13:16:15   3694] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/07 13:16:15   3694] *** Message Summary: 16 warning(s), 16 error(s)
[03/07 13:16:15   3694] 
[03/07 13:16:15   3694] **ccopt_design ... cpu = 0:12:47, real = 0:12:44, mem = 1653.6M, totSessionCpu=1:01:34 **
[03/07 13:16:15   3694] <CMD> set_propagated_clock [all_clocks]
[03/07 13:16:15   3694] <CMD> optDesign -postCTS -hold
[03/07 13:16:15   3694] GigaOpt running with 1 threads.
[03/07 13:16:15   3694] Info: 1 threads available for lower-level modules during optimization.
[03/07 13:16:15   3694] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 13:16:15   3694] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 13:16:15   3694] -setupDynamicPowerViewAsDefaultView false
[03/07 13:16:15   3694]                                            # bool, default=false, private
[03/07 13:16:15   3694] #spOpts: N=65 
[03/07 13:16:15   3694] Core basic site is core
[03/07 13:16:15   3694] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:16:15   3694] #spOpts: N=65 mergeVia=F 
[03/07 13:16:15   3694] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/07 13:16:15   3694] 	Cell FILL1_LL, site bcore.
[03/07 13:16:15   3694] 	Cell FILL_NW_HH, site bcore.
[03/07 13:16:15   3694] 	Cell FILL_NW_LL, site bcore.
[03/07 13:16:15   3694] 	Cell GFILL, site gacore.
[03/07 13:16:15   3694] 	Cell GFILL10, site gacore.
[03/07 13:16:15   3694] 	Cell GFILL2, site gacore.
[03/07 13:16:15   3694] 	Cell GFILL3, site gacore.
[03/07 13:16:15   3694] 	Cell GFILL4, site gacore.
[03/07 13:16:15   3694] 	Cell LVLLHCD1, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHCD2, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHCD4, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHCD8, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHD1, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHD2, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHD4, site bcore.
[03/07 13:16:15   3694] 	Cell LVLLHD8, site bcore.
[03/07 13:16:15   3694] .
[03/07 13:16:16   3695] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1657.6M, totSessionCpu=1:01:36 **
[03/07 13:16:16   3695] *** optDesign -postCTS ***
[03/07 13:16:16   3695] DRC Margin: user margin 0.0
[03/07 13:16:16   3695] Hold Target Slack: user slack 0
[03/07 13:16:16   3695] Setup Target Slack: user slack 0;
[03/07 13:16:16   3695] setUsefulSkewMode -noEcoRoute
[03/07 13:16:16   3695] Start to check current routing status for nets...
[03/07 13:16:16   3695] Using hname+ instead name for net compare
[03/07 13:16:16   3696] All nets are already routed correctly.
[03/07 13:16:16   3696] End to check current routing status for nets (mem=1657.6M)
[03/07 13:16:16   3696] DEL0 does not have usable cells
[03/07 13:16:16   3696]  This may be because it is dont_use, or because it has no LEF.
[03/07 13:16:16   3696]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/07 13:16:16   3696] Type 'man IMPOPT-3080' for more detail.
[03/07 13:16:16   3696] *info: All cells identified as Buffer and Delay cells:
[03/07 13:16:16   3696] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/07 13:16:16   3696] *info: ------------------------------------------------------------------
[03/07 13:16:16   3696] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/07 13:16:16   3696] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:16:16   3696] #spOpts: N=65 mergeVia=F 
[03/07 13:16:16   3696] Core basic site is core
[03/07 13:16:16   3696] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:16:17   3696] GigaOpt Hold Optimizer is used
[03/07 13:16:17   3696] Include MVT Delays for Hold Opt
[03/07 13:16:17   3696] <optDesign CMD> fixhold  no -lvt Cells
[03/07 13:16:17   3696] **INFO: Num dontuse cells 396, Num usable cells 625
[03/07 13:16:17   3696] optDesignOneStep: Leakage Power Flow
[03/07 13:16:17   3696] **INFO: Num dontuse cells 396, Num usable cells 625
[03/07 13:16:17   3696] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:01:37 mem=1657.6M ***
[03/07 13:16:17   3696] Effort level <high> specified for reg2reg path_group
[03/07 13:16:18   3698] **INFO: Starting Blocking QThread with 1 CPU
[03/07 13:16:18   3698]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/07 13:16:18   3698] #################################################################################
[03/07 13:16:18   3698] # Design Stage: PreRoute
[03/07 13:16:18   3698] # Design Name: fullchip
[03/07 13:16:18   3698] # Design Mode: 65nm
[03/07 13:16:18   3698] # Analysis Mode: MMMC Non-OCV 
[03/07 13:16:18   3698] # Parasitics Mode: No SPEF/RCDB
[03/07 13:16:18   3698] # Signoff Settings: SI Off 
[03/07 13:16:18   3698] #################################################################################
[03/07 13:16:18   3698] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:16:18   3698] Calculate delays in BcWc mode...
[03/07 13:16:18   3698] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/07 13:16:18   3698] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/07 13:16:18   3698] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 13:16:18   3698] End delay calculation. (MEM=0 CPU=0:00:04.3 REAL=0:00:04.0)
[03/07 13:16:18   3698] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 0.0M) ***
[03/07 13:16:18   3698] *** Done Building Timing Graph (cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:00:14.3 mem=0.0M)
[03/07 13:16:18   3698] 
[03/07 13:16:18   3698] Active hold views:
[03/07 13:16:18   3698]  BC_VIEW
[03/07 13:16:18   3698]   Dominating endpoints: 0
[03/07 13:16:18   3698]   Dominating TNS: -0.000
[03/07 13:16:18   3698] 
[03/07 13:16:18   3698] Done building cte hold timing graph (fixHold) cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:00:14.4 mem=0.0M ***
[03/07 13:16:18   3698] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/07 13:16:18   3698] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/07 13:16:18   3698] Done building hold timer [27628 node(s), 42301 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=0:00:16.4 mem=0.0M ***
[03/07 13:16:28   3707]  
_______________________________________________________________________
[03/07 13:16:28   3707] Done building cte setup timing graph (fixHold) cpu=0:00:10.5 real=0:00:11.0 totSessionCpu=1:01:47 mem=1657.6M ***
[03/07 13:16:28   3707] ** Profile ** Start :  cpu=0:00:00.0, mem=1657.6M
[03/07 13:16:28   3707] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1665.6M
[03/07 13:16:29   3708] *info: category slack lower bound [L -254.2] default
[03/07 13:16:29   3708] *info: category slack lower bound [H -254.2] reg2reg 
[03/07 13:16:29   3708] --------------------------------------------------- 
[03/07 13:16:29   3708]    Setup Violation Summary with Target Slack (0.000 ns)
[03/07 13:16:29   3708] --------------------------------------------------- 
[03/07 13:16:29   3708]          WNS    reg2regWNS
[03/07 13:16:29   3708]    -0.254 ns     -0.254 ns
[03/07 13:16:29   3708] --------------------------------------------------- 
[03/07 13:16:29   3708] Restoring autoHoldViews:  BC_VIEW
[03/07 13:16:29   3708] ** Profile ** Start :  cpu=0:00:00.0, mem=1665.6M
[03/07 13:16:30   3708] ** Profile ** Other data :  cpu=0:00:00.1, mem=1665.6M
[03/07 13:16:30   3709] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1665.6M
[03/07 13:16:30   3709] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.254  | -0.254  | -0.175  |
|           TNS (ns):|-158.392 |-147.843 | -10.549 |
|    Violating Paths:|  1684   |  1596   |   88    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.082  | -0.082  |  0.000  |
|           TNS (ns):| -5.209  | -5.209  |  0.000  |
|    Violating Paths:|   209   |   209   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.981%
       (99.123% with Fillers)
Routing Overflow: 0.14% H and 0.23% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/07 13:16:30   3709] Identified SBFF number: 199
[03/07 13:16:30   3709] Identified MBFF number: 0
[03/07 13:16:30   3709] Not identified SBFF number: 0
[03/07 13:16:30   3709] Not identified MBFF number: 0
[03/07 13:16:30   3709] Number of sequential cells which are not FFs: 104
[03/07 13:16:30   3709] 
[03/07 13:16:30   3709] Summary for sequential cells idenfication: 
[03/07 13:16:30   3709] Identified SBFF number: 199
[03/07 13:16:30   3709] Identified MBFF number: 0
[03/07 13:16:30   3709] Not identified SBFF number: 0
[03/07 13:16:30   3709] Not identified MBFF number: 0
[03/07 13:16:30   3709] Number of sequential cells which are not FFs: 104
[03/07 13:16:30   3709] 
[03/07 13:16:31   3710] 
[03/07 13:16:31   3710] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/07 13:16:31   3710] *Info: worst delay setup view: WC_VIEW
[03/07 13:16:31   3710] Footprint list for hold buffering (delay unit: ps)
[03/07 13:16:31   3710] =================================================================
[03/07 13:16:31   3710] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/07 13:16:31   3710] ------------------------------------------------------------------
[03/07 13:16:31   3710] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/07 13:16:31   3710] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/07 13:16:31   3710] =================================================================
[03/07 13:16:31   3710] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1657.6M, totSessionCpu=1:01:51 **
[03/07 13:16:32   3710] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/07 13:16:32   3710] *info: Run optDesign holdfix with 1 thread.
[03/07 13:16:32   3710] Info: 154 nets with fixed/cover wires excluded.
[03/07 13:16:32   3710] Info: 282 clock nets excluded from IPO operation.
[03/07 13:16:32   3711] --------------------------------------------------- 
[03/07 13:16:32   3711]    Hold Timing Summary  - Initial 
[03/07 13:16:32   3711] --------------------------------------------------- 
[03/07 13:16:32   3711]  Target slack: 0.000 ns
[03/07 13:16:32   3711] View: BC_VIEW 
[03/07 13:16:32   3711] 	WNS: -0.082 
[03/07 13:16:32   3711] 	TNS: -5.209 
[03/07 13:16:32   3711] 	VP: 209 
[03/07 13:16:32   3711] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D 
[03/07 13:16:32   3711] --------------------------------------------------- 
[03/07 13:16:32   3711]    Setup Timing Summary  - Initial 
[03/07 13:16:32   3711] --------------------------------------------------- 
[03/07 13:16:32   3711]  Target slack: 0.000 ns
[03/07 13:16:32   3711] View: WC_VIEW 
[03/07 13:16:32   3711] 	WNS: -0.254 
[03/07 13:16:32   3711] 	TNS: -158.392 
[03/07 13:16:32   3711] 	VP: 1683 
[03/07 13:16:32   3711] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_4__fifo_instance/q14_reg_15_/D 
[03/07 13:16:32   3711] --------------------------------------------------- 
[03/07 13:16:32   3711] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:16:32   3711] #spOpts: N=65 mergeVia=F 
[03/07 13:16:32   3711] 
[03/07 13:16:32   3711] *** Starting Core Fixing (fixHold) cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=1:01:51 mem=1837.7M density=99.123% ***
[03/07 13:16:32   3711] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/07 13:16:32   3711] 
[03/07 13:16:32   3711] Phase I ......
[03/07 13:16:32   3711] *info: Multithread Hold Batch Commit is enabled
[03/07 13:16:32   3711] *info: Levelized Batch Commit is enabled
[03/07 13:16:32   3711] Executing transform: ECO Safe Resize
[03/07 13:16:33   3711] Worst hold path end point:
[03/07 13:16:33   3711]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/07 13:16:33   3711]     net: core_instance/array_out[1] (nrTerm=17)
[03/07 13:16:33   3711] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/07 13:16:33   3711] ===========================================================================================
[03/07 13:16:33   3711]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/07 13:16:33   3711] ------------------------------------------------------------------------------------------
[03/07 13:16:33   3711]  Hold WNS :      -0.0818
[03/07 13:16:33   3711]       TNS :      -5.2094
[03/07 13:16:33   3711]       #VP :          209
[03/07 13:16:33   3711]   Density :      99.123%
[03/07 13:16:33   3711] ------------------------------------------------------------------------------------------
[03/07 13:16:33   3711]  cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=1:01:52 mem=1837.7M
[03/07 13:16:33   3711] ===========================================================================================
[03/07 13:16:33   3711] 
[03/07 13:16:33   3711] Executing transform: AddBuffer + LegalResize
[03/07 13:16:33   3711] Worst hold path end point:
[03/07 13:16:33   3711]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/07 13:16:33   3711]     net: core_instance/array_out[1] (nrTerm=17)
[03/07 13:16:33   3711] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/07 13:16:33   3711] ===========================================================================================
[03/07 13:16:33   3711]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/07 13:16:33   3711] ------------------------------------------------------------------------------------------
[03/07 13:16:33   3711]  Hold WNS :      -0.0818
[03/07 13:16:33   3711]       TNS :      -5.2094
[03/07 13:16:33   3711]       #VP :          209
[03/07 13:16:33   3711]   Density :      99.123%
[03/07 13:16:33   3711] ------------------------------------------------------------------------------------------
[03/07 13:16:33   3711]  cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=1:01:52 mem=1837.7M
[03/07 13:16:33   3711] ===========================================================================================
[03/07 13:16:33   3711] 
[03/07 13:16:33   3712] --------------------------------------------------- 
[03/07 13:16:33   3712]    Hold Timing Summary  - Phase I 
[03/07 13:16:33   3712] --------------------------------------------------- 
[03/07 13:16:33   3712]  Target slack: 0.000 ns
[03/07 13:16:33   3712] View: BC_VIEW 
[03/07 13:16:33   3712] 	WNS: -0.082 
[03/07 13:16:33   3712] 	TNS: -5.209 
[03/07 13:16:33   3712] 	VP: 209 
[03/07 13:16:33   3712] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D 
[03/07 13:16:33   3712] --------------------------------------------------- 
[03/07 13:16:33   3712]    Setup Timing Summary  - Phase I 
[03/07 13:16:33   3712] --------------------------------------------------- 
[03/07 13:16:33   3712]  Target slack: 0.000 ns
[03/07 13:16:33   3712] View: WC_VIEW 
[03/07 13:16:33   3712] 	WNS: -0.254 
[03/07 13:16:33   3712] 	TNS: -158.392 
[03/07 13:16:33   3712] 	VP: 1683 
[03/07 13:16:33   3712] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_4__fifo_instance/q14_reg_15_/D 
[03/07 13:16:33   3712] --------------------------------------------------- 
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] *** Finished Core Fixing (fixHold) cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=1:01:52 mem=1837.7M density=99.123% ***
[03/07 13:16:33   3712] *info:
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] =======================================================================
[03/07 13:16:33   3712]                 Reasons for remaining hold violations
[03/07 13:16:33   3712] =======================================================================
[03/07 13:16:33   3712] *info: Total 539 net(s) have violated hold timing slacks.
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] Buffering failure reasons
[03/07 13:16:33   3712] ------------------------------------------------
[03/07 13:16:33   3712] *info:   539 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n473
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n455
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n454
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n453
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n435
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n377
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n376
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n375
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n357
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n356
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n355
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n354
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n331
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n330
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n311
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n310
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n309
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n308
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n266
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n260
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n255
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n250
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n245
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n239
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n390
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n324
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n323
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n283
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n269
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n455
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n454
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n435
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n434
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n415
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n414
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n395
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n394
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n356
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n254
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n242
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n236
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n225
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n453
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n452
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n433
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n432
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n413
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n412
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n374
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n328
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n268
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n262
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n244
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n238
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n232
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n394
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n374
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n348
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n329
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n328
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n267
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n261
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n255
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n231
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n219
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n218
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n199
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n198
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n173
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n172
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n266
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n260
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n254
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n248
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n242
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n236
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n230
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n219
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n218
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n201
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n199
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n198
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n181
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n173
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n172
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n155
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[97]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[96]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[95]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[88]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[87]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[80]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[73]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[72]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[71]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[65]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[64]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[511]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[503]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[447]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[439]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[407]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[375]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[343]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[311]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[288]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[280]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[256]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[191]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[183]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[151]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[127]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[121]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[120]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[119]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[113]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[112]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[111]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[105]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[103]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n888
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n862
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n861
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n860
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n837
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n77
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1469
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1468
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1424
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1423
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1422
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1373
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1315
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1170
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_7
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_50_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4987_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_16
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1858_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3357_FE_RN_16
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3351_key_q_55_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1857_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n607
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n606
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n586
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n560
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n558
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n55
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n536
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n535
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n534
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n25
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1394
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1393
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1392
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1390
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3352_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3351_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3350_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1980_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1555_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1767_array_out_138_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN894_key_q_63_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN885_key_q_55_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1369
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1368
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1367
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1365
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1335
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1334
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1314
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1313
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1286
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1283
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1259
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_14
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_108
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n918
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n917
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n896
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n869
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n843
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n842
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1377
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1373
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1886_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n920
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n842
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n841
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n201
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n17
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1476
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1475
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1473
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1470
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1469
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1468
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1379
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1377
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1375
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1303
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1301
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1300
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n13
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1298
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1297
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1296
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1294
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1293
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1291
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1249
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1207
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1201
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1196
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1151
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_752_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5844_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_150_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1803_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3081_key_q_16_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_76
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_40
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_3
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN2029_key_q_0_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1802_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n98
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n86
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1394
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1393
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1391
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1366
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1365
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1329
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1328
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1301
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1300
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1298
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1276
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1275
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1274
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_711_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3879_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2875_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2874_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2598_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2362_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3470_FE_RN_11
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3360_key_q_23_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3210_n1275
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3185_key_q_55_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3181_n1276
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3030_n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n884
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n882
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n881
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n880
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n879
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n878
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n875
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n855
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n854
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n853
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n852
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n851
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n850
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n847
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n842
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n841
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n828
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n826
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n825
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n824
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n823
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n820
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n7
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n61
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n4
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n27
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1466
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1465
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1464
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1463
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1462
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1461
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1398
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1397
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1396
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1395
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1394
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1393
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1392
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1391
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1350
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1348
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1347
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1346
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1344
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1304
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1303
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1302
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1301
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1300
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1298
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1297
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1296
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1295
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1294
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1293
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1292
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1291
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1290
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1289
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1288
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1287
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1286
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1285
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1284
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1283
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1282
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1281
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1280
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1261
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1260
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1259
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1258
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1255
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1254
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1253
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1252
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1251
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1250
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1248
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1247
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1246
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1245
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1244
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1242
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1240
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1236
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1235
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1232
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1206
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1201
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1200
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1199
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1198
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1197
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1195
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1194
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1185
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1184
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1183
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1181
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1180
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1179
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1157
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1156
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1155
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1151
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1150
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1149
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1148
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1147
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1143
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1142
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n11
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_9
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_663_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5814_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5811_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5810_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5809_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5808_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5806_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5805_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3484_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3483_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3201_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1933_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1932_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1931_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1656_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1652_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1646_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1635_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1505_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1318_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_12
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3138_n855
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[6]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_82
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_38
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_21
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_109
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_106
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN556_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN383_key_q_48_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2638_key_q_0_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2316_q_temp_104_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2106_key_q_16_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2097_key_q_56_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1222_q_temp_87_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/FE_OFN2035_q_temp_104_
[03/07 13:16:33   3712] 	core_instance/array_out[98]
[03/07 13:16:33   3712] 	core_instance/array_out[77]
[03/07 13:16:33   3712] 	core_instance/array_out[62]
[03/07 13:16:33   3712] 	core_instance/array_out[61]
[03/07 13:16:33   3712] 	core_instance/array_out[60]
[03/07 13:16:33   3712] 	core_instance/array_out[2]
[03/07 13:16:33   3712] 	core_instance/array_out[1]
[03/07 13:16:33   3712] 	core_instance/array_out[18]
[03/07 13:16:33   3712] 	core_instance/array_out[17]
[03/07 13:16:33   3712] 	core_instance/array_out[158]
[03/07 13:16:33   3712] 	core_instance/array_out[157]
[03/07 13:16:33   3712] 	core_instance/array_out[140]
[03/07 13:16:33   3712] 	core_instance/array_out[138]
[03/07 13:16:33   3712] 	core_instance/FE_OFN852_array_out_60_
[03/07 13:16:33   3712] 	core_instance/FE_OFN767_array_out_140_
[03/07 13:16:33   3712] 	core_instance/FE_OFN2552_array_out_61_
[03/07 13:16:33   3712] 	core_instance/FE_OFN2482_array_out_118_
[03/07 13:16:33   3712] 	core_instance/FE_OFN1978_array_out_78_
[03/07 13:16:33   3712] 	core_instance/FE_OFN1026_array_out_157_
[03/07 13:16:33   3712] 	core_instance/FE_OFN1004_array_out_38_
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] Resizing failure reasons
[03/07 13:16:33   3712] ------------------------------------------------
[03/07 13:16:33   3712] *info:   539 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n473
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n455
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n454
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n453
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n435
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n377
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n376
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n375
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n357
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n356
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n355
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n354
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n331
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n330
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n311
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n310
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n309
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n308
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n266
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n260
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n255
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n250
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n245
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n239
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n390
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n324
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n323
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n283
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n269
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n455
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n454
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n435
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n434
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n415
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n414
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n395
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n394
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n356
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n254
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n242
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n236
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n225
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n453
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n452
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n433
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n432
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n413
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n412
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n374
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n328
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n268
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n262
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n244
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n238
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n232
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n394
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n374
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n348
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n329
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n328
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n267
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n261
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n255
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n231
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n219
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n218
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n199
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n198
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n173
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n172
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n266
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n260
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n254
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n248
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n242
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n236
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n230
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n219
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n218
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n201
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n199
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n198
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n181
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n173
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n172
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n155
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[03/07 13:16:33   3712] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[97]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[96]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[95]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[88]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[87]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[80]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[73]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[72]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[71]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[65]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[64]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[511]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[503]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[447]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[439]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[407]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[375]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[343]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[311]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[288]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[280]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[256]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[191]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[183]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[151]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[127]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[121]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[120]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[119]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[113]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[112]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[111]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[105]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/q_temp[103]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n888
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n862
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n861
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n860
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n837
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n77
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1469
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1468
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1424
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1423
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1422
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1373
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1315
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1170
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_7
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_50_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4987_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_16
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1858_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3357_FE_RN_16
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3351_key_q_55_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1857_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n607
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n606
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n586
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n560
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n558
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n55
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n536
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n535
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n534
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n25
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1394
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1393
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1392
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1390
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3352_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3351_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3350_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1980_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1555_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1767_array_out_138_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN894_key_q_63_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN885_key_q_55_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1369
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1368
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1367
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1365
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1335
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1334
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1314
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1313
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1286
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1283
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1259
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_14
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_108
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n918
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n917
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n896
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n869
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n843
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n842
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1377
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1373
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1886_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n920
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n842
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n841
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n201
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n17
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1476
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1475
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1473
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1470
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1469
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1468
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1379
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1377
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1375
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1303
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1301
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1300
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n13
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1298
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1297
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1296
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1294
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1293
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1291
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1249
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1207
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1201
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1196
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1151
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_752_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5844_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_150_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1803_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3081_key_q_16_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_76
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_40
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_3
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN2029_key_q_0_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1802_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n98
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n86
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1394
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1393
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1391
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1366
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1365
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1329
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1328
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1301
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1300
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1298
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1276
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1275
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1274
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_711_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3879_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2875_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2874_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2598_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2362_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3470_FE_RN_11
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3360_key_q_23_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3210_n1275
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3185_key_q_55_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3181_n1276
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3030_n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n884
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n882
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n881
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n880
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n879
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n878
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n875
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n855
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n854
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n853
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n852
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n851
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n850
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n847
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n842
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n841
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n828
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n826
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n825
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n824
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n823
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n820
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n7
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n61
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n4
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n27
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1466
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1465
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1464
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1463
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1462
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1461
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1398
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1397
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1396
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1395
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1394
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1393
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1392
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1391
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1350
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1348
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1347
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1346
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1344
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1304
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1303
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1302
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1301
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1300
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1299
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1298
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1297
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1296
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1295
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1294
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1293
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1292
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1291
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1290
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1289
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1288
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1287
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1286
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1285
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1284
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1283
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1282
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1281
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1280
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1261
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1260
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1259
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1258
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1255
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1254
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1253
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1252
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1251
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1250
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1248
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1247
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1246
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1245
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1244
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1242
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1240
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1236
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1235
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1232
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1206
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1201
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1200
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1199
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1198
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1197
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1195
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1194
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1185
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1184
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1183
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1181
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1180
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1179
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1157
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1156
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1155
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1151
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1150
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1149
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1148
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1147
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1143
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1142
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n11
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_9
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_663_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5814_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5811_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5810_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5809_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5808_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5806_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5805_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3484_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3483_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3201_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1933_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1932_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1931_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1656_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1652_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1646_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1635_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1505_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1318_0
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_12
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3138_n855
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[6]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_82
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_38
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_21
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_109
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_106
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN556_key_q_24_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN383_key_q_48_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2638_key_q_0_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2316_q_temp_104_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2106_key_q_16_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2097_key_q_56_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1222_q_temp_87_
[03/07 13:16:33   3712] 	core_instance/mac_array_instance/FE_OFN2035_q_temp_104_
[03/07 13:16:33   3712] 	core_instance/array_out[98]
[03/07 13:16:33   3712] 	core_instance/array_out[77]
[03/07 13:16:33   3712] 	core_instance/array_out[62]
[03/07 13:16:33   3712] 	core_instance/array_out[61]
[03/07 13:16:33   3712] 	core_instance/array_out[60]
[03/07 13:16:33   3712] 	core_instance/array_out[2]
[03/07 13:16:33   3712] 	core_instance/array_out[1]
[03/07 13:16:33   3712] 	core_instance/array_out[18]
[03/07 13:16:33   3712] 	core_instance/array_out[17]
[03/07 13:16:33   3712] 	core_instance/array_out[158]
[03/07 13:16:33   3712] 	core_instance/array_out[157]
[03/07 13:16:33   3712] 	core_instance/array_out[140]
[03/07 13:16:33   3712] 	core_instance/array_out[138]
[03/07 13:16:33   3712] 	core_instance/FE_OFN852_array_out_60_
[03/07 13:16:33   3712] 	core_instance/FE_OFN767_array_out_140_
[03/07 13:16:33   3712] 	core_instance/FE_OFN2552_array_out_61_
[03/07 13:16:33   3712] 	core_instance/FE_OFN2482_array_out_118_
[03/07 13:16:33   3712] 	core_instance/FE_OFN1978_array_out_78_
[03/07 13:16:33   3712] 	core_instance/FE_OFN1026_array_out_157_
[03/07 13:16:33   3712] 	core_instance/FE_OFN1004_array_out_38_
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] *info: net names were printed out to logv file
[03/07 13:16:33   3712] 
[03/07 13:16:33   3712] *** Finish Post CTS Hold Fixing (cpu=0:00:15.6 real=0:00:16.0 totSessionCpu=1:01:52 mem=1837.7M density=99.123%) ***
[03/07 13:16:33   3712] <optDesign CMD> Restore Using all VT Cells
[03/07 13:16:33   3712] Reported timing to dir ./timingReports
[03/07 13:16:33   3712] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1676.1M, totSessionCpu=1:01:52 **
[03/07 13:16:33   3712] ** Profile ** Start :  cpu=0:00:00.0, mem=1676.1M
[03/07 13:16:33   3712] ** Profile ** Other data :  cpu=0:00:00.1, mem=1676.1M
[03/07 13:16:33   3712] **INFO: Starting Blocking QThread with 1 CPU
[03/07 13:16:33   3712]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/07 13:16:33   3712] #################################################################################
[03/07 13:16:33   3712] # Design Stage: PreRoute
[03/07 13:16:33   3712] # Design Name: fullchip
[03/07 13:16:33   3712] # Design Mode: 65nm
[03/07 13:16:33   3712] # Analysis Mode: MMMC Non-OCV 
[03/07 13:16:33   3712] # Parasitics Mode: No SPEF/RCDB
[03/07 13:16:33   3712] # Signoff Settings: SI Off 
[03/07 13:16:33   3712] #################################################################################
[03/07 13:16:33   3712] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:16:33   3712] Calculate delays in BcWc mode...
[03/07 13:16:33   3712] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/07 13:16:33   3712] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/07 13:16:33   3712] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/07 13:16:33   3712] End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
[03/07 13:16:33   3712] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 0.0M) ***
[03/07 13:16:33   3712] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:05.0 totSessionCpu=0:00:23.1 mem=0.0M)
[03/07 13:16:33   3712] ** Profile ** Overall slacks :  cpu=-1:0-1:0-9.-2, mem=0.0M
[03/07 13:16:33   3712] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/07 13:16:41   3719]  
_______________________________________________________________________
[03/07 13:16:41   3719] ** Profile ** Overall slacks :  cpu=0:00:07.4, mem=1686.2M
[03/07 13:16:42   3721] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1678.1M
[03/07 13:16:43   3721] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1678.1M
[03/07 13:16:43   3721] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.254  | -0.254  | -0.175  |
|           TNS (ns):|-158.392 |-147.843 | -10.549 |
|    Violating Paths:|  1684   |  1596   |   88    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.082  | -0.082  |  0.000  |
|           TNS (ns):| -5.209  | -5.209  |  0.000  |
|    Violating Paths:|   209   |   209   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.981%
       (99.123% with Fillers)
Routing Overflow: 0.14% H and 0.23% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1678.1M
[03/07 13:16:43   3721] *** Final Summary (holdfix) CPU=0:00:09.3, REAL=0:00:10.0, MEM=1678.1M
[03/07 13:16:43   3721] **optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1676.1M, totSessionCpu=1:02:02 **
[03/07 13:16:43   3721] *** Finished optDesign ***
[03/07 13:16:43   3721] 
[03/07 13:16:43   3721] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:26.9 real=0:00:28.0)
[03/07 13:16:43   3721] Info: pop threads available for lower-level modules during optimization.
[03/07 13:16:43   3721] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/07 13:16:43   3721] <CMD> saveDesign cts.enc
[03/07 13:16:44   3722] Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
[03/07 13:16:44   3722] Saving AAE Data ...
[03/07 13:16:44   3722] Saving scheduling_file.cts.27418 in cts.enc.dat/scheduling_file.cts
[03/07 13:16:44   3722] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/07 13:16:44   3722] Saving mode setting ...
[03/07 13:16:44   3722] Saving global file ...
[03/07 13:16:44   3722] Saving floorplan file ...
[03/07 13:16:45   3723] Saving Drc markers ...
[03/07 13:16:45   3723] ... No Drc file written since there is no markers found.
[03/07 13:16:45   3723] Saving placement file ...
[03/07 13:16:45   3723] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1676.1M) ***
[03/07 13:16:45   3723] Saving route file ...
[03/07 13:16:46   3723] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1676.1M) ***
[03/07 13:16:46   3723] Saving DEF file ...
[03/07 13:16:46   3723] Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
[03/07 13:16:46   3723] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/07 13:16:46   3723] 
[03/07 13:16:46   3723] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/07 13:16:46   3723] 
[03/07 13:16:46   3723] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/07 13:16:48   3725] Generated self-contained design cts.enc.dat
[03/07 13:16:48   3725] 
[03/07 13:16:48   3725] *** Summary of all messages that are not suppressed in this session:
[03/07 13:16:48   3725] Severity  ID               Count  Summary                                  
[03/07 13:16:48   3725] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/07 13:16:48   3725] ERROR     IMPOAX-142           2  %s                                       
[03/07 13:16:48   3725] *** Message Summary: 0 warning(s), 3 error(s)
[03/07 13:16:48   3725] 
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/07 13:21:38   3766] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/07 13:21:38   3766] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/07 13:21:38   3766] <CMD> routeDesign
[03/07 13:21:38   3766] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1366.27 (MB), peak = 1502.61 (MB)
[03/07 13:21:38   3766] #**INFO: setDesignMode -flowEffort standard
[03/07 13:21:38   3766] #**INFO: multi-cut via swapping  will be performed after routing.
[03/07 13:21:38   3766] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/07 13:21:38   3766] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/07 13:21:38   3766] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/07 13:21:38   3766] #spOpts: N=65 
[03/07 13:21:38   3767] Core basic site is core
[03/07 13:21:38   3767] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:21:38   3767] Begin checking placement ... (start mem=1651.1M, init mem=1651.1M)
[03/07 13:21:38   3767] Overlapping with other instance:	57825
[03/07 13:21:39   3767] Orientation Violation:	40806
[03/07 13:21:39   3767] *info: Placed = 81532          (Fixed = 153)
[03/07 13:21:39   3767] *info: Unplaced = 0           
[03/07 13:21:39   3767] Placement Density:99.12%(281067/283554)
[03/07 13:21:39   3768] Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1651.1M)
[03/07 13:21:39   3768] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[03/07 13:21:39   3768] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[03/07 13:21:39   3768] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/07 13:21:39   3768] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/07 13:21:39   3768] 
[03/07 13:21:39   3768] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/07 13:21:39   3768] *** Changed status on (154) nets in Clock.
[03/07 13:21:39   3768] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1651.1M) ***
[03/07 13:21:39   3768] #Start route 282 clock nets...
[03/07 13:21:39   3768] 
[03/07 13:21:39   3768] globalDetailRoute
[03/07 13:21:39   3768] 
[03/07 13:21:39   3768] #setNanoRouteMode -drouteAutoStop true
[03/07 13:21:39   3768] #setNanoRouteMode -drouteEndIteration 5
[03/07 13:21:39   3768] #setNanoRouteMode -drouteFixAntenna true
[03/07 13:21:39   3768] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/07 13:21:39   3768] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/07 13:21:39   3768] #setNanoRouteMode -routeSelectedNetOnly false
[03/07 13:21:39   3768] #setNanoRouteMode -routeTopRoutingLayer 4
[03/07 13:21:39   3768] #setNanoRouteMode -routeWithEco true
[03/07 13:21:39   3768] #setNanoRouteMode -routeWithSiDriven true
[03/07 13:21:39   3768] #setNanoRouteMode -routeWithTimingDriven true
[03/07 13:21:39   3768] #Start globalDetailRoute on Fri Mar  7 13:21:39 2025
[03/07 13:21:39   3768] #
[03/07 13:21:39   3768] Initializing multi-corner capacitance tables ... 
[03/07 13:21:39   3768] Initializing multi-corner resistance tables ...
[03/07 13:21:40   3768] ### Net info: total nets: 38349
[03/07 13:21:40   3768] ### Net info: dirty nets: 334
[03/07 13:21:40   3768] ### Net info: marked as disconnected nets: 0
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 228.900 271.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 236.500 264.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 233.300 264.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 232.700 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 228.300 259.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 225.500 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 212.900 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 211.900 252.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 219.100 262.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 224.700 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 219.700 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 218.700 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 215.100 266.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 224.300 264.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 211.700 266.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 210.900 264.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 215.900 275.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 213.900 275.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 212.900 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_ connects to NET core_instance/mac_array_instance/CTS_77 at location ( 215.700 284.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:21:40   3768] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/07 13:21:40   3768] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_77 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_76 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_75 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_74 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_73 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_72 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_259 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_257 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_256 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_254 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_253 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_252 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (NRIG-44) Imported NET core_instance/CTS_251 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:21:40   3768] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/07 13:21:40   3768] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:21:40   3768] ### Net info: fully routed nets: 6
[03/07 13:21:40   3768] ### Net info: trivial (single pin) nets: 0
[03/07 13:21:40   3768] ### Net info: unrouted nets: 38195
[03/07 13:21:40   3768] ### Net info: re-extraction nets: 148
[03/07 13:21:40   3768] ### Net info: ignored nets: 0
[03/07 13:21:40   3768] ### Net info: skip routing nets: 38067
[03/07 13:21:40   3769] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/07 13:21:40   3769] #Start routing data preparation.
[03/07 13:21:40   3769] #Minimum voltage of a net in the design = 0.000.
[03/07 13:21:40   3769] #Maximum voltage of a net in the design = 1.100.
[03/07 13:21:40   3769] #Voltage range [0.000 - 0.000] has 1 net.
[03/07 13:21:40   3769] #Voltage range [0.900 - 1.100] has 1 net.
[03/07 13:21:40   3769] #Voltage range [0.000 - 1.100] has 38347 nets.
[03/07 13:21:43   3771] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/07 13:21:43   3771] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:21:43   3771] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:21:43   3771] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:21:43   3771] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:21:43   3771] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:21:43   3771] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:21:43   3771] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_2. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_1104. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_103. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_65. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10356. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9692. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10356. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10356. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10006 FILLER_10178. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10007 core_instance/psum_mem_instance/memory3_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9350. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_10181. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_9192. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_9190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10181. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:21:44   3772] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:21:44   3772] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/07 13:21:44   3772] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:21:44   3773] #WARNING (NRDB-2110) Found 40061 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/07 13:21:44   3773] #Regenerating Ggrids automatically.
[03/07 13:21:44   3773] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/07 13:21:44   3773] #Using automatically generated G-grids.
[03/07 13:21:44   3773] #Done routing data preparation.
[03/07 13:21:44   3773] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1402.80 (MB), peak = 1502.61 (MB)
[03/07 13:21:44   3773] #Merging special wires...
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 359.675 498.510 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 365.675 496.710 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 502.110 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 377.275 496.710 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 377.675 498.510 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.075 496.710 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 365.075 494.910 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.275 500.310 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 373.675 494.910 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 373.475 500.310 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.875 496.710 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 343.475 496.710 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 375.475 478.710 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 378.875 473.310 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 379.075 484.110 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 375.475 480.510 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 379.075 475.110 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 343.875 494.910 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 378.875 471.510 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 379.275 500.310 ) on M1 for NET core_instance/CTS_198. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:21:44   3773] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/07 13:21:44   3773] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:21:44   3773] #
[03/07 13:21:44   3773] #Connectivity extraction summary:
[03/07 13:21:44   3773] #148 routed nets are extracted.
[03/07 13:21:44   3773] #    147 (0.38%) extracted nets are partially routed.
[03/07 13:21:44   3773] #6 routed nets are imported.
[03/07 13:21:44   3773] #128 (0.33%) nets are without wires.
[03/07 13:21:44   3773] #38067 nets are fixed|skipped|trivial (not extracted).
[03/07 13:21:44   3773] #Total number of nets = 38349.
[03/07 13:21:44   3773] #
[03/07 13:21:44   3773] #Number of eco nets is 147
[03/07 13:21:44   3773] #
[03/07 13:21:44   3773] #Start data preparation...
[03/07 13:21:44   3773] #
[03/07 13:21:44   3773] #Data preparation is done on Fri Mar  7 13:21:44 2025
[03/07 13:21:44   3773] #
[03/07 13:21:44   3773] #Analyzing routing resource...
[03/07 13:21:45   3774] #Routing resource analysis is done on Fri Mar  7 13:21:45 2025
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #  Resource Analysis:
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 13:21:45   3774] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 13:21:45   3774] #  --------------------------------------------------------------
[03/07 13:21:45   3774] #  Metal 1        H        2674          80       34040    91.68%
[03/07 13:21:45   3774] #  Metal 2        V        2686          84       34040     0.58%
[03/07 13:21:45   3774] #  Metal 3        H        2754           0       34040     0.09%
[03/07 13:21:45   3774] #  Metal 4        V        2170         600       34040     2.14%
[03/07 13:21:45   3774] #  --------------------------------------------------------------
[03/07 13:21:45   3774] #  Total                  10285       6.89%  136160    23.62%
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #  282 nets (0.74%) with 1 preferred extra spacing.
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1407.91 (MB), peak = 1502.61 (MB)
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #start global routing iteration 1...
[03/07 13:21:45   3774] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1410.75 (MB), peak = 1502.61 (MB)
[03/07 13:21:45   3774] #
[03/07 13:21:45   3774] #start global routing iteration 2...
[03/07 13:21:47   3775] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1443.98 (MB), peak = 1502.61 (MB)
[03/07 13:21:47   3775] #
[03/07 13:21:47   3775] #start global routing iteration 3...
[03/07 13:21:47   3776] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.47 (MB), peak = 1502.61 (MB)
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #Total number of trivial nets (e.g. < 2 pins) = 132 (skipped).
[03/07 13:21:47   3776] #Total number of nets with skipped attribute = 37935 (skipped).
[03/07 13:21:47   3776] #Total number of routable nets = 282.
[03/07 13:21:47   3776] #Total number of nets in the design = 38349.
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #273 routable nets have only global wires.
[03/07 13:21:47   3776] #9 routable nets have only detail routed wires.
[03/07 13:21:47   3776] #37935 skipped nets have only detail routed wires.
[03/07 13:21:47   3776] #273 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 13:21:47   3776] #9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #Routed net constraints summary:
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #      Default                273               0  
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #        Total                273               0  
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #Routing constraints summary of the whole design:
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #      Default                282           37935  
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #        Total                282           37935  
[03/07 13:21:47   3776] #------------------------------------------------
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #                 OverCon          
[03/07 13:21:47   3776] #                  #Gcell    %Gcell
[03/07 13:21:47   3776] #     Layer           (1)   OverCon
[03/07 13:21:47   3776] #  --------------------------------
[03/07 13:21:47   3776] #   Metal 1      0(0.00%)   (0.00%)
[03/07 13:21:47   3776] #   Metal 2      0(0.00%)   (0.00%)
[03/07 13:21:47   3776] #   Metal 3      0(0.00%)   (0.00%)
[03/07 13:21:47   3776] #   Metal 4      0(0.00%)   (0.00%)
[03/07 13:21:47   3776] #  --------------------------------
[03/07 13:21:47   3776] #     Total      0(0.00%)   (0.00%)
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/07 13:21:47   3776] #  Overflow after GR: 0.00% H + 0.00% V
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #Complete Global Routing.
[03/07 13:21:47   3776] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:21:47   3776] #Total wire length = 57947 um.
[03/07 13:21:47   3776] #Total half perimeter of net bounding box = 16533 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M1 = 4 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M2 = 1234 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M3 = 33239 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M4 = 23470 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M5 = 0 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M6 = 0 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M7 = 0 um.
[03/07 13:21:47   3776] #Total wire length on LAYER M8 = 0 um.
[03/07 13:21:47   3776] #Total number of vias = 25395
[03/07 13:21:47   3776] #Total number of multi-cut vias = 118 (  0.5%)
[03/07 13:21:47   3776] #Total number of single cut vias = 25277 ( 99.5%)
[03/07 13:21:47   3776] #Up-Via Summary (total 25395):
[03/07 13:21:47   3776] #                   single-cut          multi-cut      Total
[03/07 13:21:47   3776] #-----------------------------------------------------------
[03/07 13:21:47   3776] #  Metal 1        8988 ( 98.7%)       118 (  1.3%)       9106
[03/07 13:21:47   3776] #  Metal 2        7858 (100.0%)         0 (  0.0%)       7858
[03/07 13:21:47   3776] #  Metal 3        8431 (100.0%)         0 (  0.0%)       8431
[03/07 13:21:47   3776] #-----------------------------------------------------------
[03/07 13:21:47   3776] #                25277 ( 99.5%)       118 (  0.5%)      25395 
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #Total number of involved priority nets 273
[03/07 13:21:47   3776] #Maximum src to sink distance for priority net 292.6
[03/07 13:21:47   3776] #Average of max src_to_sink distance for priority net 63.1
[03/07 13:21:47   3776] #Average of ave src_to_sink distance for priority net 36.0
[03/07 13:21:47   3776] #Max overcon = 0 track.
[03/07 13:21:47   3776] #Total overcon = 0.00%.
[03/07 13:21:47   3776] #Worst layer Gcell overcon rate = 0.00%.
[03/07 13:21:47   3776] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1445.75 (MB), peak = 1502.61 (MB)
[03/07 13:21:47   3776] #
[03/07 13:21:47   3776] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.14 (MB), peak = 1502.61 (MB)
[03/07 13:21:47   3776] #Start Track Assignment.
[03/07 13:21:48   3776] #Done with 2940 horizontal wires in 2 hboxes and 1328 vertical wires in 2 hboxes.
[03/07 13:21:48   3777] #Done with 80 horizontal wires in 2 hboxes and 25 vertical wires in 2 hboxes.
[03/07 13:21:48   3777] #Complete Track Assignment.
[03/07 13:21:48   3777] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:21:48   3777] #Total wire length = 60177 um.
[03/07 13:21:48   3777] #Total half perimeter of net bounding box = 16533 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M1 = 2155 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M2 = 1236 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M3 = 33226 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M4 = 23559 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M5 = 0 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M6 = 0 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M7 = 0 um.
[03/07 13:21:48   3777] #Total wire length on LAYER M8 = 0 um.
[03/07 13:21:48   3777] #Total number of vias = 24921
[03/07 13:21:48   3777] #Total number of multi-cut vias = 118 (  0.5%)
[03/07 13:21:48   3777] #Total number of single cut vias = 24803 ( 99.5%)
[03/07 13:21:48   3777] #Up-Via Summary (total 24921):
[03/07 13:21:48   3777] #                   single-cut          multi-cut      Total
[03/07 13:21:48   3777] #-----------------------------------------------------------
[03/07 13:21:48   3777] #  Metal 1        8769 ( 98.7%)       118 (  1.3%)       8887
[03/07 13:21:48   3777] #  Metal 2        7637 (100.0%)         0 (  0.0%)       7637
[03/07 13:21:48   3777] #  Metal 3        8397 (100.0%)         0 (  0.0%)       8397
[03/07 13:21:48   3777] #-----------------------------------------------------------
[03/07 13:21:48   3777] #                24803 ( 99.5%)       118 (  0.5%)      24921 
[03/07 13:21:48   3777] #
[03/07 13:21:48   3777] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1443.99 (MB), peak = 1502.61 (MB)
[03/07 13:21:48   3777] #
[03/07 13:21:48   3777] #Cpu time = 00:00:08
[03/07 13:21:48   3777] #Elapsed time = 00:00:08
[03/07 13:21:48   3777] #Increased memory = 48.64 (MB)
[03/07 13:21:48   3777] #Total memory = 1443.99 (MB)
[03/07 13:21:48   3777] #Peak memory = 1502.61 (MB)
[03/07 13:21:48   3777] #
[03/07 13:21:48   3777] #Start Detail Routing..
[03/07 13:21:48   3777] #start initial detail routing ...
[03/07 13:23:00   3849] # ECO: 6.6% of the total area was rechecked for DRC, and 74.8% required routing.
[03/07 13:23:00   3849] #    number of violations = 20
[03/07 13:23:00   3849] #
[03/07 13:23:00   3849] #    By Layer and Type :
[03/07 13:23:00   3849] #	         MetSpc    Short   MinCut   Totals
[03/07 13:23:00   3849] #	M1            1       17        2       20
[03/07 13:23:00   3849] #	Totals        1       17        2       20
[03/07 13:23:00   3849] #3615 out of 81532 instances need to be verified(marked ipoed).
[03/07 13:23:00   3849] #59.4% of the total area is being checked for drcs
[03/07 13:23:11   3859] #59.4% of the total area was checked
[03/07 13:23:11   3860] #    number of violations = 20
[03/07 13:23:11   3860] #
[03/07 13:23:11   3860] #    By Layer and Type :
[03/07 13:23:11   3860] #	         MetSpc    Short   MinCut   Totals
[03/07 13:23:11   3860] #	M1            1       17        2       20
[03/07 13:23:11   3860] #	Totals        1       17        2       20
[03/07 13:23:11   3860] #cpu time = 00:01:23, elapsed time = 00:01:23, memory = 1450.82 (MB), peak = 1502.61 (MB)
[03/07 13:23:11   3860] #start 1st optimization iteration ...
[03/07 13:23:12   3860] #    number of violations = 2
[03/07 13:23:12   3860] #
[03/07 13:23:12   3860] #    By Layer and Type :
[03/07 13:23:12   3860] #	         MetSpc    Short   Totals
[03/07 13:23:12   3860] #	M1            1        1        2
[03/07 13:23:12   3860] #	Totals        1        1        2
[03/07 13:23:12   3860] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1438.65 (MB), peak = 1502.61 (MB)
[03/07 13:23:12   3860] #start 2nd optimization iteration ...
[03/07 13:23:12   3860] #    number of violations = 1
[03/07 13:23:12   3860] #
[03/07 13:23:12   3860] #    By Layer and Type :
[03/07 13:23:12   3860] #	          Short   Totals
[03/07 13:23:12   3860] #	M1            1        1
[03/07 13:23:12   3860] #	Totals        1        1
[03/07 13:23:12   3860] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.14 (MB), peak = 1502.61 (MB)
[03/07 13:23:12   3860] #start 3rd optimization iteration ...
[03/07 13:23:12   3860] #    number of violations = 1
[03/07 13:23:12   3860] #
[03/07 13:23:12   3860] #    By Layer and Type :
[03/07 13:23:12   3860] #	          Short   Totals
[03/07 13:23:12   3860] #	M1            1        1
[03/07 13:23:12   3860] #	Totals        1        1
[03/07 13:23:12   3860] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.44 (MB), peak = 1502.61 (MB)
[03/07 13:23:12   3860] #start 4th optimization iteration ...
[03/07 13:23:12   3860] #    number of violations = 1
[03/07 13:23:12   3860] #
[03/07 13:23:12   3860] #    By Layer and Type :
[03/07 13:23:12   3860] #	          Short   Totals
[03/07 13:23:12   3860] #	M1            1        1
[03/07 13:23:12   3860] #	Totals        1        1
[03/07 13:23:12   3860] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.65 (MB), peak = 1502.61 (MB)
[03/07 13:23:12   3860] #start 5th optimization iteration ...
[03/07 13:23:12   3860] #    number of violations = 1
[03/07 13:23:12   3860] #
[03/07 13:23:12   3860] #    By Layer and Type :
[03/07 13:23:12   3860] #	          Short   Totals
[03/07 13:23:12   3860] #	M1            1        1
[03/07 13:23:12   3860] #	Totals        1        1
[03/07 13:23:12   3860] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.65 (MB), peak = 1502.61 (MB)
[03/07 13:23:12   3860] #Complete Detail Routing.
[03/07 13:23:12   3860] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:23:12   3860] #Total wire length = 49444 um.
[03/07 13:23:12   3860] #Total half perimeter of net bounding box = 16533 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M1 = 174 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M2 = 9372 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M3 = 24920 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M4 = 14979 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M5 = 0 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M6 = 0 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M7 = 0 um.
[03/07 13:23:12   3860] #Total wire length on LAYER M8 = 0 um.
[03/07 13:23:12   3860] #Total number of vias = 20797
[03/07 13:23:12   3860] #Total number of multi-cut vias = 266 (  1.3%)
[03/07 13:23:12   3860] #Total number of single cut vias = 20531 ( 98.7%)
[03/07 13:23:12   3860] #Up-Via Summary (total 20797):
[03/07 13:23:12   3860] #                   single-cut          multi-cut      Total
[03/07 13:23:12   3860] #-----------------------------------------------------------
[03/07 13:23:12   3860] #  Metal 1        8924 ( 97.1%)       266 (  2.9%)       9190
[03/07 13:23:12   3860] #  Metal 2        6962 (100.0%)         0 (  0.0%)       6962
[03/07 13:23:12   3860] #  Metal 3        4645 (100.0%)         0 (  0.0%)       4645
[03/07 13:23:12   3860] #-----------------------------------------------------------
[03/07 13:23:12   3860] #                20531 ( 98.7%)       266 (  1.3%)      20797 
[03/07 13:23:12   3860] #
[03/07 13:23:12   3860] #Total number of DRC violations = 1
[03/07 13:23:12   3860] #Total number of overlapping instance violations = 1
[03/07 13:23:12   3860] #Total number of violations on LAYER M1 = 1
[03/07 13:23:12   3860] #Total number of violations on LAYER M2 = 0
[03/07 13:23:12   3860] #Total number of violations on LAYER M3 = 0
[03/07 13:23:12   3860] #Total number of violations on LAYER M4 = 0
[03/07 13:23:12   3860] #Total number of violations on LAYER M5 = 0
[03/07 13:23:12   3860] #Total number of violations on LAYER M6 = 0
[03/07 13:23:12   3860] #Total number of violations on LAYER M7 = 0
[03/07 13:23:12   3860] #Total number of violations on LAYER M8 = 0
[03/07 13:23:12   3860] #Cpu time = 00:01:24
[03/07 13:23:12   3860] #Elapsed time = 00:01:24
[03/07 13:23:12   3860] #Increased memory = -15.07 (MB)
[03/07 13:23:12   3860] #Total memory = 1428.92 (MB)
[03/07 13:23:12   3860] #Peak memory = 1502.61 (MB)
[03/07 13:23:12   3860] #detailRoute Statistics:
[03/07 13:23:12   3860] #Cpu time = 00:01:24
[03/07 13:23:12   3860] #Elapsed time = 00:01:24
[03/07 13:23:12   3860] #Increased memory = -15.07 (MB)
[03/07 13:23:12   3860] #Total memory = 1428.92 (MB)
[03/07 13:23:12   3860] #Peak memory = 1502.61 (MB)
[03/07 13:23:12   3861] #
[03/07 13:23:12   3861] #globalDetailRoute statistics:
[03/07 13:23:12   3861] #Cpu time = 00:01:33
[03/07 13:23:12   3861] #Elapsed time = 00:01:33
[03/07 13:23:12   3861] #Increased memory = -7.20 (MB)
[03/07 13:23:12   3861] #Total memory = 1377.62 (MB)
[03/07 13:23:12   3861] #Peak memory = 1502.61 (MB)
[03/07 13:23:12   3861] #Number of warnings = 85
[03/07 13:23:12   3861] #Total number of warnings = 137
[03/07 13:23:12   3861] #Number of fails = 0
[03/07 13:23:12   3861] #Total number of fails = 0
[03/07 13:23:12   3861] #Complete globalDetailRoute on Fri Mar  7 13:23:12 2025
[03/07 13:23:12   3861] #
[03/07 13:23:12   3861] 
[03/07 13:23:12   3861] globalDetailRoute
[03/07 13:23:12   3861] 
[03/07 13:23:12   3861] #setNanoRouteMode -drouteAutoStop true
[03/07 13:23:12   3861] #setNanoRouteMode -drouteFixAntenna true
[03/07 13:23:12   3861] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/07 13:23:12   3861] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/07 13:23:12   3861] #setNanoRouteMode -routeSelectedNetOnly false
[03/07 13:23:12   3861] #setNanoRouteMode -routeTopRoutingLayer 4
[03/07 13:23:12   3861] #setNanoRouteMode -routeWithSiDriven true
[03/07 13:23:12   3861] #setNanoRouteMode -routeWithTimingDriven true
[03/07 13:23:12   3861] #Start globalDetailRoute on Fri Mar  7 13:23:12 2025
[03/07 13:23:12   3861] #
[03/07 13:23:12   3861] #Generating timing data, please wait...
[03/07 13:23:12   3861] #38217 total nets, 282 already routed, 282 will ignore in trialRoute
[03/07 13:23:12   3861] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/07 13:23:14   3862] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:23:14   3863] #Dump tif for version 2.1
[03/07 13:23:20   3869] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/07 13:23:20   3869] End delay calculation. (MEM=1742.48 CPU=0:00:04.4 REAL=0:00:04.0)
[03/07 13:23:25   3873] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/07 13:23:25   3873] #Generating timing data took: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1352.57 (MB), peak = 1502.61 (MB)
[03/07 13:23:25   3873] #Done generating timing data.
[03/07 13:23:25   3874] ### Net info: total nets: 38349
[03/07 13:23:25   3874] ### Net info: dirty nets: 0
[03/07 13:23:25   3874] ### Net info: marked as disconnected nets: 0
[03/07 13:23:25   3874] ### Net info: fully routed nets: 282
[03/07 13:23:25   3874] ### Net info: trivial (single pin) nets: 0
[03/07 13:23:25   3874] ### Net info: unrouted nets: 38067
[03/07 13:23:25   3874] ### Net info: re-extraction nets: 0
[03/07 13:23:25   3874] ### Net info: ignored nets: 0
[03/07 13:23:25   3874] ### Net info: skip routing nets: 0
[03/07 13:23:26   3874] #Start reading timing information from file .timing_file_27418.tif.gz ...
[03/07 13:23:26   3874] #Read in timing information for 243 ports, 36139 instances from timing file .timing_file_27418.tif.gz.
[03/07 13:23:26   3874] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/07 13:23:26   3875] #Start routing data preparation.
[03/07 13:23:26   3875] #Minimum voltage of a net in the design = 0.000.
[03/07 13:23:26   3875] #Maximum voltage of a net in the design = 1.100.
[03/07 13:23:26   3875] #Voltage range [0.000 - 0.000] has 1 net.
[03/07 13:23:26   3875] #Voltage range [0.900 - 1.100] has 1 net.
[03/07 13:23:26   3875] #Voltage range [0.000 - 1.100] has 38347 nets.
[03/07 13:23:27   3875] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/07 13:23:27   3875] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:23:27   3875] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:23:27   3875] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:23:27   3875] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:23:27   3875] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:23:27   3875] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:23:27   3875] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:23:28   3876] #WARNING (NRDB-2110) Found 40061 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/07 13:23:28   3876] #Regenerating Ggrids automatically.
[03/07 13:23:28   3876] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/07 13:23:28   3876] #Using automatically generated G-grids.
[03/07 13:23:28   3876] #Done routing data preparation.
[03/07 13:23:28   3876] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1320.17 (MB), peak = 1502.61 (MB)
[03/07 13:23:28   3876] #Merging special wires...
[03/07 13:23:28   3877] #Number of eco nets is 845
[03/07 13:23:28   3877] #
[03/07 13:23:28   3877] #Start data preparation...
[03/07 13:23:28   3877] #
[03/07 13:23:28   3877] #Data preparation is done on Fri Mar  7 13:23:28 2025
[03/07 13:23:28   3877] #
[03/07 13:23:28   3877] #Analyzing routing resource...
[03/07 13:23:29   3877] #Routing resource analysis is done on Fri Mar  7 13:23:29 2025
[03/07 13:23:29   3877] #
[03/07 13:23:29   3877] #  Resource Analysis:
[03/07 13:23:29   3877] #
[03/07 13:23:29   3877] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 13:23:29   3877] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 13:23:29   3877] #  --------------------------------------------------------------
[03/07 13:23:29   3877] #  Metal 1        H        2674          80       34040    91.68%
[03/07 13:23:29   3877] #  Metal 2        V        2686          84       34040     0.58%
[03/07 13:23:29   3877] #  Metal 3        H        2754           0       34040     0.09%
[03/07 13:23:29   3877] #  Metal 4        V        2170         600       34040     2.14%
[03/07 13:23:29   3877] #  --------------------------------------------------------------
[03/07 13:23:29   3877] #  Total                  10285       6.89%  136160    23.62%
[03/07 13:23:29   3877] #
[03/07 13:23:29   3877] #  282 nets (0.74%) with 1 preferred extra spacing.
[03/07 13:23:29   3877] #
[03/07 13:23:29   3877] #
[03/07 13:23:29   3877] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1323.66 (MB), peak = 1502.61 (MB)
[03/07 13:23:29   3877] #
[03/07 13:23:29   3877] #start global routing iteration 1...
[03/07 13:23:29   3878] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.71 (MB), peak = 1502.61 (MB)
[03/07 13:23:29   3878] #
[03/07 13:23:29   3878] #start global routing iteration 2...
[03/07 13:23:33   3882] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1432.58 (MB), peak = 1502.61 (MB)
[03/07 13:23:33   3882] #
[03/07 13:23:33   3882] #start global routing iteration 3...
[03/07 13:23:38   3886] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1439.53 (MB), peak = 1502.61 (MB)
[03/07 13:23:38   3886] #
[03/07 13:23:38   3886] #start global routing iteration 4...
[03/07 13:23:42   3890] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1440.18 (MB), peak = 1502.61 (MB)
[03/07 13:23:42   3890] #
[03/07 13:23:42   3890] #start global routing iteration 5...
[03/07 13:23:48   3896] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1442.20 (MB), peak = 1502.61 (MB)
[03/07 13:23:48   3896] #
[03/07 13:23:48   3896] #
[03/07 13:23:48   3896] #Total number of trivial nets (e.g. < 2 pins) = 132 (skipped).
[03/07 13:23:48   3896] #Total number of routable nets = 38217.
[03/07 13:23:48   3896] #Total number of nets in the design = 38349.
[03/07 13:23:48   3896] #
[03/07 13:23:48   3896] #37150 routable nets have only global wires.
[03/07 13:23:48   3896] #1067 routable nets have only detail routed wires.
[03/07 13:23:48   3896] #282 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 13:23:48   3896] #
[03/07 13:23:48   3896] #Routed nets constraints summary:
[03/07 13:23:48   3896] #-----------------------------
[03/07 13:23:48   3896] #        Rules   Unconstrained  
[03/07 13:23:48   3896] #-----------------------------
[03/07 13:23:48   3896] #      Default           37150  
[03/07 13:23:48   3896] #-----------------------------
[03/07 13:23:48   3896] #        Total           37150  
[03/07 13:23:48   3896] #-----------------------------
[03/07 13:23:48   3896] #
[03/07 13:23:48   3896] #Routing constraints summary of the whole design:
[03/07 13:23:48   3896] #------------------------------------------------
[03/07 13:23:48   3896] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:23:48   3896] #------------------------------------------------
[03/07 13:23:48   3896] #      Default                282           37935  
[03/07 13:23:48   3896] #------------------------------------------------
[03/07 13:23:48   3896] #        Total                282           37935  
[03/07 13:23:48   3896] #------------------------------------------------
[03/07 13:23:48   3896] #
[03/07 13:23:48   3897] #
[03/07 13:23:48   3897] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 13:23:48   3897] #
[03/07 13:23:48   3897] #                 OverCon       OverCon       OverCon       OverCon          
[03/07 13:23:48   3897] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/07 13:23:48   3897] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[03/07 13:23:48   3897] #  --------------------------------------------------------------------------
[03/07 13:23:48   3897] #   Metal 1     46(0.83%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.83%)
[03/07 13:23:48   3897] #   Metal 2   1023(3.02%)    413(1.22%)     70(0.21%)     17(0.05%)   (4.50%)
[03/07 13:23:48   3897] #   Metal 3     13(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
[03/07 13:23:48   3897] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:23:48   3897] #  --------------------------------------------------------------------------
[03/07 13:23:48   3897] #     Total   1082(1.01%)    413(0.39%)     70(0.07%)     17(0.02%)   (1.48%)
[03/07 13:23:48   3897] #
[03/07 13:23:48   3897] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[03/07 13:23:48   3897] #  Overflow after GR: 0.15% H + 2.27% V
[03/07 13:23:48   3897] #
[03/07 13:23:48   3897] #Complete Global Routing.
[03/07 13:23:48   3897] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:23:48   3897] #Total wire length = 711315 um.
[03/07 13:23:48   3897] #Total half perimeter of net bounding box = 614601 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M1 = 333 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M2 = 218296 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M3 = 346489 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M4 = 146197 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M5 = 0 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M6 = 0 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M7 = 0 um.
[03/07 13:23:48   3897] #Total wire length on LAYER M8 = 0 um.
[03/07 13:23:48   3897] #Total number of vias = 222742
[03/07 13:23:48   3897] #Total number of multi-cut vias = 266 (  0.1%)
[03/07 13:23:48   3897] #Total number of single cut vias = 222476 ( 99.9%)
[03/07 13:23:48   3897] #Up-Via Summary (total 222742):
[03/07 13:23:48   3897] #                   single-cut          multi-cut      Total
[03/07 13:23:48   3897] #-----------------------------------------------------------
[03/07 13:23:48   3897] #  Metal 1      124218 ( 99.8%)       266 (  0.2%)     124484
[03/07 13:23:48   3897] #  Metal 2       82037 (100.0%)         0 (  0.0%)      82037
[03/07 13:23:48   3897] #  Metal 3       16221 (100.0%)         0 (  0.0%)      16221
[03/07 13:23:48   3897] #-----------------------------------------------------------
[03/07 13:23:48   3897] #               222476 ( 99.9%)       266 (  0.1%)     222742 
[03/07 13:23:48   3897] #
[03/07 13:23:48   3897] #Max overcon = 11 tracks.
[03/07 13:23:48   3897] #Total overcon = 1.48%.
[03/07 13:23:48   3897] #Worst layer Gcell overcon rate = 0.04%.
[03/07 13:23:48   3897] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1442.70 (MB), peak = 1502.61 (MB)
[03/07 13:23:48   3897] #
[03/07 13:23:48   3897] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.42 (MB), peak = 1502.61 (MB)
[03/07 13:23:48   3897] #Start Track Assignment.
[03/07 13:23:53   3901] #Done with 49200 horizontal wires in 2 hboxes and 52111 vertical wires in 2 hboxes.
[03/07 13:23:58   3906] #Done with 9913 horizontal wires in 2 hboxes and 10165 vertical wires in 2 hboxes.
[03/07 13:23:58   3907] #Complete Track Assignment.
[03/07 13:23:58   3907] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:23:58   3907] #Total wire length = 744111 um.
[03/07 13:23:58   3907] #Total half perimeter of net bounding box = 614601 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M1 = 24757 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M2 = 216137 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M3 = 356295 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M4 = 146923 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M5 = 0 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M6 = 0 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M7 = 0 um.
[03/07 13:23:58   3907] #Total wire length on LAYER M8 = 0 um.
[03/07 13:23:58   3907] #Total number of vias = 222742
[03/07 13:23:58   3907] #Total number of multi-cut vias = 266 (  0.1%)
[03/07 13:23:58   3907] #Total number of single cut vias = 222476 ( 99.9%)
[03/07 13:23:58   3907] #Up-Via Summary (total 222742):
[03/07 13:23:58   3907] #                   single-cut          multi-cut      Total
[03/07 13:23:58   3907] #-----------------------------------------------------------
[03/07 13:23:58   3907] #  Metal 1      124218 ( 99.8%)       266 (  0.2%)     124484
[03/07 13:23:58   3907] #  Metal 2       82037 (100.0%)         0 (  0.0%)      82037
[03/07 13:23:58   3907] #  Metal 3       16221 (100.0%)         0 (  0.0%)      16221
[03/07 13:23:58   3907] #-----------------------------------------------------------
[03/07 13:23:58   3907] #               222476 ( 99.9%)       266 (  0.1%)     222742 
[03/07 13:23:58   3907] #
[03/07 13:23:58   3907] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1383.50 (MB), peak = 1502.61 (MB)
[03/07 13:23:58   3907] #
[03/07 13:23:58   3907] #Cpu time = 00:00:32
[03/07 13:23:58   3907] #Elapsed time = 00:00:32
[03/07 13:23:58   3907] #Increased memory = 68.36 (MB)
[03/07 13:23:58   3907] #Total memory = 1383.50 (MB)
[03/07 13:23:58   3907] #Peak memory = 1502.61 (MB)
[03/07 13:23:59   3907] #routeSiEffort set to medium
[03/07 13:23:59   3907] #
[03/07 13:23:59   3907] #Start Detail Routing..
[03/07 13:23:59   3907] #start initial detail routing ...
[03/07 13:29:55   4263] #    number of violations = 14614
[03/07 13:29:55   4263] #
[03/07 13:29:55   4263] #    By Layer and Type :
[03/07 13:29:55   4263] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/07 13:29:55   4263] #	M1          720      181     2111     4774      992      277      227     9282
[03/07 13:29:55   4263] #	M2         2237     1527     1469        0        1        0       96     5330
[03/07 13:29:55   4263] #	M3            1        0        1        0        0        0        0        2
[03/07 13:29:55   4263] #	Totals     2958     1708     3581     4774      993      277      323    14614
[03/07 13:29:55   4263] #cpu time = 00:05:56, elapsed time = 00:05:56, memory = 1404.67 (MB), peak = 1502.61 (MB)
[03/07 13:29:55   4263] #start 1st optimization iteration ...
[03/07 13:31:07   4335] #    completing 10% with 14376 violations
[03/07 13:31:07   4335] #    cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1529.84 (MB), peak = 1529.96 (MB)
[03/07 13:32:25   4414] #    completing 20% with 14133 violations
[03/07 13:32:25   4414] #    cpu time = 00:02:31, elapsed time = 00:02:31, memory = 1534.89 (MB), peak = 1535.00 (MB)
[03/07 13:33:42   4491] #    completing 30% with 13904 violations
[03/07 13:33:42   4491] #    cpu time = 00:03:47, elapsed time = 00:03:47, memory = 1589.46 (MB), peak = 1589.66 (MB)
[03/07 13:35:03   4572] #    completing 40% with 13618 violations
[03/07 13:35:03   4572] #    cpu time = 00:05:08, elapsed time = 00:05:08, memory = 1523.81 (MB), peak = 1589.66 (MB)
[03/07 13:36:20   4648] #    completing 50% with 13332 violations
[03/07 13:36:20   4648] #    cpu time = 00:06:25, elapsed time = 00:06:25, memory = 1523.81 (MB), peak = 1589.66 (MB)
[03/07 13:37:47   4735] #    completing 60% with 13022 violations
[03/07 13:37:47   4735] #    cpu time = 00:07:52, elapsed time = 00:07:52, memory = 1533.38 (MB), peak = 1589.66 (MB)
[03/07 13:38:40   4788] #    completing 70% with 12855 violations
[03/07 13:38:40   4788] #    cpu time = 00:08:45, elapsed time = 00:08:45, memory = 1463.37 (MB), peak = 1589.66 (MB)
[03/07 13:39:40   4848] #    completing 80% with 12772 violations
[03/07 13:39:40   4848] #    cpu time = 00:09:45, elapsed time = 00:09:45, memory = 1466.43 (MB), peak = 1589.66 (MB)
[03/07 13:40:35   4903] #    completing 90% with 12527 violations
[03/07 13:40:35   4903] #    cpu time = 00:10:40, elapsed time = 00:10:40, memory = 1466.57 (MB), peak = 1589.66 (MB)
[03/07 13:41:25   4953] #    completing 100% with 12442 violations
[03/07 13:41:25   4953] #    cpu time = 00:11:30, elapsed time = 00:11:30, memory = 1489.77 (MB), peak = 1589.66 (MB)
[03/07 13:41:25   4954] #    number of violations = 12442
[03/07 13:41:25   4954] #
[03/07 13:41:25   4954] #    By Layer and Type :
[03/07 13:41:25   4954] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/07 13:41:25   4954] #	M1         1211      263     3852     1606      667        0      385     7984
[03/07 13:41:25   4954] #	M2         1311     1233     1173       26       40      329      100     4212
[03/07 13:41:25   4954] #	M3           42       11      140        0        1       37        9      240
[03/07 13:41:25   4954] #	M4            1        1        4        0        0        0        0        6
[03/07 13:41:25   4954] #	Totals     2565     1508     5169     1632      708      366      494    12442
[03/07 13:41:25   4954] #cpu time = 00:11:30, elapsed time = 00:11:30, memory = 1489.77 (MB), peak = 1589.66 (MB)
[03/07 13:41:25   4954] #start 2nd optimization iteration ...
[03/07 13:42:10   4998] #    completing 10% with 12301 violations
[03/07 13:42:10   4998] #    cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1452.77 (MB), peak = 1589.66 (MB)
[03/07 13:42:56   5045] #    completing 20% with 12184 violations
[03/07 13:42:56   5045] #    cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1463.91 (MB), peak = 1589.66 (MB)
[03/07 13:43:54   5102] #    completing 30% with 12031 violations
[03/07 13:43:54   5102] #    cpu time = 00:02:29, elapsed time = 00:02:29, memory = 1441.57 (MB), peak = 1589.66 (MB)
[03/07 13:44:46   5154] #    completing 40% with 11933 violations
[03/07 13:44:46   5154] #    cpu time = 00:03:21, elapsed time = 00:03:21, memory = 1474.83 (MB), peak = 1589.66 (MB)
[03/07 13:45:59   5227] #    completing 50% with 11802 violations
[03/07 13:45:59   5227] #    cpu time = 00:04:34, elapsed time = 00:04:34, memory = 1557.91 (MB), peak = 1589.66 (MB)
[03/07 13:47:08   5297] #    completing 60% with 11729 violations
[03/07 13:47:08   5297] #    cpu time = 00:05:43, elapsed time = 00:05:43, memory = 1525.39 (MB), peak = 1589.66 (MB)
[03/07 13:48:24   5373] #    completing 70% with 11642 violations
[03/07 13:48:24   5373] #    cpu time = 00:06:59, elapsed time = 00:06:59, memory = 1500.94 (MB), peak = 1589.66 (MB)
[03/07 13:49:27   5435] #    completing 80% with 11567 violations
[03/07 13:49:27   5435] #    cpu time = 00:08:02, elapsed time = 00:08:02, memory = 1595.84 (MB), peak = 1595.88 (MB)
[03/07 13:50:37   5505] #    completing 90% with 11487 violations
[03/07 13:50:37   5505] #    cpu time = 00:09:12, elapsed time = 00:09:12, memory = 1590.73 (MB), peak = 1663.44 (MB)
[03/07 13:51:29   5557] #    completing 100% with 11364 violations
[03/07 13:51:29   5557] #    cpu time = 00:10:04, elapsed time = 00:10:04, memory = 1590.52 (MB), peak = 1663.44 (MB)
[03/07 13:51:29   5557] #    number of violations = 11364
[03/07 13:51:29   5557] #
[03/07 13:51:29   5557] #    By Layer and Type :
[03/07 13:51:29   5557] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/07 13:51:29   5557] #	M1         1045      142     3741     1608      508        0      328     7372
[03/07 13:51:29   5557] #	M2         1320     1010     1049       14       47      282      125     3847
[03/07 13:51:29   5557] #	M3           16        5       95        0        1       23        2      142
[03/07 13:51:29   5557] #	M4            1        0        2        0        0        0        0        3
[03/07 13:51:29   5557] #	Totals     2382     1157     4887     1622      556      305      455    11364
[03/07 13:51:29   5557] #cpu time = 00:10:04, elapsed time = 00:10:04, memory = 1590.66 (MB), peak = 1663.44 (MB)
[03/07 13:51:29   5558] #Complete Detail Routing.
[03/07 13:51:29   5558] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:51:29   5558] #Total wire length = 749048 um.
[03/07 13:51:29   5558] #Total half perimeter of net bounding box = 614601 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M1 = 3720 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M2 = 215745 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M3 = 356236 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M4 = 173347 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M5 = 0 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M6 = 0 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M7 = 0 um.
[03/07 13:51:29   5558] #Total wire length on LAYER M8 = 0 um.
[03/07 13:51:29   5558] #Total number of vias = 275321
[03/07 13:51:29   5558] #Total number of multi-cut vias = 1264 (  0.5%)
[03/07 13:51:29   5558] #Total number of single cut vias = 274057 ( 99.5%)
[03/07 13:51:29   5558] #Up-Via Summary (total 275321):
[03/07 13:51:29   5558] #                   single-cut          multi-cut      Total
[03/07 13:51:29   5558] #-----------------------------------------------------------
[03/07 13:51:29   5558] #  Metal 1      130830 ( 99.0%)      1264 (  1.0%)     132094
[03/07 13:51:29   5558] #  Metal 2      116612 (100.0%)         0 (  0.0%)     116612
[03/07 13:51:29   5558] #  Metal 3       26615 (100.0%)         0 (  0.0%)      26615
[03/07 13:51:29   5558] #-----------------------------------------------------------
[03/07 13:51:29   5558] #               274057 ( 99.5%)      1264 (  0.5%)     275321 
[03/07 13:51:29   5558] #
[03/07 13:51:29   5558] #Total number of DRC violations = 11364
[03/07 13:51:29   5558] #Total number of overlapping instance violations = 1
[03/07 13:51:29   5558] #Total number of violations on LAYER M1 = 7372
[03/07 13:51:29   5558] #Total number of violations on LAYER M2 = 3847
[03/07 13:51:29   5558] #Total number of violations on LAYER M3 = 142
[03/07 13:51:29   5558] #Total number of violations on LAYER M4 = 3
[03/07 13:51:29   5558] #Total number of violations on LAYER M5 = 0
[03/07 13:51:29   5558] #Total number of violations on LAYER M6 = 0
[03/07 13:51:29   5558] #Total number of violations on LAYER M7 = 0
[03/07 13:51:29   5558] #Total number of violations on LAYER M8 = 0
[03/07 13:51:29   5558] #Cpu time = 00:27:31
[03/07 13:51:29   5558] #Elapsed time = 00:27:31
[03/07 13:51:29   5558] #Increased memory = 6.72 (MB)
[03/07 13:51:29   5558] #Total memory = 1390.23 (MB)
[03/07 13:51:29   5558] #Peak memory = 1663.44 (MB)
[03/07 13:51:31   5559] #
[03/07 13:51:31   5559] #Start Post Route wire spreading..
[03/07 13:51:31   5559] #
[03/07 13:51:31   5559] #Start data preparation for wire spreading...
[03/07 13:51:31   5559] #
[03/07 13:51:31   5559] #Data preparation is done on Fri Mar  7 13:51:31 2025
[03/07 13:51:31   5559] #
[03/07 13:51:31   5559] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.20 (MB), peak = 1663.44 (MB)
[03/07 13:51:31   5559] #
[03/07 13:51:31   5559] #Start Post Route Wire Spread.
[03/07 13:51:35   5563] #Done with 10674 horizontal wires in 3 hboxes and 8381 vertical wires in 3 hboxes.
[03/07 13:51:35   5563] #Complete Post Route Wire Spread.
[03/07 13:51:35   5563] #
[03/07 13:51:35   5563] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:51:35   5563] #Total wire length = 756510 um.
[03/07 13:51:35   5563] #Total half perimeter of net bounding box = 614601 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M1 = 3720 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M2 = 217035 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M3 = 360428 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M4 = 175327 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M5 = 0 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M6 = 0 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M7 = 0 um.
[03/07 13:51:35   5563] #Total wire length on LAYER M8 = 0 um.
[03/07 13:51:35   5563] #Total number of vias = 275321
[03/07 13:51:35   5563] #Total number of multi-cut vias = 1264 (  0.5%)
[03/07 13:51:35   5563] #Total number of single cut vias = 274057 ( 99.5%)
[03/07 13:51:35   5563] #Up-Via Summary (total 275321):
[03/07 13:51:35   5563] #                   single-cut          multi-cut      Total
[03/07 13:51:35   5563] #-----------------------------------------------------------
[03/07 13:51:35   5563] #  Metal 1      130830 ( 99.0%)      1264 (  1.0%)     132094
[03/07 13:51:35   5563] #  Metal 2      116612 (100.0%)         0 (  0.0%)     116612
[03/07 13:51:35   5563] #  Metal 3       26615 (100.0%)         0 (  0.0%)      26615
[03/07 13:51:35   5563] #-----------------------------------------------------------
[03/07 13:51:35   5563] #               274057 ( 99.5%)      1264 (  0.5%)     275321 
[03/07 13:51:35   5563] #
[03/07 13:51:35   5563] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1431.43 (MB), peak = 1663.44 (MB)
[03/07 13:51:35   5563] #
[03/07 13:51:35   5563] #Post Route wire spread is done.
[03/07 13:51:35   5564] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:51:35   5564] #Total wire length = 756510 um.
[03/07 13:51:35   5564] #Total half perimeter of net bounding box = 614601 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M1 = 3720 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M2 = 217035 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M3 = 360428 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M4 = 175327 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M5 = 0 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M6 = 0 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M7 = 0 um.
[03/07 13:51:35   5564] #Total wire length on LAYER M8 = 0 um.
[03/07 13:51:35   5564] #Total number of vias = 275321
[03/07 13:51:35   5564] #Total number of multi-cut vias = 1264 (  0.5%)
[03/07 13:51:35   5564] #Total number of single cut vias = 274057 ( 99.5%)
[03/07 13:51:35   5564] #Up-Via Summary (total 275321):
[03/07 13:51:35   5564] #                   single-cut          multi-cut      Total
[03/07 13:51:35   5564] #-----------------------------------------------------------
[03/07 13:51:35   5564] #  Metal 1      130830 ( 99.0%)      1264 (  1.0%)     132094
[03/07 13:51:35   5564] #  Metal 2      116612 (100.0%)         0 (  0.0%)     116612
[03/07 13:51:35   5564] #  Metal 3       26615 (100.0%)         0 (  0.0%)      26615
[03/07 13:51:35   5564] #-----------------------------------------------------------
[03/07 13:51:35   5564] #               274057 ( 99.5%)      1264 (  0.5%)     275321 
[03/07 13:51:35   5564] #
[03/07 13:51:36   5564] #
[03/07 13:51:36   5564] #Start DRC checking..
[03/07 13:52:01   5589] #    number of violations = 11650
[03/07 13:52:01   5589] #
[03/07 13:52:01   5589] #    By Layer and Type :
[03/07 13:52:01   5589] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/07 13:52:01   5589] #	M1         1062      143     3774     1633      536        0      354     7502
[03/07 13:52:01   5589] #	M2         1344     1043     1145       15       47      282      127     4003
[03/07 13:52:01   5589] #	M3           17        5       94        0        1       23        2      142
[03/07 13:52:01   5589] #	M4            1        0        2        0        0        0        0        3
[03/07 13:52:01   5589] #	Totals     2424     1191     5015     1648      584      305      483    11650
[03/07 13:52:01   5589] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1436.66 (MB), peak = 1663.44 (MB)
[03/07 13:52:01   5589] #CELL_VIEW fullchip,init has 11650 DRC violations
[03/07 13:52:01   5589] #Total number of DRC violations = 11650
[03/07 13:52:01   5589] #Total number of overlapping instance violations = 1
[03/07 13:52:01   5589] #Total number of net violated process antenna rule = 0
[03/07 13:52:01   5589] #Total number of violations on LAYER M1 = 7502
[03/07 13:52:01   5589] #Total number of violations on LAYER M2 = 4003
[03/07 13:52:01   5589] #Total number of violations on LAYER M3 = 142
[03/07 13:52:01   5589] #Total number of violations on LAYER M4 = 3
[03/07 13:52:01   5589] #Total number of violations on LAYER M5 = 0
[03/07 13:52:01   5589] #Total number of violations on LAYER M6 = 0
[03/07 13:52:01   5589] #Total number of violations on LAYER M7 = 0
[03/07 13:52:01   5589] #Total number of violations on LAYER M8 = 0
[03/07 13:52:01   5589] # Wire spreading introduces 286 DRCs
[03/07 13:52:02   5590] #
[03/07 13:52:02   5590] #Start Post Route via swapping..
[03/07 13:52:43   5631] #    number of violations = 11661
[03/07 13:52:43   5631] #
[03/07 13:52:43   5631] #    By Layer and Type :
[03/07 13:52:43   5631] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/07 13:52:43   5631] #	M1         1062      143     3774     1633      540        0      354     7506
[03/07 13:52:43   5631] #	M2         1344     1048     1147       15       47      282      127     4010
[03/07 13:52:43   5631] #	M3           17        5       94        0        1       23        2      142
[03/07 13:52:43   5631] #	M4            1        0        2        0        0        0        0        3
[03/07 13:52:43   5631] #	Totals     2424     1196     5017     1648      588      305      483    11661
[03/07 13:52:43   5631] #cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1393.80 (MB), peak = 1663.44 (MB)
[03/07 13:53:39   5688] #    number of violations = 11518
[03/07 13:53:39   5688] #
[03/07 13:53:39   5688] #    By Layer and Type :
[03/07 13:53:39   5688] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/07 13:53:39   5688] #	M1         1052      143     3752     1618      535        0      345     7445
[03/07 13:53:39   5688] #	M2         1336      990     1146       14       47      270      127     3930
[03/07 13:53:39   5688] #	M3           15        5       94        0        1       23        2      140
[03/07 13:53:39   5688] #	M4            1        0        2        0        0        0        0        3
[03/07 13:53:39   5688] #	Totals     2404     1138     4994     1632      583      293      474    11518
[03/07 13:53:39   5688] #cpu time = 00:01:37, elapsed time = 00:01:37, memory = 1398.53 (MB), peak = 1663.44 (MB)
[03/07 13:53:39   5688] #CELL_VIEW fullchip,init has 11518 DRC violations
[03/07 13:53:39   5688] #Total number of DRC violations = 11518
[03/07 13:53:39   5688] #Total number of overlapping instance violations = 1
[03/07 13:53:39   5688] #Total number of net violated process antenna rule = 0
[03/07 13:53:39   5688] #Total number of violations on LAYER M1 = 7445
[03/07 13:53:39   5688] #Total number of violations on LAYER M2 = 3930
[03/07 13:53:39   5688] #Total number of violations on LAYER M3 = 140
[03/07 13:53:39   5688] #Total number of violations on LAYER M4 = 3
[03/07 13:53:39   5688] #Total number of violations on LAYER M5 = 0
[03/07 13:53:39   5688] #Total number of violations on LAYER M6 = 0
[03/07 13:53:39   5688] #Total number of violations on LAYER M7 = 0
[03/07 13:53:39   5688] #Total number of violations on LAYER M8 = 0
[03/07 13:53:39   5688] #Post Route via swapping is done.
[03/07 13:53:40   5688] #Total number of nets with non-default rule or having extra spacing = 282
[03/07 13:53:40   5688] #Total wire length = 756510 um.
[03/07 13:53:40   5688] #Total half perimeter of net bounding box = 614601 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M1 = 3720 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M2 = 217035 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M3 = 360428 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M4 = 175327 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M5 = 0 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M6 = 0 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M7 = 0 um.
[03/07 13:53:40   5688] #Total wire length on LAYER M8 = 0 um.
[03/07 13:53:40   5688] #Total number of vias = 275321
[03/07 13:53:40   5688] #Total number of multi-cut vias = 163998 ( 59.6%)
[03/07 13:53:40   5688] #Total number of single cut vias = 111323 ( 40.4%)
[03/07 13:53:40   5688] #Up-Via Summary (total 275321):
[03/07 13:53:40   5688] #                   single-cut          multi-cut      Total
[03/07 13:53:40   5688] #-----------------------------------------------------------
[03/07 13:53:40   5688] #  Metal 1      102473 ( 77.6%)     29621 ( 22.4%)     132094
[03/07 13:53:40   5688] #  Metal 2        8342 (  7.2%)    108270 ( 92.8%)     116612
[03/07 13:53:40   5688] #  Metal 3         508 (  1.9%)     26107 ( 98.1%)      26615
[03/07 13:53:40   5688] #-----------------------------------------------------------
[03/07 13:53:40   5688] #               111323 ( 40.4%)    163998 ( 59.6%)     275321 
[03/07 13:53:40   5688] #
[03/07 13:53:40   5688] #detailRoute Statistics:
[03/07 13:53:40   5688] #Cpu time = 00:29:41
[03/07 13:53:40   5688] #Elapsed time = 00:29:41
[03/07 13:53:40   5688] #Increased memory = 14.06 (MB)
[03/07 13:53:40   5688] #Total memory = 1397.56 (MB)
[03/07 13:53:40   5688] #Peak memory = 1663.44 (MB)
[03/07 13:53:43   5691] #
[03/07 13:53:43   5691] #globalDetailRoute statistics:
[03/07 13:53:43   5691] #Cpu time = 00:30:30
[03/07 13:53:43   5691] #Elapsed time = 00:30:31
[03/07 13:53:43   5691] #Increased memory = -35.38 (MB)
[03/07 13:53:43   5691] #Total memory = 1342.24 (MB)
[03/07 13:53:43   5691] #Peak memory = 1663.44 (MB)
[03/07 13:53:43   5691] #Number of warnings = 1
[03/07 13:53:43   5691] #Total number of warnings = 138
[03/07 13:53:43   5691] #Number of fails = 0
[03/07 13:53:43   5691] #Total number of fails = 0
[03/07 13:53:43   5691] #Complete globalDetailRoute on Fri Mar  7 13:53:43 2025
[03/07 13:53:43   5691] #
[03/07 13:53:43   5691] #routeDesign: cpu time = 00:32:04, elapsed time = 00:32:05, memory = 1298.32 (MB), peak = 1663.44 (MB)
[03/07 13:53:43   5691] 
[03/07 13:53:43   5691] *** Summary of all messages that are not suppressed in this session:
[03/07 13:53:43   5691] Severity  ID               Count  Summary                                  
[03/07 13:53:43   5691] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/07 13:53:43   5691] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/07 13:53:43   5691] *** Message Summary: 2 warning(s), 0 error(s)
[03/07 13:53:43   5691] 
[03/07 13:53:43   5691] <CMD> setExtractRCMode -engine postRoute
[03/07 13:53:43   5691] <CMD> extractRC
[03/07 13:53:43   5691] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/07 13:53:43   5691] Extraction called for design 'fullchip' of instances=81532 and nets=38349 using extraction engine 'postRoute' at effort level 'low' .
[03/07 13:53:43   5691] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/07 13:53:43   5691] RC Extraction called in multi-corner(2) mode.
[03/07 13:53:43   5691] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:53:43   5691] Process corner(s) are loaded.
[03/07 13:53:43   5691]  Corner: Cmax
[03/07 13:53:43   5691]  Corner: Cmin
[03/07 13:53:43   5691] extractDetailRC Option : -outfile /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d  -extended
[03/07 13:53:43   5691] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/07 13:53:43   5691]       RC Corner Indexes            0       1   
[03/07 13:53:43   5691] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:53:43   5691] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/07 13:53:43   5691] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:53:43   5691] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:53:43   5691] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:53:43   5691] Shrink Factor                : 1.00000
[03/07 13:53:43   5691] Initializing multi-corner capacitance tables ... 
[03/07 13:53:43   5691] Initializing multi-corner resistance tables ...
[03/07 13:53:44   5691] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1665.2M)
[03/07 13:53:44   5691] Creating parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for storing RC.
[03/07 13:53:44   5692] Extracted 10.0003% (CPU Time= 0:00:00.9  MEM= 1713.2M)
[03/07 13:53:44   5692] Extracted 20.0004% (CPU Time= 0:00:01.1  MEM= 1713.2M)
[03/07 13:53:45   5692] Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1713.2M)
[03/07 13:53:45   5693] Extracted 40.0003% (CPU Time= 0:00:01.7  MEM= 1713.2M)
[03/07 13:53:45   5693] Extracted 50.0004% (CPU Time= 0:00:01.9  MEM= 1713.2M)
[03/07 13:53:46   5693] Extracted 60.0005% (CPU Time= 0:00:02.3  MEM= 1717.2M)
[03/07 13:53:46   5694] Extracted 70.0003% (CPU Time= 0:00:02.9  MEM= 1717.2M)
[03/07 13:53:47   5695] Extracted 80.0004% (CPU Time= 0:00:03.8  MEM= 1717.2M)
[03/07 13:53:48   5695] Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1717.2M)
[03/07 13:53:48   5696] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1717.2M)
[03/07 13:53:48   5696] Number of Extracted Resistors     : 715366
[03/07 13:53:48   5696] Number of Extracted Ground Cap.   : 705043
[03/07 13:53:48   5696] Number of Extracted Coupling Cap. : 1230424
[03/07 13:53:48   5696] Opening parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for reading.
[03/07 13:53:48   5696] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/07 13:53:48   5696]  Corner: Cmax
[03/07 13:53:48   5696]  Corner: Cmin
[03/07 13:53:48   5696] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1705.2M)
[03/07 13:53:48   5696] Creating parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb_Filter.rcdb.d' for storing RC.
[03/07 13:53:49   5697] Closing parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d'. 38217 times net's RC data read were performed.
[03/07 13:53:49   5697] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1705.160M)
[03/07 13:53:49   5697] Opening parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for reading.
[03/07 13:53:49   5697] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1705.160M)
[03/07 13:53:49   5697] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 1705.160M)
[03/07 13:53:49   5697] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/07 13:53:49   5697] <CMD> optDesign -postRoute -setup -hold
[03/07 13:53:49   5697] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/07 13:53:49   5697] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/07 13:53:49   5697] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 13:53:49   5697] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 13:53:49   5697] -setupDynamicPowerViewAsDefaultView false
[03/07 13:53:49   5697]                                            # bool, default=false, private
[03/07 13:53:49   5697] #spOpts: N=65 
[03/07 13:53:49   5697] Core basic site is core
[03/07 13:53:49   5697] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/07 13:53:50   5698] Summary for sequential cells idenfication: 
[03/07 13:53:50   5698] Identified SBFF number: 199
[03/07 13:53:50   5698] Identified MBFF number: 0
[03/07 13:53:50   5698] Not identified SBFF number: 0
[03/07 13:53:50   5698] Not identified MBFF number: 0
[03/07 13:53:50   5698] Number of sequential cells which are not FFs: 104
[03/07 13:53:50   5698] 
[03/07 13:53:50   5698] #spOpts: N=65 mergeVia=F 
[03/07 13:53:50   5698] Switching SI Aware to true by default in postroute mode   
[03/07 13:53:50   5698] GigaOpt running with 1 threads.
[03/07 13:53:50   5698] Info: 1 threads available for lower-level modules during optimization.
[03/07 13:53:50   5698] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/07 13:53:50   5698] 	Cell FILL1_LL, site bcore.
[03/07 13:53:50   5698] 	Cell FILL_NW_HH, site bcore.
[03/07 13:53:50   5698] 	Cell FILL_NW_LL, site bcore.
[03/07 13:53:50   5698] 	Cell GFILL, site gacore.
[03/07 13:53:50   5698] 	Cell GFILL10, site gacore.
[03/07 13:53:50   5698] 	Cell GFILL2, site gacore.
[03/07 13:53:50   5698] 	Cell GFILL3, site gacore.
[03/07 13:53:50   5698] 	Cell GFILL4, site gacore.
[03/07 13:53:50   5698] 	Cell LVLLHCD1, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHCD2, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHCD4, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHCD8, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHD1, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHD2, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHD4, site bcore.
[03/07 13:53:50   5698] 	Cell LVLLHD8, site bcore.
[03/07 13:53:50   5698] .
[03/07 13:53:50   5698] Initializing multi-corner capacitance tables ... 
[03/07 13:53:50   5698] Initializing multi-corner resistance tables ...
[03/07 13:53:51   5699] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/07 13:53:51   5699] Type 'man IMPOPT-7077' for more detail.
[03/07 13:53:52   5700] Effort level <high> specified for reg2reg path_group
[03/07 13:53:52   5700] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1698.5M, totSessionCpu=1:35:00 **
[03/07 13:53:52   5700] #Created 847 library cell signatures
[03/07 13:53:52   5700] #Created 38349 NETS and 0 SPECIALNETS signatures
[03/07 13:53:52   5700] #Created 81533 instance signatures
[03/07 13:53:52   5700] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.88 (MB), peak = 1663.44 (MB)
[03/07 13:53:53   5701] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.88 (MB), peak = 1663.44 (MB)
[03/07 13:53:53   5701] #spOpts: N=65 
[03/07 13:53:53   5701] Begin checking placement ... (start mem=1699.8M, init mem=1699.8M)
[03/07 13:53:53   5701] Overlapping with other instance:	57729
[03/07 13:53:53   5701] Orientation Violation:	40806
[03/07 13:53:54   5702] Placement Blockage Violation:	54
[03/07 13:53:54   5702] *info: Placed = 81532          (Fixed = 153)
[03/07 13:53:54   5702] *info: Unplaced = 0           
[03/07 13:53:54   5702] Placement Density:99.12%(281067/283554)
[03/07 13:53:54   5702] Finished checkPlace (cpu: total=0:00:01.1, vio checks=0:00:00.3; mem=1699.8M)
[03/07 13:53:54   5702] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[03/07 13:53:54   5702] **INFO: It is recommended to fix the placement violations and reroute the design
[03/07 13:53:54   5702] **INFO: Command refinePlace may be used to fix the placement violations
[03/07 13:53:54   5702]  Initial DC engine is -> aae
[03/07 13:53:54   5702]  
[03/07 13:53:54   5702]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/07 13:53:54   5702]  
[03/07 13:53:54   5702]  
[03/07 13:53:54   5702]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/07 13:53:54   5702]  
[03/07 13:53:54   5702] Reset EOS DB
[03/07 13:53:54   5702] Ignoring AAE DB Resetting ...
[03/07 13:53:54   5702]  Set Options for AAE Based Opt flow 
[03/07 13:53:54   5702] *** optDesign -postRoute ***
[03/07 13:53:54   5702] DRC Margin: user margin 0.0; extra margin 0
[03/07 13:53:54   5702] Setup Target Slack: user slack 0
[03/07 13:53:54   5702] Hold Target Slack: user slack 0
[03/07 13:53:54   5702] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/07 13:53:54   5702] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/07 13:53:54   5702] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/07 13:53:54   5702] -setupDynamicPowerViewAsDefaultView false
[03/07 13:53:54   5702]                                            # bool, default=false, private
[03/07 13:53:54   5702] Include MVT Delays for Hold Opt
[03/07 13:53:54   5702] ** INFO : this run is activating 'postRoute' automaton
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702] Type 'man IMPOPT-3663' for more detail.
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702] Power view               = WC_VIEW
[03/07 13:53:54   5702] Number of VT partitions  = 2
[03/07 13:53:54   5702] Standard cells in design = 811
[03/07 13:53:54   5702] Instances in design      = 36139
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702] Instance distribution across the VT partitions:
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702]  LVT : inst = 13622 (37.7%), cells = 335 (41%)
[03/07 13:53:54   5702]    Lib tcbn65gpluswc        : inst = 13622 (37.7%)
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702]  HVT : inst = 22517 (62.3%), cells = 457 (56%)
[03/07 13:53:54   5702]    Lib tcbn65gpluswc        : inst = 22517 (62.3%)
[03/07 13:53:54   5702] 
[03/07 13:53:54   5702] Reporting took 0 sec
[03/07 13:53:54   5702] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/07 13:53:54   5702] Extraction called for design 'fullchip' of instances=81532 and nets=38349 using extraction engine 'postRoute' at effort level 'low' .
[03/07 13:53:54   5702] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/07 13:53:54   5702] RC Extraction called in multi-corner(2) mode.
[03/07 13:53:54   5702] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/07 13:53:54   5702] Process corner(s) are loaded.
[03/07 13:53:54   5702]  Corner: Cmax
[03/07 13:53:54   5702]  Corner: Cmin
[03/07 13:53:54   5702] extractDetailRC Option : -outfile /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d -maxResLength 200  -extended
[03/07 13:53:54   5702] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/07 13:53:54   5702]       RC Corner Indexes            0       1   
[03/07 13:53:54   5702] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/07 13:53:54   5702] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/07 13:53:54   5702] Resistance Scaling Factor    : 1.00000 1.00000 
[03/07 13:53:54   5702] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/07 13:53:54   5702] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/07 13:53:54   5702] Shrink Factor                : 1.00000
[03/07 13:53:54   5702] Initializing multi-corner capacitance tables ... 
[03/07 13:53:54   5702] Initializing multi-corner resistance tables ...
[03/07 13:53:55   5703] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1691.7M)
[03/07 13:53:55   5703] Creating parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for storing RC.
[03/07 13:53:55   5703] Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 1750.8M)
[03/07 13:53:55   5703] Extracted 20.0004% (CPU Time= 0:00:01.0  MEM= 1750.8M)
[03/07 13:53:56   5704] Extracted 30.0005% (CPU Time= 0:00:01.3  MEM= 1750.8M)
[03/07 13:53:56   5704] Extracted 40.0003% (CPU Time= 0:00:01.5  MEM= 1750.8M)
[03/07 13:53:56   5704] Extracted 50.0004% (CPU Time= 0:00:01.8  MEM= 1750.8M)
[03/07 13:53:56   5705] Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1754.8M)
[03/07 13:53:57   5705] Extracted 70.0003% (CPU Time= 0:00:02.7  MEM= 1754.8M)
[03/07 13:53:58   5706] Extracted 80.0004% (CPU Time= 0:00:03.6  MEM= 1754.8M)
[03/07 13:53:58   5707] Extracted 90.0004% (CPU Time= 0:00:04.2  MEM= 1754.8M)
[03/07 13:53:59   5707] Extracted 100% (CPU Time= 0:00:04.8  MEM= 1754.8M)
[03/07 13:53:59   5707] Number of Extracted Resistors     : 715366
[03/07 13:53:59   5707] Number of Extracted Ground Cap.   : 705043
[03/07 13:53:59   5707] Number of Extracted Coupling Cap. : 1230424
[03/07 13:53:59   5707] Opening parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for reading.
[03/07 13:53:59   5707] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/07 13:53:59   5707]  Corner: Cmax
[03/07 13:53:59   5707]  Corner: Cmin
[03/07 13:53:59   5707] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1734.8M)
[03/07 13:53:59   5707] Creating parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb_Filter.rcdb.d' for storing RC.
[03/07 13:54:00   5708] Closing parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d'. 38217 times net's RC data read were performed.
[03/07 13:54:00   5708] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1734.762M)
[03/07 13:54:00   5708] Opening parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for reading.
[03/07 13:54:00   5708] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1734.762M)
[03/07 13:54:00   5708] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:06.0  MEM: 1734.762M)
[03/07 13:54:00   5708] Opening parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d' for reading.
[03/07 13:54:00   5708] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1734.8M)
[03/07 13:54:00   5708] Initializing multi-corner capacitance tables ... 
[03/07 13:54:00   5708] Initializing multi-corner resistance tables ...
[03/07 13:54:01   5710] **INFO: Starting Blocking QThread with 1 CPU
[03/07 13:54:01   5710]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/07 13:54:01   5710] #################################################################################
[03/07 13:54:01   5710] # Design Stage: PostRoute
[03/07 13:54:01   5710] # Design Name: fullchip
[03/07 13:54:01   5710] # Design Mode: 65nm
[03/07 13:54:01   5710] # Analysis Mode: MMMC OCV 
[03/07 13:54:01   5710] # Parasitics Mode: SPEF/RCDB
[03/07 13:54:01   5710] # Signoff Settings: SI Off 
[03/07 13:54:01   5710] #################################################################################
[03/07 13:54:01   5710] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:54:01   5710] Calculate late delays in OCV mode...
[03/07 13:54:01   5710] Calculate early delays in OCV mode...
[03/07 13:54:01   5710] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/07 13:54:01   5710] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/07 13:54:01   5710] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 13:54:01   5710] End delay calculation. (MEM=0 CPU=0:00:04.7 REAL=0:00:05.0)
[03/07 13:54:01   5710] *** CDM Built up (cpu=0:00:05.3  real=0:00:05.0  mem= 0.0M) ***
[03/07 13:54:01   5710] *** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:06.0 totSessionCpu=0:00:30.9 mem=0.0M)
[03/07 13:54:01   5710] Done building cte hold timing graph (HoldAware) cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:00:30.9 mem=0.0M ***
[03/07 13:54:11   5718]  
_______________________________________________________________________
[03/07 13:54:11   5718] Starting SI iteration 1 using Infinite Timing Windows
[03/07 13:54:11   5718] Begin IPO call back ...
[03/07 13:54:11   5718] End IPO call back ...
[03/07 13:54:11   5718] #################################################################################
[03/07 13:54:11   5718] # Design Stage: PostRoute
[03/07 13:54:11   5718] # Design Name: fullchip
[03/07 13:54:11   5718] # Design Mode: 65nm
[03/07 13:54:11   5718] # Analysis Mode: MMMC OCV 
[03/07 13:54:11   5718] # Parasitics Mode: SPEF/RCDB
[03/07 13:54:11   5718] # Signoff Settings: SI On 
[03/07 13:54:11   5718] #################################################################################
[03/07 13:54:11   5718] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:54:11   5718] Setting infinite Tws ...
[03/07 13:54:11   5718] First Iteration Infinite Tw... 
[03/07 13:54:11   5718] Calculate early delays in OCV mode...
[03/07 13:54:11   5718] Calculate late delays in OCV mode...
[03/07 13:54:11   5718] Topological Sorting (CPU = 0:00:00.1, MEM = 1809.1M, InitMEM = 1809.1M)
[03/07 13:54:21   5728] AAE_INFO-618: Total number of nets in the design is 38349,  99.7 percent of the nets selected for SI analysis
[03/07 13:54:21   5728] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/07 13:54:21   5728] End delay calculation. (MEM=1825.82 CPU=0:00:09.5 REAL=0:00:09.0)
[03/07 13:54:21   5728] Save waveform /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/.AAE_vq35g6/.AAE_27418/waveform.data...
[03/07 13:54:21   5728] *** CDM Built up (cpu=0:00:10.6  real=0:00:10.0  mem= 1825.8M) ***
[03/07 13:54:22   5730] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1825.8M)
[03/07 13:54:22   5730] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/07 13:54:23   5730] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1825.8M)
[03/07 13:54:23   5730] 
[03/07 13:54:23   5730] Executing IPO callback for view pruning ..
[03/07 13:54:23   5730] Starting SI iteration 2
[03/07 13:54:23   5730] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:54:23   5730] Calculate early delays in OCV mode...
[03/07 13:54:23   5730] Calculate late delays in OCV mode...
[03/07 13:54:26   5733] AAE_INFO-618: Total number of nets in the design is 38349,  8.9 percent of the nets selected for SI analysis
[03/07 13:54:26   5733] End delay calculation. (MEM=1801.86 CPU=0:00:03.2 REAL=0:00:03.0)
[03/07 13:54:26   5733] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 1801.9M) ***
[03/07 13:54:28   5735] *** Done Building Timing Graph (cpu=0:00:17.2 real=0:00:17.0 totSessionCpu=1:35:35 mem=1801.9M)
[03/07 13:54:28   5735] ** Profile ** Start :  cpu=0:00:00.0, mem=1801.9M
[03/07 13:54:28   5735] ** Profile ** Other data :  cpu=0:00:00.2, mem=1801.9M
[03/07 13:54:29   5736] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1801.9M
[03/07 13:54:29   5736] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1801.9M
[03/07 13:54:29   5736] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.323  | -0.323  | -0.136  |
|           TNS (ns):|-195.849 |-188.302 | -7.547  |
|    Violating Paths:|  1956   |  1878   |   78    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.981%
       (99.123% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1715.2M, totSessionCpu=1:35:37 **
[03/07 13:54:29   5736] Setting latch borrow mode to budget during optimization.
[03/07 13:54:31   5738] Glitch fixing enabled
[03/07 13:54:31   5738] <optDesign CMD> fixdrv  all VT Cells
[03/07 13:54:31   5738] Leakage Power Opt: re-selecting buf/inv list 
[03/07 13:54:31   5738] Summary for sequential cells idenfication: 
[03/07 13:54:31   5738] Identified SBFF number: 199
[03/07 13:54:31   5738] Identified MBFF number: 0
[03/07 13:54:31   5738] Not identified SBFF number: 0
[03/07 13:54:31   5738] Not identified MBFF number: 0
[03/07 13:54:31   5738] Number of sequential cells which are not FFs: 104
[03/07 13:54:31   5738] 
[03/07 13:54:31   5738] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:54:31   5738] optDesignOneStep: Leakage Power Flow
[03/07 13:54:31   5738] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:54:31   5738] **INFO: Start fixing DRV (Mem = 1782.02M) ...
[03/07 13:54:31   5738] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/07 13:54:31   5738] **INFO: Start fixing DRV iteration 1 ...
[03/07 13:54:31   5738] Begin: GigaOpt DRV Optimization
[03/07 13:54:31   5738] Glitch fixing enabled
[03/07 13:54:31   5738] Info: 282 clock nets excluded from IPO operation.
[03/07 13:54:31   5738] Summary for sequential cells idenfication: 
[03/07 13:54:31   5738] Identified SBFF number: 199
[03/07 13:54:31   5738] Identified MBFF number: 0
[03/07 13:54:31   5738] Not identified SBFF number: 0
[03/07 13:54:31   5738] Not identified MBFF number: 0
[03/07 13:54:31   5738] Number of sequential cells which are not FFs: 104
[03/07 13:54:31   5738] 
[03/07 13:54:31   5738] DRV pessimism of 5.00% is used.
[03/07 13:54:31   5738] PhyDesignGrid: maxLocalDensity 0.96
[03/07 13:54:31   5738] #spOpts: N=65 mergeVia=F 
[03/07 13:54:35   5742] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:54:35   5742] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/07 13:54:35   5742] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:54:35   5742] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/07 13:54:35   5742] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:54:35   5742] DEBUG: @coeDRVCandCache::init.
[03/07 13:54:35   5742] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 13:54:35   5742] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          0|  99.12  |            |           |
[03/07 13:54:35   5742] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/07 13:54:35   5742] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.32 |          0|          0|          0|  99.12  |   0:00:00.0|    1986.6M|
[03/07 13:54:35   5742] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/07 13:54:35   5742] 
[03/07 13:54:35   5742] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1986.6M) ***
[03/07 13:54:35   5742] 
[03/07 13:54:35   5742] Begin: glitch net info
[03/07 13:54:35   5743] glitch slack range: number of glitch nets
[03/07 13:54:35   5743] glitch slack < -0.32 : 0
[03/07 13:54:35   5743] -0.32 < glitch slack < -0.28 : 0
[03/07 13:54:35   5743] -0.28 < glitch slack < -0.24 : 0
[03/07 13:54:35   5743] -0.24 < glitch slack < -0.2 : 0
[03/07 13:54:35   5743] -0.2 < glitch slack < -0.16 : 0
[03/07 13:54:35   5743] -0.16 < glitch slack < -0.12 : 0
[03/07 13:54:35   5743] -0.12 < glitch slack < -0.08 : 0
[03/07 13:54:35   5743] -0.08 < glitch slack < -0.04 : 0
[03/07 13:54:35   5743] -0.04 < glitch slack : 0
[03/07 13:54:35   5743] End: glitch net info
[03/07 13:54:35   5743] DEBUG: @coeDRVCandCache::cleanup.
[03/07 13:54:36   5743] drv optimizer changes nothing and skips refinePlace
[03/07 13:54:36   5743] End: GigaOpt DRV Optimization
[03/07 13:54:36   5743] **optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1856.9M, totSessionCpu=1:35:43 **
[03/07 13:54:36   5743] *info:
[03/07 13:54:36   5743] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1856.86M).
[03/07 13:54:36   5743] Leakage Power Opt: resetting the buf/inv selection
[03/07 13:54:36   5743] ** Profile ** Start :  cpu=0:00:00.0, mem=1856.9M
[03/07 13:54:36   5743] ** Profile ** Other data :  cpu=0:00:00.1, mem=1856.9M
[03/07 13:54:36   5743] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1866.9M
[03/07 13:54:37   5744] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1866.9M
[03/07 13:54:37   5744] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1856.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.323  | -0.323  | -0.136  |
|           TNS (ns):|-195.849 |-188.302 | -7.547  |
|    Violating Paths:|  1956   |  1878   |   78    |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.981%
       (99.123% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1866.9M
[03/07 13:54:37   5744] **optDesign ... cpu = 0:00:44, real = 0:00:45, mem = 1856.9M, totSessionCpu=1:35:44 **
[03/07 13:54:37   5744]   Timing Snapshot: (REF)
[03/07 13:54:37   5744]      Weighted WNS: 0.000
[03/07 13:54:37   5744]       All  PG WNS: 0.000
[03/07 13:54:37   5744]       High PG WNS: 0.000
[03/07 13:54:37   5744]       All  PG TNS: 0.000
[03/07 13:54:37   5744]       High PG TNS: 0.000
[03/07 13:54:37   5744]          Tran DRV: 0
[03/07 13:54:37   5744]           Cap DRV: 0
[03/07 13:54:37   5744]        Fanout DRV: 0
[03/07 13:54:37   5744]            Glitch: 0
[03/07 13:54:37   5744] *** Timing NOT met, worst failing slack is -0.323
[03/07 13:54:37   5744] *** Check timing (0:00:00.0)
[03/07 13:54:37   5744] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:54:37   5744] optDesignOneStep: Leakage Power Flow
[03/07 13:54:37   5744] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:54:37   5744] Begin: GigaOpt Optimization in WNS mode
[03/07 13:54:37   5744] Info: 282 clock nets excluded from IPO operation.
[03/07 13:54:37   5744] PhyDesignGrid: maxLocalDensity 0.96
[03/07 13:54:37   5744] #spOpts: N=65 mergeVia=F 
[03/07 13:54:40   5747] *info: 282 clock nets excluded
[03/07 13:54:40   5747] *info: 2 special nets excluded.
[03/07 13:54:40   5747] *info: 132 no-driver nets excluded.
[03/07 13:54:42   5749] ** GigaOpt Optimizer WNS Slack -0.323 TNS Slack -195.844 Density 99.12
[03/07 13:54:42   5749] Optimizer WNS Pass 0
[03/07 13:54:42   5749] Active Path Group: reg2reg  
[03/07 13:54:42   5749] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:54:42   5749] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:54:42   5749] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:54:42   5749] |  -0.323|   -0.323|-188.298| -195.844|    99.12%|   0:00:00.0| 1923.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[03/07 13:54:42   5749] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[03/07 13:54:42   5750] |  -0.307|   -0.307|-182.343| -189.890|    99.12%|   0:00:00.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:54:42   5750] |        |         |        |         |          |            |        |          |         | q3_reg_18_/D                                       |
[03/07 13:54:43   5750] |  -0.288|   -0.288|-180.616| -188.163|    99.12%|   0:00:01.0| 1936.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:54:43   5750] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/07 13:54:43   5751] |  -0.285|   -0.285|-176.413| -183.960|    99.13%|   0:00:00.0| 1938.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:54:43   5751] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:54:44   5751] |  -0.281|   -0.281|-176.672| -184.218|    99.13%|   0:00:01.0| 1939.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:54:44   5751] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:54:44   5751] |  -0.280|   -0.280|-176.300| -183.847|    99.13%|   0:00:00.0| 1939.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:54:44   5751] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:54:48   5755] |  -0.280|   -0.280|-177.408| -184.955|    99.16%|   0:00:04.0| 1941.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:54:48   5755] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:54:49   5756] |  -0.280|   -0.280|-177.336| -184.883|    99.17%|   0:00:00.0| 1942.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:54:49   5756] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:54:49   5756] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:54:56   5763] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_86 (CKBD12)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3894_CTS_225 (BUFFD12)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3895_CTS_225 (INVD8)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3896_CTS_225 (INVD8)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3897_CTS_225 (CKBD4)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3898_CTS_217 (BUFFD12)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3899_CTS_261 (CKBD4)
[03/07 13:54:56   5763] skewClock has inserted core_instance/FE_USKC3900_CTS_261 (BUFFD6)
[03/07 13:54:56   5763] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3901_CTS_245 (BUFFD2)
[03/07 13:54:56   5763] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3902_CTS_245 (BUFFD2)
[03/07 13:54:56   5763] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3903_CTS_245 (BUFFD2)
[03/07 13:54:56   5763] skewClock sized 1 and inserted 10 insts
[03/07 13:54:58   5765] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:54:58   5765] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:54:58   5765] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:54:58   5765] |  -0.192|   -0.238|-142.976| -161.787|    99.17%|   0:00:09.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:54:58   5765] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:54:58   5766] |  -0.184|   -0.238|-141.713| -160.524|    99.17%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:54:58   5766] |        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/07 13:54:59   5766] |  -0.176|   -0.238|-140.428| -159.239|    99.18%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:54:59   5766] |        |         |        |         |          |            |        |          |         | q1_reg_12_/D                                       |
[03/07 13:55:00   5767] |  -0.175|   -0.238|-133.642| -152.454|    99.18%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[03/07 13:55:00   5767] |        |         |        |         |          |            |        |          |         | q9_reg_11_/D                                       |
[03/07 13:55:00   5767] |  -0.174|   -0.238|-133.441| -152.253|    99.18%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:00   5767] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:55:01   5768] |  -0.172|   -0.238|-132.361| -151.173|    99.18%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:01   5768] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:55:01   5768] |  -0.169|   -0.238|-131.820| -150.631|    99.19%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:01   5768] |        |         |        |         |          |            |        |          |         | q6_reg_17_/D                                       |
[03/07 13:55:01   5769] |  -0.168|   -0.238|-131.065| -149.876|    99.19%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:01   5769] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:55:02   5769] |  -0.168|   -0.238|-131.064| -149.875|    99.19%|   0:00:01.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:02   5769] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:55:02   5769] |  -0.168|   -0.238|-130.855| -149.667|    99.20%|   0:00:00.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:02   5769] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:55:05   5772] |  -0.168|   -0.238|-130.792| -149.604|    99.22%|   0:00:03.0| 1987.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:05   5772] |        |         |        |         |          |            |        |          |         | q12_reg_15_/D                                      |
[03/07 13:55:05   5772] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:12   5779] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3942_CTS_245 (BUFFD2)
[03/07 13:55:12   5779] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3943_CTS_245 (BUFFD2)
[03/07 13:55:12   5779] skewClock has inserted core_instance/FE_USKC3944_CTS_241 (CKBD8)
[03/07 13:55:12   5779] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3945_CTS_245 (BUFFD2)
[03/07 13:55:12   5779] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3946_CTS_245 (BUFFD2)
[03/07 13:55:12   5779] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC3947_CTS_245 (BUFFD2)
[03/07 13:55:12   5779] skewClock sized 0 and inserted 6 insts
[03/07 13:55:12   5779] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:12   5779] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:55:12   5779] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:14   5781] |  -0.160|   -0.238|-132.382| -151.193|    99.22%|   0:00:09.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:55:14   5781] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[03/07 13:55:15   5782] |  -0.160|   -0.238|-132.053| -150.864|    99.22%|   0:00:01.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:15   5782] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:17   5784] |  -0.160|   -0.238|-132.999| -151.811|    99.23%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:17   5784] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:17   5784] |  -0.160|   -0.238|-132.999| -151.810|    99.23%|   0:00:00.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:17   5784] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:17   5784] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:17   5784] 
[03/07 13:55:17   5784] *** Finish Core Optimize Step (cpu=0:00:34.5 real=0:00:35.0 mem=2006.8M) ***
[03/07 13:55:17   5784] Active Path Group: default 
[03/07 13:55:17   5784] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:17   5784] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:55:17   5784] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:17   5784] |  -0.238|   -0.238| -18.811| -151.810|    99.23%|   0:00:00.0| 2006.8M|   WC_VIEW|  default| out[154]                                           |
[03/07 13:55:17   5784] |  -0.238|   -0.238| -18.741| -151.741|    99.24%|   0:00:00.0| 2006.8M|   WC_VIEW|  default| out[154]                                           |
[03/07 13:55:17   5784] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:17   5784] 
[03/07 13:55:17   5784] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2006.8M) ***
[03/07 13:55:17   5784] 
[03/07 13:55:17   5784] *** Finished Optimize Step Cumulative (cpu=0:00:35.0 real=0:00:35.0 mem=2006.8M) ***
[03/07 13:55:17   5784] ** GigaOpt Optimizer WNS Slack -0.238 TNS Slack -151.741 Density 99.24
[03/07 13:55:17   5784] Update Timing Windows (Threshold 0.014) ...
[03/07 13:55:17   5784] Re Calculate Delays on 183 Nets
[03/07 13:55:17   5785] Active Path Group: reg2reg  
[03/07 13:55:18   5785] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:18   5785] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:55:18   5785] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:18   5785] |  -0.160|   -0.238|-133.016| -151.758|    99.24%|   0:00:01.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:18   5785] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:20   5787] |  -0.160|   -0.238|-132.894| -151.637|    99.24%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:20   5787] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:22   5790] |  -0.158|   -0.238|-132.875| -151.618|    99.24%|   0:00:02.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:22   5790] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:25   5792] |  -0.158|   -0.238|-133.527| -152.270|    99.25%|   0:00:03.0| 2006.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:25   5792] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:25   5792] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:25   5792] 
[03/07 13:55:25   5792] *** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:08.0 mem=2006.8M) ***
[03/07 13:55:25   5792] Active Path Group: default 
[03/07 13:55:25   5793] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:25   5793] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:55:25   5793] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:25   5793] |  -0.238|   -0.238| -18.742| -152.270|    99.25%|   0:00:00.0| 2006.8M|   WC_VIEW|  default| out[154]                                           |
[03/07 13:55:26   5793] |  -0.238|   -0.238| -18.742| -152.270|    99.25%|   0:00:01.0| 2006.8M|   WC_VIEW|  default| out[154]                                           |
[03/07 13:55:26   5793] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:26   5793] 
[03/07 13:55:26   5793] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2006.8M) ***
[03/07 13:55:26   5793] 
[03/07 13:55:26   5793] *** Finished Optimize Step Cumulative (cpu=0:00:08.1 real=0:00:09.0 mem=2006.8M) ***
[03/07 13:55:26   5793] 
[03/07 13:55:26   5793] *** Finish Post Route Setup Fixing (cpu=0:00:44.0 real=0:00:44.0 mem=2006.8M) ***
[03/07 13:55:26   5793] #spOpts: N=65 
[03/07 13:55:26   5793] *** Starting refinePlace (1:36:33 mem=1987.7M) ***
[03/07 13:55:26   5793] Total net bbox length = 5.737e+05 (2.881e+05 2.855e+05) (ext = 9.123e+03)
[03/07 13:55:26   5793] Starting refinePlace ...
[03/07 13:55:26   5793] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[03/07 13:55:26   5793] Type 'man IMPSP-2002' for more detail.
[03/07 13:55:26   5793] Total net bbox length = 5.737e+05 (2.881e+05 2.855e+05) (ext = 9.123e+03)
[03/07 13:55:26   5793] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1987.7MB
[03/07 13:55:26   5793] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1987.7MB) @(1:36:33 - 1:36:34).
[03/07 13:55:26   5793] *** Finished refinePlace (1:36:34 mem=1987.7M) ***
[03/07 13:55:26   5793] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/07 13:55:26   5793] End: GigaOpt Optimization in WNS mode
[03/07 13:55:26   5793] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:55:26   5793] optDesignOneStep: Leakage Power Flow
[03/07 13:55:26   5793] **INFO: Num dontuse cells 97, Num usable cells 924
[03/07 13:55:26   5794] Begin: GigaOpt Optimization in TNS mode
[03/07 13:55:27   5794] Info: 298 clock nets excluded from IPO operation.
[03/07 13:55:27   5794] PhyDesignGrid: maxLocalDensity 0.96
[03/07 13:55:27   5794] #spOpts: N=65 
[03/07 13:55:30   5797] *info: 298 clock nets excluded
[03/07 13:55:30   5797] *info: 2 special nets excluded.
[03/07 13:55:30   5797] *info: 132 no-driver nets excluded.
[03/07 13:55:31   5799] ** GigaOpt Optimizer WNS Slack -0.238 TNS Slack -152.270 Density 99.27
[03/07 13:55:31   5799] Optimizer TNS Opt
[03/07 13:55:32   5799] Active Path Group: reg2reg  
[03/07 13:55:32   5799] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:32   5799] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:55:32   5799] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:32   5799] |  -0.158|   -0.238|-133.527| -152.270|    99.27%|   0:00:00.0| 2002.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:32   5799] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:35   5802] |  -0.158|   -0.238|-132.006| -150.748|    99.27%|   0:00:03.0| 2002.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:35   5802] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:55:37   5804] |  -0.158|   -0.238|-127.915| -146.658|    99.27%|   0:00:02.0| 2040.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:55:37   5804] |        |         |        |         |          |            |        |          |         | q0_reg_13_/D                                       |
[03/07 13:55:39   5806] |  -0.158|   -0.238|-125.069| -143.811|    99.28%|   0:00:02.0| 2040.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:55:39   5806] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[03/07 13:55:41   5808] |  -0.158|   -0.238|-121.527| -140.270|    99.28%|   0:00:02.0| 2040.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/07 13:55:41   5808] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/D                             |
[03/07 13:55:42   5809] |  -0.158|   -0.238|-121.369| -140.112|    99.28%|   0:00:01.0| 2040.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[03/07 13:55:42   5809] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/D                             |
[03/07 13:55:43   5810] |  -0.158|   -0.238|-119.653| -138.395|    99.28%|   0:00:01.0| 2040.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:55:43   5810] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
[03/07 13:55:43   5811] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:54   5822] skewClock has sized core_instance/FE_USKC3831_CTS_215 (BUFFD8)
[03/07 13:55:54   5822] skewClock has sized core_instance/FE_USKC3719_CTS_246 (CKBD12)
[03/07 13:55:54   5822] skewClock has sized core_instance/ofifo_inst/FE_USKC3757_CTS_40 (BUFFD8)
[03/07 13:55:54   5822] skewClock has sized core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3732_CTS_8 (CKBD12)
[03/07 13:55:54   5822] skewClock has sized core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15 (CKBD12)
[03/07 13:55:54   5822] skewClock has sized core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_1 (CKBD12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3987_CTS_204 (BUFFD4)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3988_CTS_204 (CKBD4)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3989_CTS_204 (CKBD4)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3990_CTS_204 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3991_CTS_212 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3992_CTS_212 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3993_CTS_212 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC3994_CTS_38 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3995_CTS_213 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3996_CTS_213 (BUFFD12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC3997_CTS_215 (BUFFD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC3998_CTS_4 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3999_CTS_8 (BUFFD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4000_CTS_208 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4001_CTS_208 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4002_CTS_217 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4003_CTS_38 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4004_CTS_8 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4005_CTS_40 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4006_CTS_216 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4007_CTS_216 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4008_CTS_39 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4009_CTS_39 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4010_CTS_34 (BUFFD12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC4011_CTS_4 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4012_CTS_35 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4013_CTS_212 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4014_CTS_213 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4015_CTS_202 (BUFFD4)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4016_CTS_202 (CKBD4)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4017_CTS_202 (CKBD4)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4018_CTS_243 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4019_CTS_243 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4020_CTS_207 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4021_CTS_207 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4022_CTS_207 (CKND12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4023_CTS_234 (CKBD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4024_CTS_209 (BUFFD12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/psum_mem_instance/FE_USKC4025_CTS_109 (CKND6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/psum_mem_instance/FE_USKC4026_CTS_109 (CKND6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4027_CTS_217 (CKBD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4028_CTS_243 (BUFFD12)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4029_CTS_215 (BUFFD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/FE_USKC4030_CTS_246 (BUFFD6)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/FE_USKC4031_CTS_40 (CKBD8)
[03/07 13:55:54   5822] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC4032_CTS_17 (BUFFD6)
[03/07 13:55:54   5822] skewClock sized 6 and inserted 46 insts
[03/07 13:55:57   5824] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:57   5824] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:55:57   5824] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:55:57   5824] |  -0.158|   -0.237| -87.828| -109.651|    99.28%|   0:00:14.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:55:57   5824] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
[03/07 13:55:57   5824] |  -0.158|   -0.237| -86.490| -108.313|    99.28%|   0:00:00.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:55:57   5824] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/D                              |
[03/07 13:55:58   5825] |  -0.158|   -0.237| -82.544| -104.367|    99.28%|   0:00:01.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[03/07 13:55:58   5825] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[03/07 13:55:59   5826] |  -0.158|   -0.237| -79.704| -101.527|    99.29%|   0:00:01.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:55:59   5826] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_47_/D                             |
[03/07 13:55:59   5826] |  -0.158|   -0.237| -79.163| -100.986|    99.29%|   0:00:00.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[03/07 13:55:59   5826] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_47_/D                             |
[03/07 13:56:00   5828] |  -0.158|   -0.237| -75.961|  -97.784|    99.29%|   0:00:01.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 13:56:00   5828] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_21_/D                             |
[03/07 13:56:00   5828] |  -0.158|   -0.237| -75.870|  -97.693|    99.29%|   0:00:00.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 13:56:00   5828] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_21_/D                             |
[03/07 13:56:01   5828] |  -0.158|   -0.237| -75.846|  -97.669|    99.29%|   0:00:01.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 13:56:01   5828] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_21_/D                             |
[03/07 13:56:02   5829] |  -0.158|   -0.237| -73.212|  -95.035|    99.30%|   0:00:01.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 13:56:02   5829] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
[03/07 13:56:02   5829] |  -0.158|   -0.237| -73.045|  -94.868|    99.30%|   0:00:00.0| 2065.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[03/07 13:56:02   5829] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
[03/07 13:56:02   5830] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:10   5838] skewClock has sized core_instance/FE_USKC4007_CTS_216 (INVD8)
[03/07 13:56:10   5838] skewClock has sized core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_3 (CKBD12)
[03/07 13:56:10   5838] skewClock has inserted core_instance/FE_USKC4034_CTS_216 (CKND6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/FE_USKC4035_CTS_216 (CKND6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/FE_USKC4036_CTS_39 (CKND6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/FE_USKC4037_CTS_39 (CKND6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/FE_USKC4038_CTS_38 (CKBD6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4039_CTS_8 (BUFFD6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4040_CTS_8 (CKBD4)
[03/07 13:56:10   5838] skewClock has inserted core_instance/FE_USKC4041_CTS_208 (CKBD8)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC4042_CTS_4 (BUFFD6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC4043_CTS_4 (CKBD6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/FE_USKC4044_CTS_213 (BUFFD6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/FE_USKC4045_CTS_216 (CKND6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/FE_USKC4046_CTS_216 (CKND6)
[03/07 13:56:10   5838] skewClock has inserted core_instance/ofifo_inst/FE_USKC4047_CTS_39 (BUFFD6)
[03/07 13:56:10   5838] skewClock sized 2 and inserted 14 insts
[03/07 13:56:12   5839] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:12   5839] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:56:12   5839] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:12   5839] |  -0.158|   -0.273| -68.014|  -89.999|    99.30%|   0:00:10.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/07 13:56:12   5839] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_14_/D                             |
[03/07 13:56:12   5839] |  -0.158|   -0.273| -67.996|  -89.981|    99.30%|   0:00:00.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/07 13:56:12   5839] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_14_/D                             |
[03/07 13:56:13   5840] |  -0.158|   -0.273| -66.714|  -88.699|    99.30%|   0:00:01.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[03/07 13:56:13   5840] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
[03/07 13:56:14   5841] |  -0.158|   -0.273| -66.503|  -88.488|    99.31%|   0:00:01.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/07 13:56:14   5841] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
[03/07 13:56:14   5841] |  -0.158|   -0.273| -66.496|  -88.481|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[03/07 13:56:14   5841] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
[03/07 13:56:15   5842] |  -0.158|   -0.273| -66.711|  -88.696|    99.31%|   0:00:01.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[03/07 13:56:15   5842] |        |         |        |         |          |            |        |          |         | q15_reg_16_/D                                      |
[03/07 13:56:15   5842] |  -0.158|   -0.273| -66.711|  -88.696|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[03/07 13:56:15   5842] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[03/07 13:56:15   5842] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:15   5842] 
[03/07 13:56:15   5842] *** Finish Core Optimize Step (cpu=0:00:43.2 real=0:00:43.0 mem=2040.4M) ***
[03/07 13:56:15   5842] Active Path Group: default 
[03/07 13:56:15   5842] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:15   5842] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:56:15   5842] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:15   5842] |  -0.273|   -0.273| -21.985|  -88.696|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[32]                                            |
[03/07 13:56:15   5842] |  -0.248|   -0.248| -21.802|  -88.513|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[27]                                            |
[03/07 13:56:15   5843] |  -0.248|   -0.248| -21.738|  -88.449|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[114]                                           |
[03/07 13:56:15   5843] |  -0.248|   -0.248| -21.663|  -88.374|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[13]                                            |
[03/07 13:56:15   5843] |  -0.248|   -0.248| -21.638|  -88.349|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[8]                                             |
[03/07 13:56:15   5843] |  -0.248|   -0.248| -21.618|  -88.329|    99.31%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[108]                                           |
[03/07 13:56:16   5843] |  -0.248|   -0.248| -20.878|  -87.589|    99.33%|   0:00:01.0| 2040.4M|   WC_VIEW|  default| out[54]                                            |
[03/07 13:56:16   5844] |  -0.248|   -0.248| -20.857|  -87.568|    99.33%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[98]                                            |
[03/07 13:56:16   5844] |  -0.248|   -0.248| -20.857|  -87.568|    99.33%|   0:00:00.0| 2040.4M|   WC_VIEW|  default| out[32]                                            |
[03/07 13:56:16   5844] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:56:16   5844] 
[03/07 13:56:16   5844] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=2040.4M) ***
[03/07 13:56:16   5844] 
[03/07 13:56:16   5844] *** Finished Optimize Step Cumulative (cpu=0:00:44.8 real=0:00:44.0 mem=2040.4M) ***
[03/07 13:56:16   5844] ** GigaOpt Optimizer WNS Slack -0.248 TNS Slack -87.568 Density 99.33
[03/07 13:56:16   5844] Update Timing Windows (Threshold 0.014) ...
[03/07 13:56:16   5844] Re Calculate Delays on 125 Nets
[03/07 13:56:16   5844] 
[03/07 13:56:16   5844] *** Finish Post Route Setup Fixing (cpu=0:00:45.5 real=0:00:45.0 mem=2040.4M) ***
[03/07 13:56:17   5844] #spOpts: N=65 
[03/07 13:56:17   5844] *** Starting refinePlace (1:37:25 mem=2021.3M) ***
[03/07 13:56:17   5844] Total net bbox length = 5.749e+05 (2.887e+05 2.861e+05) (ext = 9.134e+03)
[03/07 13:56:17   5844] Starting refinePlace ...
[03/07 13:56:17   5844] **ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
[03/07 13:56:17   5844] Type 'man IMPSP-2002' for more detail.
[03/07 13:56:17   5844] Total net bbox length = 5.749e+05 (2.887e+05 2.861e+05) (ext = 9.134e+03)
[03/07 13:56:17   5844] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2021.3MB
[03/07 13:56:17   5844] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2021.3MB) @(1:37:25 - 1:37:25).
[03/07 13:56:17   5844] *** Finished refinePlace (1:37:25 mem=2021.3M) ***
[03/07 13:56:17   5844] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/07 13:56:17   5844] End: GigaOpt Optimization in TNS mode
[03/07 13:56:17   5845]   Timing Snapshot: (REF)
[03/07 13:56:17   5845]      Weighted WNS: -0.167
[03/07 13:56:17   5845]       All  PG WNS: -0.248
[03/07 13:56:17   5845]       High PG WNS: -0.158
[03/07 13:56:17   5845]       All  PG TNS: -87.680
[03/07 13:56:17   5845]       High PG TNS: -66.818
[03/07 13:56:17   5845]          Tran DRV: 0
[03/07 13:56:17   5845]           Cap DRV: 0
[03/07 13:56:17   5845]        Fanout DRV: 0
[03/07 13:56:17   5845]            Glitch: 0
[03/07 13:56:17   5845]    Category Slack: { [L, -0.248] [H, -0.158] }
[03/07 13:56:17   5845] 
[03/07 13:56:18   5845] ** Profile ** Start :  cpu=0:00:00.0, mem=1902.0M
[03/07 13:56:18   5845] ** Profile ** Other data :  cpu=0:00:00.1, mem=1902.0M
[03/07 13:56:18   5846] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1910.0M
[03/07 13:56:19   5846] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1910.0M
[03/07 13:56:19   5846] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.248  | -0.158  | -0.248  |
|           TNS (ns):| -87.680 | -66.818 | -20.862 |
|    Violating Paths:|  1157   |   997   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.288%
       (99.430% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1910.0M
[03/07 13:56:19   5846] Info: 358 clock nets excluded from IPO operation.
[03/07 13:56:19   5846] 
[03/07 13:56:19   5846] Begin Power Analysis
[03/07 13:56:19   5846] 
[03/07 13:56:19   5847]     0.00V	    VSS
[03/07 13:56:19   5847]     0.90V	    VDD
[03/07 13:56:19   5847] Begin Processing Timing Library for Power Calculation
[03/07 13:56:19   5847] 
[03/07 13:56:19   5847] Begin Processing Timing Library for Power Calculation
[03/07 13:56:19   5847] 
[03/07 13:56:19   5847] 
[03/07 13:56:19   5847] 
[03/07 13:56:19   5847] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:56:19   5847] 
[03/07 13:56:19   5847] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1621.12MB/1621.12MB)
[03/07 13:56:19   5847] 
[03/07 13:56:19   5847] Begin Processing Timing Window Data for Power Calculation
[03/07 13:56:19   5847] 
[03/07 13:56:20   5847] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1621.12MB/1621.12MB)
[03/07 13:56:20   5847] 
[03/07 13:56:20   5847] Begin Processing User Attributes
[03/07 13:56:20   5847] 
[03/07 13:56:20   5847] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1621.12MB/1621.12MB)
[03/07 13:56:20   5847] 
[03/07 13:56:20   5847] Begin Processing Signal Activity
[03/07 13:56:20   5847] 
[03/07 13:56:22   5849] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1621.75MB/1621.75MB)
[03/07 13:56:22   5849] 
[03/07 13:56:22   5849] Begin Power Computation
[03/07 13:56:22   5849] 
[03/07 13:56:22   5849]       ----------------------------------------------------------
[03/07 13:56:22   5849]       # of cell(s) missing both power/leakage table: 0
[03/07 13:56:22   5849]       # of cell(s) missing power table: 0
[03/07 13:56:22   5849]       # of cell(s) missing leakage table: 0
[03/07 13:56:22   5849]       # of MSMV cell(s) missing power_level: 0
[03/07 13:56:22   5849]       ----------------------------------------------------------
[03/07 13:56:22   5849] 
[03/07 13:56:22   5849] 
[03/07 13:56:25   5853] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1621.93MB/1621.93MB)
[03/07 13:56:25   5853] 
[03/07 13:56:25   5853] Begin Processing User Attributes
[03/07 13:56:25   5853] 
[03/07 13:56:25   5853] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1621.93MB/1621.93MB)
[03/07 13:56:25   5853] 
[03/07 13:56:25   5853] Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=1621.93MB/1621.93MB)
[03/07 13:56:25   5853] 
[03/07 13:56:26   5853] Begin: Power Optimization
[03/07 13:56:26   5853] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:56:26   5853] #spOpts: N=65 mergeVia=F 
[03/07 13:56:27   5855] Reclaim Optimization WNS Slack -0.248  TNS Slack -87.680 Density 99.43
[03/07 13:56:27   5855] +----------+---------+--------+--------+------------+--------+
[03/07 13:56:27   5855] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/07 13:56:27   5855] +----------+---------+--------+--------+------------+--------+
[03/07 13:56:27   5855] |    99.43%|        -|  -0.248| -87.680|   0:00:00.0| 2182.8M|
[03/07 13:57:00   5888] |    99.03%|     3027|  -0.248| -87.119|   0:00:33.0| 2182.8M|
[03/07 13:57:03   5891] |    99.01%|       94|  -0.248| -87.099|   0:00:03.0| 2182.8M|
[03/07 13:57:03   5891] +----------+---------+--------+--------+------------+--------+
[03/07 13:57:03   5891] Reclaim Optimization End WNS Slack -0.248  TNS Slack -87.099 Density 99.01
[03/07 13:57:03   5891] 
[03/07 13:57:03   5891] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3129 **
[03/07 13:57:03   5891] --------------------------------------------------------------
[03/07 13:57:03   5891] |                                   | Total     | Sequential |
[03/07 13:57:03   5891] --------------------------------------------------------------
[03/07 13:57:03   5891] | Num insts resized                 |    2419  |      54    |
[03/07 13:57:03   5891] | Num insts undone                  |       6  |       0    |
[03/07 13:57:03   5891] | Num insts Downsized               |    1037  |      54    |
[03/07 13:57:03   5891] | Num insts Samesized               |    1382  |       0    |
[03/07 13:57:03   5891] | Num insts Upsized                 |       0  |       0    |
[03/07 13:57:03   5891] | Num multiple commits+uncommits    |     698  |       -    |
[03/07 13:57:03   5891] --------------------------------------------------------------
[03/07 13:57:03   5891] ** Finished Core Power Optimization (cpu = 0:00:37.7) (real = 0:00:37.0) **
[03/07 13:57:04   5891] #spOpts: N=65 
[03/07 13:57:04   5891] *** Starting refinePlace (1:38:12 mem=2136.9M) ***
[03/07 13:57:04   5891] Total net bbox length = 5.750e+05 (2.887e+05 2.862e+05) (ext = 9.134e+03)
[03/07 13:57:04   5891] Starting refinePlace ...
[03/07 13:57:04   5891] **ERROR: (IMPSP-2002):	Density too high (99.0%), stopping detail placement.
[03/07 13:57:04   5891] Type 'man IMPSP-2002' for more detail.
[03/07 13:57:04   5891] Total net bbox length = 5.750e+05 (2.887e+05 2.862e+05) (ext = 9.134e+03)
[03/07 13:57:04   5891] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2136.9MB
[03/07 13:57:04   5891] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2136.9MB) @(1:38:12 - 1:38:12).
[03/07 13:57:04   5891] *** Finished refinePlace (1:38:12 mem=2136.9M) ***
[03/07 13:57:04   5891] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/07 13:57:04   5892] Running setup recovery post routing.
[03/07 13:57:04   5892] **optDesign ... cpu = 0:03:12, real = 0:03:12, mem = 1902.3M, totSessionCpu=1:38:12 **
[03/07 13:57:05   5892]   Timing Snapshot: (TGT)
[03/07 13:57:05   5892]      Weighted WNS: -0.167
[03/07 13:57:05   5892]       All  PG WNS: -0.248
[03/07 13:57:05   5892]       High PG WNS: -0.158
[03/07 13:57:05   5892]       All  PG TNS: -87.099
[03/07 13:57:05   5892]       High PG TNS: -66.237
[03/07 13:57:05   5892]          Tran DRV: 0
[03/07 13:57:05   5892]           Cap DRV: 0
[03/07 13:57:05   5892]        Fanout DRV: 0
[03/07 13:57:05   5892]            Glitch: 0
[03/07 13:57:05   5892]    Category Slack: { [L, -0.248] [H, -0.158] }
[03/07 13:57:05   5892] 
[03/07 13:57:05   5892] Checking setup slack degradation ...
[03/07 13:57:05   5892] 
[03/07 13:57:05   5892] Recovery Manager:
[03/07 13:57:05   5892]   Low  Effort WNS Jump: 0.000 (REF: -0.248, TGT: -0.248, Threshold: 0.000) - Skip
[03/07 13:57:05   5892]   High Effort WNS Jump: 0.000 (REF: -0.158, TGT: -0.158, Threshold: 0.000) - Skip
[03/07 13:57:05   5892]   Low  Effort TNS Jump: 0.000 (REF: -87.680, TGT: -87.099, Threshold: 25.000) - Skip
[03/07 13:57:05   5892]   High Effort TNS Jump: 0.000 (REF: -66.818, TGT: -66.237, Threshold: 25.000) - Skip
[03/07 13:57:05   5892] 
[03/07 13:57:05   5892] Checking DRV degradation...
[03/07 13:57:05   5892] 
[03/07 13:57:05   5892] Recovery Manager:
[03/07 13:57:05   5892]     Tran DRV degradation : 0 (0 -> 0)
[03/07 13:57:05   5892]      Cap DRV degradation : 0 (0 -> 0)
[03/07 13:57:05   5892]   Fanout DRV degradation : 0 (0 -> 0)
[03/07 13:57:05   5892]       Glitch degradation : 0 (0 -> 0)
[03/07 13:57:05   5892]   DRV Recovery (Margin: 100) - Skip
[03/07 13:57:05   5892] 
[03/07 13:57:05   5892] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/07 13:57:05   5892] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1902.29M, totSessionCpu=1:38:13 .
[03/07 13:57:05   5892] **optDesign ... cpu = 0:03:12, real = 0:03:13, mem = 1902.3M, totSessionCpu=1:38:13 **
[03/07 13:57:05   5892] 
[03/07 13:57:05   5893] Info: 358 clock nets excluded from IPO operation.
[03/07 13:57:05   5893] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:57:05   5893] #spOpts: N=65 
[03/07 13:57:07   5895] Info: 358 clock nets excluded from IPO operation.
[03/07 13:57:09   5897] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:57:09   5897] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/07 13:57:09   5897] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:57:09   5897] |  -0.248|   -0.248| -87.099|  -87.099|    99.01%|   0:00:00.0| 2053.1M|   WC_VIEW|  default| out[32]                                            |
[03/07 13:57:09   5897] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2053.1M) ***
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] *** Finish post-Route Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2053.1M) ***
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] Begin Power Analysis
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897]     0.00V	    VSS
[03/07 13:57:09   5897]     0.90V	    VDD
[03/07 13:57:09   5897] Begin Processing Timing Library for Power Calculation
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] Begin Processing Timing Library for Power Calculation
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] Begin Processing Power Net/Grid for Power Calculation
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.00MB/1657.00MB)
[03/07 13:57:09   5897] 
[03/07 13:57:09   5897] Begin Processing Timing Window Data for Power Calculation
[03/07 13:57:09   5897] 
[03/07 13:57:10   5897] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.00MB/1657.00MB)
[03/07 13:57:10   5897] 
[03/07 13:57:10   5897] Begin Processing User Attributes
[03/07 13:57:10   5897] 
[03/07 13:57:10   5897] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.00MB/1657.00MB)
[03/07 13:57:10   5897] 
[03/07 13:57:10   5897] Begin Processing Signal Activity
[03/07 13:57:10   5897] 
[03/07 13:57:12   5900] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1657.43MB/1657.43MB)
[03/07 13:57:12   5900] 
[03/07 13:57:12   5900] Begin Power Computation
[03/07 13:57:12   5900] 
[03/07 13:57:12   5900]       ----------------------------------------------------------
[03/07 13:57:12   5900]       # of cell(s) missing both power/leakage table: 0
[03/07 13:57:12   5900]       # of cell(s) missing power table: 0
[03/07 13:57:12   5900]       # of cell(s) missing leakage table: 0
[03/07 13:57:12   5900]       # of MSMV cell(s) missing power_level: 0
[03/07 13:57:12   5900]       ----------------------------------------------------------
[03/07 13:57:12   5900] 
[03/07 13:57:12   5900] 
[03/07 13:57:15   5903] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1657.43MB/1657.43MB)
[03/07 13:57:15   5903] 
[03/07 13:57:15   5903] Begin Processing User Attributes
[03/07 13:57:15   5903] 
[03/07 13:57:15   5903] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1657.43MB/1657.43MB)
[03/07 13:57:15   5903] 
[03/07 13:57:15   5903] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1657.43MB/1657.43MB)
[03/07 13:57:15   5903] 
[03/07 13:57:16   5903] *** Finished Leakage Power Optimization (cpu=0:00:50, real=0:00:50, mem=1902.11M, totSessionCpu=1:38:24).
[03/07 13:57:16   5903] *info: All cells identified as Buffer and Delay cells:
[03/07 13:57:16   5903] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/07 13:57:16   5903] *info: ------------------------------------------------------------------
[03/07 13:57:16   5903] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/07 13:57:16   5903] Summary for sequential cells idenfication: 
[03/07 13:57:16   5903] Identified SBFF number: 199
[03/07 13:57:16   5903] Identified MBFF number: 0
[03/07 13:57:16   5903] Not identified SBFF number: 0
[03/07 13:57:16   5903] Not identified MBFF number: 0
[03/07 13:57:16   5903] Number of sequential cells which are not FFs: 104
[03/07 13:57:16   5903] 
[03/07 13:57:16   5904] **ERROR: (IMPOPT-310):	Design density (99.01%) exceeds/equals limit (95.00%).
[03/07 13:57:16   5904] GigaOpt Hold Optimizer is used
[03/07 13:57:16   5904] Include MVT Delays for Hold Opt
[03/07 13:57:16   5904] <optDesign CMD> fixhold  no -lvt Cells
[03/07 13:57:16   5904] **INFO: Num dontuse cells 396, Num usable cells 625
[03/07 13:57:16   5904] optDesignOneStep: Leakage Power Flow
[03/07 13:57:16   5904] **INFO: Num dontuse cells 396, Num usable cells 625
[03/07 13:57:16   5904] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:38:24 mem=1902.1M ***
[03/07 13:57:16   5904] **INFO: Starting Blocking QThread with 1 CPU
[03/07 13:57:16   5904]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/07 13:57:16   5904] Latch borrow mode reset to max_borrow
[03/07 13:57:16   5904] Starting SI iteration 1 using Infinite Timing Windows
[03/07 13:57:16   5904] Begin IPO call back ...
[03/07 13:57:16   5904] End IPO call back ...
[03/07 13:57:16   5904] #################################################################################
[03/07 13:57:16   5904] # Design Stage: PostRoute
[03/07 13:57:16   5904] # Design Name: fullchip
[03/07 13:57:16   5904] # Design Mode: 65nm
[03/07 13:57:16   5904] # Analysis Mode: MMMC OCV 
[03/07 13:57:16   5904] # Parasitics Mode: SPEF/RCDB
[03/07 13:57:16   5904] # Signoff Settings: SI On 
[03/07 13:57:16   5904] #################################################################################
[03/07 13:57:16   5904] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:57:16   5904] Setting infinite Tws ...
[03/07 13:57:16   5904] First Iteration Infinite Tw... 
[03/07 13:57:16   5904] Calculate late delays in OCV mode...
[03/07 13:57:16   5904] Calculate early delays in OCV mode...
[03/07 13:57:16   5904] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/07 13:57:16   5904] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/07 13:57:16   5904] AAE_INFO-618: Total number of nets in the design is 38551,  99.7 percent of the nets selected for SI analysis
[03/07 13:57:16   5904] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/07 13:57:16   5904] End delay calculation. (MEM=0 CPU=0:00:08.9 REAL=0:00:09.0)
[03/07 13:57:16   5904] Save waveform /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/.AAE_vq35g6/.AAE_27418/waveform.data...
[03/07 13:57:16   5904] *** CDM Built up (cpu=0:00:10.0  real=0:00:10.0  mem= 0.0M) ***
[03/07 13:57:16   5904] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/07 13:57:16   5904] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/07 13:57:16   5904] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/07 13:57:16   5904] 
[03/07 13:57:16   5904] Executing IPO callback for view pruning ..
[03/07 13:57:16   5904] Starting SI iteration 2
[03/07 13:57:16   5904] AAE_INFO: 1 threads acquired from CTE.
[03/07 13:57:16   5904] Calculate late delays in OCV mode...
[03/07 13:57:16   5904] Calculate early delays in OCV mode...
[03/07 13:57:16   5904] AAE_INFO-618: Total number of nets in the design is 38551,  1.0 percent of the nets selected for SI analysis
[03/07 13:57:16   5904] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[03/07 13:57:16   5904] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 0.0M) ***
[03/07 13:57:16   5904] *** Done Building Timing Graph (cpu=0:00:13.6 real=0:00:13.0 totSessionCpu=0:00:46.3 mem=0.0M)
[03/07 13:57:16   5904] Done building cte hold timing graph (fixHold) cpu=0:00:15.3 real=0:00:15.0 totSessionCpu=0:00:46.3 mem=0.0M ***
[03/07 13:57:16   5904] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/07 13:57:16   5904] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/07 13:57:16   5904] Done building hold timer [50813 node(s), 66695 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.4 real=0:00:17.0 totSessionCpu=0:00:48.4 mem=0.0M ***
[03/07 13:57:16   5904] Timing Data dump into file /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/coe_eosdata_HffVJ8/BC_VIEW.twf, for view: BC_VIEW 
[03/07 13:57:16   5904] 	 Dumping view 1 BC_VIEW 
[03/07 13:57:34   5921]  
_______________________________________________________________________
[03/07 13:57:34   5921] Done building cte setup timing graph (fixHold) cpu=0:00:17.2 real=0:00:18.0 totSessionCpu=1:38:41 mem=1902.1M ***
[03/07 13:57:34   5921] ** Profile ** Start :  cpu=0:00:00.0, mem=1902.1M
[03/07 13:57:34   5921] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1910.1M
[03/07 13:57:35   5922] *info: category slack lower bound [L -248.2] default
[03/07 13:57:35   5922] *info: category slack lower bound [H -157.7] reg2reg 
[03/07 13:57:35   5922] --------------------------------------------------- 
[03/07 13:57:35   5922]    Setup Violation Summary with Target Slack (0.000 ns)
[03/07 13:57:35   5922] --------------------------------------------------- 
[03/07 13:57:35   5922]          WNS    reg2regWNS
[03/07 13:57:35   5922]    -0.248 ns     -0.158 ns
[03/07 13:57:35   5922] --------------------------------------------------- 
[03/07 13:57:35   5922] Loading timing data from /tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/coe_eosdata_HffVJ8/BC_VIEW.twf 
[03/07 13:57:35   5922] 	 Loading view 1 BC_VIEW 
[03/07 13:57:35   5922] ** Profile ** Start :  cpu=0:00:00.0, mem=1910.1M
[03/07 13:57:35   5922] ** Profile ** Other data :  cpu=0:00:00.1, mem=1910.1M
[03/07 13:57:35   5922] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1910.1M
[03/07 13:57:35   5922] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.248  | -0.158  | -0.248  |
|           TNS (ns):| -87.099 | -66.237 | -20.862 |
|    Violating Paths:|  1145   |   985   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.106  | -0.106  |  0.000  |
|           TNS (ns):| -16.364 | -16.364 |  0.000  |
|    Violating Paths:|   437   |   437   |    0    |
|          All Paths:|  8622   |  8622   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.870%
       (99.013% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/07 13:57:35   5922] Identified SBFF number: 199
[03/07 13:57:35   5922] Identified MBFF number: 0
[03/07 13:57:35   5922] Not identified SBFF number: 0
[03/07 13:57:35   5922] Not identified MBFF number: 0
[03/07 13:57:35   5922] Number of sequential cells which are not FFs: 104
[03/07 13:57:35   5922] 
[03/07 13:57:35   5922] Summary for sequential cells idenfication: 
[03/07 13:57:35   5922] Identified SBFF number: 199
[03/07 13:57:35   5922] Identified MBFF number: 0
[03/07 13:57:35   5922] Not identified SBFF number: 0
[03/07 13:57:35   5922] Not identified MBFF number: 0
[03/07 13:57:35   5922] Number of sequential cells which are not FFs: 104
[03/07 13:57:35   5922] 
[03/07 13:57:36   5923] 
[03/07 13:57:36   5923] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/07 13:57:36   5923] *Info: worst delay setup view: WC_VIEW
[03/07 13:57:36   5923] Footprint list for hold buffering (delay unit: ps)
[03/07 13:57:36   5923] =================================================================
[03/07 13:57:36   5923] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/07 13:57:36   5923] ------------------------------------------------------------------
[03/07 13:57:36   5923] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/07 13:57:36   5923] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/07 13:57:36   5923] =================================================================
[03/07 13:57:37   5924] **optDesign ... cpu = 0:03:44, real = 0:03:45, mem = 1906.1M, totSessionCpu=1:38:44 **
[03/07 13:57:37   5924] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/07 13:57:37   5924] *info: Run optDesign holdfix with 1 thread.
[03/07 13:57:37   5924] Info: 358 clock nets excluded from IPO operation.
[03/07 13:57:37   5924] --------------------------------------------------- 
[03/07 13:57:37   5924]    Hold Timing Summary  - Initial 
[03/07 13:57:37   5924] --------------------------------------------------- 
[03/07 13:57:37   5924]  Target slack: 0.000 ns
[03/07 13:57:37   5924] View: BC_VIEW 
[03/07 13:57:37   5924] 	WNS: -0.106 
[03/07 13:57:37   5924] 	TNS: -16.364 
[03/07 13:57:37   5924] 	VP: 437 
[03/07 13:57:37   5924] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_19_/D 
[03/07 13:57:37   5924] --------------------------------------------------- 
[03/07 13:57:37   5924]    Setup Timing Summary  - Initial 
[03/07 13:57:37   5924] --------------------------------------------------- 
[03/07 13:57:37   5924]  Target slack: 0.000 ns
[03/07 13:57:37   5924] View: WC_VIEW 
[03/07 13:57:37   5924] 	WNS: -0.248 
[03/07 13:57:37   5924] 	TNS: -87.099 
[03/07 13:57:37   5924] 	VP: 1145 
[03/07 13:57:37   5924] 	Worst setup path end point:out[32] 
[03/07 13:57:37   5924] --------------------------------------------------- 
[03/07 13:57:37   5924] PhyDesignGrid: maxLocalDensity 0.98
[03/07 13:57:37   5924] #spOpts: N=65 mergeVia=F 
[03/07 13:57:37   5924] 
[03/07 13:57:37   5924] *** Starting Core Fixing (fixHold) cpu=0:00:20.7 real=0:00:21.0 totSessionCpu=1:38:45 mem=2039.7M density=99.013% ***
[03/07 13:57:37   5924] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] Phase I ......
[03/07 13:57:38   5925] *info: Multithread Hold Batch Commit is enabled
[03/07 13:57:38   5925] *info: Levelized Batch Commit is enabled
[03/07 13:57:38   5925] Executing transform: ECO Safe Resize
[03/07 13:57:38   5925] Worst hold path end point:
[03/07 13:57:38   5925]   core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_19_/D
[03/07 13:57:38   5925]     net: core_instance/FE_OFN1004_array_out_38_ (nrTerm=25)
[03/07 13:57:38   5925] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/07 13:57:38   5925] ===========================================================================================
[03/07 13:57:38   5925]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/07 13:57:38   5925] ------------------------------------------------------------------------------------------
[03/07 13:57:38   5925]  Hold WNS :      -0.1061
[03/07 13:57:38   5925]       TNS :     -16.3640
[03/07 13:57:38   5925]       #VP :          437
[03/07 13:57:38   5925]   Density :      99.013%
[03/07 13:57:38   5925] ------------------------------------------------------------------------------------------
[03/07 13:57:38   5925]  cpu=0:00:21.2 real=0:00:22.0 totSessionCpu=1:38:45 mem=2039.7M
[03/07 13:57:38   5925] ===========================================================================================
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] Executing transform: AddBuffer + LegalResize
[03/07 13:57:38   5925] Worst hold path end point:
[03/07 13:57:38   5925]   core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_19_/D
[03/07 13:57:38   5925]     net: core_instance/FE_OFN1004_array_out_38_ (nrTerm=25)
[03/07 13:57:38   5925] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[03/07 13:57:38   5925] ===========================================================================================
[03/07 13:57:38   5925]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/07 13:57:38   5925] ------------------------------------------------------------------------------------------
[03/07 13:57:38   5925]  Hold WNS :      -0.1061
[03/07 13:57:38   5925]       TNS :     -16.3640
[03/07 13:57:38   5925]       #VP :          437
[03/07 13:57:38   5925]   Density :      99.013%
[03/07 13:57:38   5925] ------------------------------------------------------------------------------------------
[03/07 13:57:38   5925]  cpu=0:00:21.4 real=0:00:22.0 totSessionCpu=1:38:46 mem=2039.7M
[03/07 13:57:38   5925] ===========================================================================================
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] --------------------------------------------------- 
[03/07 13:57:38   5925]    Hold Timing Summary  - Phase I 
[03/07 13:57:38   5925] --------------------------------------------------- 
[03/07 13:57:38   5925]  Target slack: 0.000 ns
[03/07 13:57:38   5925] View: BC_VIEW 
[03/07 13:57:38   5925] 	WNS: -0.106 
[03/07 13:57:38   5925] 	TNS: -16.364 
[03/07 13:57:38   5925] 	VP: 437 
[03/07 13:57:38   5925] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_19_/D 
[03/07 13:57:38   5925] --------------------------------------------------- 
[03/07 13:57:38   5925]    Setup Timing Summary  - Phase I 
[03/07 13:57:38   5925] --------------------------------------------------- 
[03/07 13:57:38   5925]  Target slack: 0.000 ns
[03/07 13:57:38   5925] View: WC_VIEW 
[03/07 13:57:38   5925] 	WNS: -0.248 
[03/07 13:57:38   5925] 	TNS: -87.099 
[03/07 13:57:38   5925] 	VP: 1145 
[03/07 13:57:38   5925] 	Worst setup path end point:out[32] 
[03/07 13:57:38   5925] --------------------------------------------------- 
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] *** Finished Core Fixing (fixHold) cpu=0:00:21.6 real=0:00:22.0 totSessionCpu=1:38:46 mem=2039.7M density=99.013% ***
[03/07 13:57:38   5925] *info:
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] =======================================================================
[03/07 13:57:38   5925]                 Reasons for remaining hold violations
[03/07 13:57:38   5925] =======================================================================
[03/07 13:57:38   5925] *info: Total 1147 net(s) have violated hold timing slacks.
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] Buffering failure reasons
[03/07 13:57:38   5925] ------------------------------------------------
[03/07 13:57:38   5925] *info:  1147 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n473
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n456
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n455
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n454
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n453
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n436
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n435
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n434
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n433
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n416
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n415
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n414
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n413
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n396
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n395
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n394
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n377
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n376
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n375
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n374
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n357
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n356
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n355
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n354
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n331
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n330
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n329
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n328
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n311
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n310
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n309
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n308
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n266
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n260
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n255
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n250
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n245
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n239
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n234
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n229
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n7
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n470
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n469
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n468
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n450
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n449
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n448
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n430
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n429
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n428
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n410
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n409
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n408
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n4
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n390
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n324
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n323
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n283
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n269
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n264
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n259
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n256
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n253
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n23
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n455
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n454
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n435
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n434
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n415
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n414
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n395
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n394
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n376
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n375
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n356
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n355
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n330
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n329
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n310
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n309
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n266
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n260
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n254
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n248
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n242
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n236
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n225
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n471
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n454
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n453
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n452
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n451
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n433
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n432
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n431
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n413
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n412
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n411
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n394
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n393
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n392
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n375
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n374
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n373
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n355
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n354
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n353
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n329
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n328
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n327
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n309
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n308
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n307
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n268
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n262
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n256
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n250
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n244
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n238
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n232
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n226
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2492_0
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PSN3953_array_out_97_
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n473
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n454
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n453
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n435
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n433
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n416
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n415
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n413
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n394
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n378
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n377
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n376
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n375
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n374
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n358
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n357
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n356
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n355
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n348
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n332
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n331
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n330
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n329
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n328
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n312
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n311
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n310
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n309
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n266
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n260
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n254
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n248
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n236
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n418
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n398
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n378
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n377
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n358
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n357
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n333
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n332
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n331
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n312
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n311
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n267
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n261
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n256
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n250
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n94
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n74
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n73
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n267
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n261
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n255
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n243
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n237
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n231
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n225
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n219
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n218
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n199
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n198
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n173
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n172
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n134
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n133
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n113
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n75
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n266
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n260
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n254
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n248
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n242
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n236
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n230
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n219
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n218
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n217
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n199
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n198
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n197
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n173
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n172
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n171
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n151
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n132
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n115
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n112
[03/07 13:57:38   5925] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_608_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[97]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[96]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[95]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[88]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[87]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[80]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[72]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[71]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[64]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[511]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[503]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[495]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[479]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[471]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[447]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[439]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[431]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[416]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[415]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[407]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[383]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[375]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[367]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[352]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[344]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[343]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[319]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[312]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[311]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[304]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[296]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[288]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[280]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[279]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[272]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[264]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[256]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[255]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[247]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[224]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[191]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[183]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[175]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[160]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[152]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[151]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[144]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[127]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[120]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[119]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[112]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[111]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[105]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/q_temp[103]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n889
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n888
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n887
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n865
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n864
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n863
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n862
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n861
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n860
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n857
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n838
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n837
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n77
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n6
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n582
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n4
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1470
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1469
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1468
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1424
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1423
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1422
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1373
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1318
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1315
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1313
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1312
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1311
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1224
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1211
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1170
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_7
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_50_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4987_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_29
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2844_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2349_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1839_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1632_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_16
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1518_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1858_key_q_24_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1843_n_40_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1624_n_48_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3696_n582
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3357_FE_RN_16
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3351_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3106_key_q_8_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2897_key_q_22_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1857_key_q_24_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n608
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n607
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n606
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n587
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n586
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n585
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n583
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n582
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n563
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n562
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n561
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n560
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n559
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n558
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n557
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n556
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n555
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n55
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n536
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n535
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n534
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n531
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n48
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n35
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n25
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n22
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1488
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1484
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1483
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1394
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1393
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1392
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1391
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1390
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1388
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1319
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1318
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1317
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1316
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1232
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1231
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1223
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_901_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_900_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5338_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3792_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3791_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3790_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3748_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3352_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3351_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3350_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2868_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2867_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_20
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1980_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1679_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1555_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1519_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_106_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_104_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_103_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN3956_n562
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN796_key_q_23_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN795_key_q_23_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1767_array_out_138_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3534_n559
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3505_n556
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[31]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[30]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_90
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN894_key_q_63_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN885_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1957_key_q_48_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n614
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n583
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n482
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n401
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n400
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n2
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1458
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1369
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1368
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1367
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1365
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1336
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1335
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1334
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1315
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1314
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1313
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1311
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1286
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1284
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1283
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1280
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1260
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1259
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1257
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1256
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_52
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_44
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_29_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2908_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2367_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2366_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1731_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1730_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1545_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1544_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1543_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1523_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1480_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1415_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_14
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1792_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3146_n1284
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2860_n1288
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2849_n1287
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2732_n1260
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_19
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_108
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n919
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n918
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n917
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n897
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n896
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n894
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n871
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n870
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n869
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n868
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n866
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n844
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n843
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n842
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n84
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n839
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n72
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n61
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n18
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n17
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n16
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n15
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1466
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1465
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1464
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1377
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1376
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1375
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1373
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1310
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1309
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1308
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1307
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1305
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1304
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1219
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1218
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1212
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1207
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1196
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3313_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3312_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2290_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2272_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1887_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1886_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1620_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_15
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSN3886_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSN3845_n843
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[8]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[21]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_51
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1799_key_q_32_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n920
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n919
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n899
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n898
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n867
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n866
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n865
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n863
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n842
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n841
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n65
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n201
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n17
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1476
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1475
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1474
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1473
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1470
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1469
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1468
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1467
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1466
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1464
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1462
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1461
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1379
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1378
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1377
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1376
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1375
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1373
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1308
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1306
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1302
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1301
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1300
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n13
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1299
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1298
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1297
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1296
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1295
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1294
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1293
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1292
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1291
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1290
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1289
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1280
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1279
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1274
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1262
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1261
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1260
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1257
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1256
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1255
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1254
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1253
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1252
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1251
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1250
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1249
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1248
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1246
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1245
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1230
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1228
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1207
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1201
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1200
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1198
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1196
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1195
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1187
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1184
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1182
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1180
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1176
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1160
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1155
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1153
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1151
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1147
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1145
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1132
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1127
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_752_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5844_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5773_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2032_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2027_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2026_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2025_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1794_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_16
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_150_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_149_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_148_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1251_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN2130_q_temp_272_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1803_key_q_24_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3120_key_q_56_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3119_key_q_56_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3082_key_q_16_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3081_key_q_16_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2948_key_q_54_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2884_n867
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2861_n866
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[9]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[57]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[49]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[41]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[33]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[1]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[17]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_80
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_76
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_56
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_40
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_3
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN2029_key_q_0_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1802_key_q_24_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n923
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n922
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n902
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n901
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n876
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n872
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n871
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n847
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n17
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1476
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1471
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1467
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1466
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1464
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1422
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1421
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1372
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1291
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1290
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1289
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1204
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1203
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5869_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5794_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5218_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5217_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1803_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1537_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2941_FE_RN_1537_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_106
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN558_key_q_48_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n98
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n979
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n977
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n969
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n968
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n967
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n966
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n965
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n963
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n962
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n95
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n948
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n941
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n939
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n900
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n884
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n877
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n86
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n834
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n831
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n766
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n6
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n167
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1482
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1477
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1474
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1473
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1472
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1470
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1394
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1393
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1392
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1391
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1390
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1389
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1367
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1366
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1365
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1363
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1330
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1329
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1328
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1326
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1325
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1303
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1301
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1300
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1299
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1298
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1297
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1296
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1295
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1276
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1275
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1274
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1273
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1272
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1271
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_712_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_711_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4872_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4871_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4870_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4869_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4333_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4035_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3938_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3937_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3879_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3289_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3288_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3239_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3238_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2875_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2874_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2598_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2362_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2284_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1496_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1412_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3968_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3939_key_q_54_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3470_FE_RN_11
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3360_key_q_23_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3210_n1275
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3185_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3181_n1276
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3148_key_q_47_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3030_n1299
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2850_n1303
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[30]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[29]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_96
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_70
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_133
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_122
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_PSRN_10
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN696_key_q_48_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN567_key_q_16_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN2631_key_q_24_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1986_key_q_40_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1796_key_q_8_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n886
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n884
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n882
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n881
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n880
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n879
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n878
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n877
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n875
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n855
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n854
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n853
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n852
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n851
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n850
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n849
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n848
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n847
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n843
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n842
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n841
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n833
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n828
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n826
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n825
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n824
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n823
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n822
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n820
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n818
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n791
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n7
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n61
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n42
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n4
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n27
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n23
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n22
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1465
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1461
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1398
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1397
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1396
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1395
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1394
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1393
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1392
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1391
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1350
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1349
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1348
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1347
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1346
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1344
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1343
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1302
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1301
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1300
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1299
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1298
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1297
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1296
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1295
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1294
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1293
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1292
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1291
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1290
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1289
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1286
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1261
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1260
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1259
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1258
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1253
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1251
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1248
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1246
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1245
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1244
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1206
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1200
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1199
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1198
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1156
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1149
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1148
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1147
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1143
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n11
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_9
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_663_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5873_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5839_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4681_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4680_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4420_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4419_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3484_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3483_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3201_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1933_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1932_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1931_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_19
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1656_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1652_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1646_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1635_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1623_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1505_0
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_12
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3138_n855
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3022_key_q_55_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[7]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[6]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[5]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[38]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[31]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[30]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_82
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_38
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_21
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_106
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN556_key_q_24_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN383_key_q_48_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2638_key_q_0_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2316_q_temp_104_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2106_key_q_16_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2097_key_q_56_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1222_q_temp_87_
[03/07 13:57:38   5925] 	core_instance/mac_array_instance/FE_OFN2035_q_temp_104_
[03/07 13:57:38   5925] 	core_instance/array_out[98]
[03/07 13:57:38   5925] 	core_instance/array_out[97]
[03/07 13:57:38   5925] 	core_instance/array_out[80]
[03/07 13:57:38   5925] 	core_instance/array_out[77]
[03/07 13:57:38   5925] 	core_instance/array_out[64]
[03/07 13:57:38   5925] 	core_instance/array_out[63]
[03/07 13:57:38   5925] 	core_instance/array_out[62]
[03/07 13:57:38   5925] 	core_instance/array_out[61]
[03/07 13:57:38   5925] 	core_instance/array_out[60]
[03/07 13:57:38   5925] 	core_instance/array_out[58]
[03/07 13:57:38   5925] 	core_instance/array_out[57]
[03/07 13:57:38   5925] 	core_instance/array_out[43]
[03/07 13:57:38   5925] 	core_instance/array_out[41]
[03/07 13:57:38   5925] 	core_instance/array_out[40]
[03/07 13:57:38   5925] 	core_instance/array_out[3]
[03/07 13:57:38   5925] 	core_instance/array_out[37]
[03/07 13:57:38   5925] 	core_instance/array_out[2]
[03/07 13:57:38   5925] 	core_instance/array_out[25]
[03/07 13:57:38   5925] 	core_instance/array_out[20]
[03/07 13:57:38   5925] 	core_instance/array_out[1]
[03/07 13:57:38   5925] 	core_instance/array_out[18]
[03/07 13:57:38   5925] 	core_instance/array_out[17]
[03/07 13:57:38   5925] 	core_instance/array_out[158]
[03/07 13:57:38   5925] 	core_instance/array_out[157]
[03/07 13:57:38   5925] 	core_instance/array_out[140]
[03/07 13:57:38   5925] 	core_instance/array_out[138]
[03/07 13:57:38   5925] 	core_instance/array_out[137]
[03/07 13:57:38   5925] 	core_instance/array_out[121]
[03/07 13:57:38   5925] 	core_instance/array_out[117]
[03/07 13:57:38   5925] 	core_instance/array_out[101]
[03/07 13:57:38   5925] 	core_instance/array_out[0]
[03/07 13:57:38   5925] 	core_instance/FE_OFN905_array_out_20_
[03/07 13:57:38   5925] 	core_instance/FE_OFN904_array_out_20_
[03/07 13:57:38   5925] 	core_instance/FE_OFN869_array_out_0_
[03/07 13:57:38   5925] 	core_instance/FE_OFN868_array_out_0_
[03/07 13:57:38   5925] 	core_instance/FE_OFN852_array_out_60_
[03/07 13:57:38   5925] 	core_instance/FE_OFN767_array_out_140_
[03/07 13:57:38   5925] 	core_instance/FE_OFN440_array_out_80_
[03/07 13:57:38   5925] 	core_instance/FE_OFN429_array_out_40_
[03/07 13:57:38   5925] 	core_instance/FE_OFN2552_array_out_61_
[03/07 13:57:38   5925] 	core_instance/FE_OFN2545_array_out_121_
[03/07 13:57:38   5925] 	core_instance/FE_OFN2482_array_out_118_
[03/07 13:57:38   5925] 	core_instance/FE_OFN2306_array_out_57_
[03/07 13:57:38   5925] 	core_instance/FE_OFN2167_array_out_25_
[03/07 13:57:38   5925] 	core_instance/FE_OFN2157_array_out_101_
[03/07 13:57:38   5925] 	core_instance/FE_OFN1978_array_out_78_
[03/07 13:57:38   5925] 	core_instance/FE_OFN1026_array_out_157_
[03/07 13:57:38   5925] 	core_instance/FE_OFN1004_array_out_38_
[03/07 13:57:38   5925] 	core_instance/FE_OCPN3837_array_out_58_
[03/07 13:57:38   5925] 	core_instance/FE_OCPN3701_array_out_64_
[03/07 13:57:38   5925] 	core_instance/FE_OCPN3576_array_out_63_
[03/07 13:57:38   5925] 	core_instance/FE_OCPN2713_array_out_117_
[03/07 13:57:38   5925] 	core_instance/FE_OCPN2712_array_out_117_
[03/07 13:57:38   5925] 
[03/07 13:57:38   5925] 
[03/07 13:57:38   5926] Resizing failure reasons
[03/07 13:57:38   5926] ------------------------------------------------
[03/07 13:57:38   5926] *info:  1147 net(s): Could not be fixed because of internal reason: UnknownReason.
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n473
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n456
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n455
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n454
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n453
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n436
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n435
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n434
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n433
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n416
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n415
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n414
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n413
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n396
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n395
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n394
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n377
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n376
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n375
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n374
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n357
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n356
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n355
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n354
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n331
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n330
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n329
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n328
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n311
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n310
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n309
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n308
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n266
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n260
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n255
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n250
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n245
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n239
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n234
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n229
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n7
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n470
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n469
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n468
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n450
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n449
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n448
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n430
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n429
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n428
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n410
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n409
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n408
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n4
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n390
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n324
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n323
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n283
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n269
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n264
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n259
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n256
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n253
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n23
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n455
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n454
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n435
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n434
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n415
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n414
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n395
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n394
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n376
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n375
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n356
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n355
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n330
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n329
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n310
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n309
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n266
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n260
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n254
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n248
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n242
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n236
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n231
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n225
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n471
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n454
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n453
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n452
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n451
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n433
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n432
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n431
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n413
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n412
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n411
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n394
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n393
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n392
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n375
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n374
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n373
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n355
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n354
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n353
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n329
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n328
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n327
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n309
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n308
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n307
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n268
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n262
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n256
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n250
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n244
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n238
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n232
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n226
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2492_0
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PSN3953_array_out_97_
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n473
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n454
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n453
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n435
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n433
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n416
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n415
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n413
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n394
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n378
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n377
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n376
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n375
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n374
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n358
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n357
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n356
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n355
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n348
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n332
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n331
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n330
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n329
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n328
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n312
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n311
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n310
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n309
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n266
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n260
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n254
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n248
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n236
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n230
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n418
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n398
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n378
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n377
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n358
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n357
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n333
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n332
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n331
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n312
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n311
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n267
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n261
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n256
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n250
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n94
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n74
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n73
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n267
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n261
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n255
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n249
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n243
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n237
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n231
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n225
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n219
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n218
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n199
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n198
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n173
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n172
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n134
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n133
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n113
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n75
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n266
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n260
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n254
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n248
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n242
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n236
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n230
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n219
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n218
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n217
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n199
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n198
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n197
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n173
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n172
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n171
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n151
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n132
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n115
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n112
[03/07 13:57:38   5926] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_608_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[97]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[96]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[95]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[88]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[87]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[80]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[72]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[71]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[64]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[511]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[503]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[495]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[479]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[471]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[447]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[439]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[431]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[416]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[415]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[407]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[383]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[375]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[367]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[352]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[344]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[343]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[319]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[312]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[311]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[304]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[296]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[288]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[280]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[279]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[272]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[264]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[256]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[255]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[247]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[224]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[191]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[183]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[175]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[160]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[152]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[151]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[144]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[127]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[120]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[119]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[112]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[111]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[105]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/q_temp[103]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[9]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[8]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[64]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[56]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[41]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[33]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[1]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n909
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n908
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n889
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n888
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n887
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n865
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n864
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n863
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n862
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n861
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n860
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n857
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n838
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n837
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n77
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n6
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n582
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n4
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1470
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1469
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1468
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1424
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1423
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1422
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1373
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1318
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1317
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1316
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1315
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1314
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1313
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1312
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1311
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1226
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1224
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1219
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1214
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1211
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1170
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_7
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_50_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4987_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_29
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2844_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2349_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1839_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1632_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_16
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1541_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1518_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1031_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1030_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1858_key_q_24_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1843_n_40_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OFN1624_n_48_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3696_n582
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3357_FE_RN_16
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3351_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3106_key_q_8_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2897_key_q_22_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[31]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[21]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1857_key_q_24_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n608
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n607
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n606
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n587
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n586
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n585
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n583
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n582
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n563
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n562
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n561
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n560
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n559
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n558
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n557
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n556
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n555
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n55
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n536
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n535
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n534
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n531
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n48
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n35
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n25
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n22
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1488
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1484
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1483
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1394
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1393
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1392
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1391
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1390
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1388
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1319
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1318
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1317
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1316
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1232
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1231
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1223
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_901_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_900_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_5338_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3792_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3791_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3790_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3748_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3352_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3351_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3350_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2868_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2867_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_20
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1980_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1679_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1555_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1519_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_106_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_104_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_103_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN3956_n562
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN796_key_q_23_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN795_key_q_23_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFN1767_array_out_138_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3534_n559
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3505_n556
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[31]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[30]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_90
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN894_key_q_63_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN885_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1957_key_q_48_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n614
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n583
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n482
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n401
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n400
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n2
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1463
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1458
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1369
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1368
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1367
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1365
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1336
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1335
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1334
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1315
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1314
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1313
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1311
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1286
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1284
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1283
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1280
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1260
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1259
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1257
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1256
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_52
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_44
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_29_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2908_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2367_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2366_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1731_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1730_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1545_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1544_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1543_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1523_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1480_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1415_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_14
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFN1792_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3146_n1284
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2860_n1288
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2849_n1287
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2732_n1260
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_19
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_108
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n919
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n918
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n917
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n897
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n896
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n894
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n871
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n870
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n869
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n868
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n866
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n844
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n843
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n842
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n84
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n839
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n72
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n61
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n18
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n17
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n16
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n15
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1466
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1465
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1464
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1377
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1376
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1375
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1373
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1310
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1309
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1308
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1307
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1305
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1304
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1219
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1218
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1212
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1207
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1196
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3313_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3312_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2290_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2272_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1887_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1886_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1620_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_15
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSN3886_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PSN3845_n843
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[8]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[21]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[0]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_51
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN1799_key_q_32_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n920
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n919
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n899
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n898
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n867
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n866
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n865
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n863
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n842
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n841
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n65
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n201
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n17
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1480
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1476
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1475
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1474
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1473
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1470
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1469
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1468
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1467
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1466
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1464
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1462
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1461
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1379
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1378
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1377
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1376
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1375
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1373
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1308
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1306
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1302
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1301
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1300
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n13
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1299
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1298
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1297
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1296
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1295
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1294
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1293
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1292
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1291
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1290
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1289
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1280
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1279
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1274
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1262
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1261
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1260
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1257
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1256
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1255
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1254
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1253
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1252
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1251
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1250
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1249
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1248
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1246
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1245
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1230
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1228
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1207
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1201
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1200
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1198
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1196
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1195
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1187
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1184
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1182
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1180
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1176
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1160
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1155
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1153
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1151
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1147
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1145
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1132
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1127
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_752_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5844_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5773_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2032_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2027_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2026_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2025_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1794_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_16
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_150_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_149_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_148_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1251_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN2130_q_temp_272_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN1803_key_q_24_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3120_key_q_56_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3119_key_q_56_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3082_key_q_16_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3081_key_q_16_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2948_key_q_54_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2884_n867
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2861_n866
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[9]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[8]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[57]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[56]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[49]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[41]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[33]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[1]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[17]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[16]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_80
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_76
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_56
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_40
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_RN_3
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN2029_key_q_0_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1802_key_q_24_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n923
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n922
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n902
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n901
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n876
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n872
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n871
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n847
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n17
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1476
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1471
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1467
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1466
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1464
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1422
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1421
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1372
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1291
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1290
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1289
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1204
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1203
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5869_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5794_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5218_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_5217_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1803_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1537_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2941_FE_RN_1537_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_106
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN558_key_q_48_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n98
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n979
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n977
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n969
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n968
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n967
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n966
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n965
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n963
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n962
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n95
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n948
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n941
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n939
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n900
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n884
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n877
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n86
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n834
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n831
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n766
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n6
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n167
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1482
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1477
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1474
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1473
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1472
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1470
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1465
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1463
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1462
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1461
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1460
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1395
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1394
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1393
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1392
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1391
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1390
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1389
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1367
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1366
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1365
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1363
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1362
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1330
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1329
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1328
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1326
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1325
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1324
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1303
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1301
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1300
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1299
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1298
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1297
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1296
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1295
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1276
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1275
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1274
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1273
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1272
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1271
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_712_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_711_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4872_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4871_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4870_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4869_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4333_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4035_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_4
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3938_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3937_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3879_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3289_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3288_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3239_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_3238_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2875_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2874_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2598_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2362_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_2284_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1496_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_1412_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_11
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3968_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN3939_key_q_54_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3470_FE_RN_11
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3360_key_q_23_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3210_n1275
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3185_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3181_n1276
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3148_key_q_47_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3030_n1299
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2850_n1303
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[63]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[47]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[46]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[45]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[31]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[30]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[29]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[21]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[14]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[0]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_96
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_70
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_133
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_122
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_PSRN_10
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN696_key_q_48_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN567_key_q_16_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN2631_key_q_24_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1986_key_q_40_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN1796_key_q_8_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n886
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n884
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n882
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n881
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n880
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n879
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n878
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n877
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n875
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n855
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n854
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n853
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n852
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n851
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n850
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n849
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n848
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n847
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n843
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n842
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n841
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n833
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n828
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n826
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n825
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n824
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n823
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n822
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n820
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n818
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n791
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n7
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n61
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n42
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n4
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n27
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n23
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n22
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1465
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1461
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1398
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1397
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1396
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1395
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1394
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1393
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1392
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1391
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1350
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1349
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1348
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1347
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1346
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1344
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1343
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1302
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1301
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1300
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1299
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1298
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1297
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1296
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1295
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1294
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1293
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1292
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1291
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1290
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1289
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1288
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1287
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1286
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1261
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1260
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1259
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1258
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1253
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1251
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1248
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1246
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1245
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1244
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1206
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1200
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1199
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1198
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1156
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1149
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1148
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1147
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1143
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n11
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_9
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_663_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5873_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5839_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4681_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4680_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4420_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4419_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3484_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3483_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3201_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1933_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1932_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1931_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_19
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1656_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1652_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1646_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1635_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1623_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1505_0
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_12
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3138_n855
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3022_key_q_55_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[7]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[6]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[5]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[38]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[31]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[30]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_82
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_38
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_21
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_106
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN556_key_q_24_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN383_key_q_48_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2638_key_q_0_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2316_q_temp_104_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2106_key_q_16_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN2097_key_q_56_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1222_q_temp_87_
[03/07 13:57:38   5926] 	core_instance/mac_array_instance/FE_OFN2035_q_temp_104_
[03/07 13:57:38   5926] 	core_instance/array_out[98]
[03/07 13:57:38   5926] 	core_instance/array_out[97]
[03/07 13:57:38   5926] 	core_instance/array_out[80]
[03/07 13:57:38   5926] 	core_instance/array_out[77]
[03/07 13:57:38   5926] 	core_instance/array_out[64]
[03/07 13:57:38   5926] 	core_instance/array_out[63]
[03/07 13:57:38   5926] 	core_instance/array_out[62]
[03/07 13:57:38   5926] 	core_instance/array_out[61]
[03/07 13:57:38   5926] 	core_instance/array_out[60]
[03/07 13:57:38   5926] 	core_instance/array_out[58]
[03/07 13:57:38   5926] 	core_instance/array_out[57]
[03/07 13:57:38   5926] 	core_instance/array_out[43]
[03/07 13:57:38   5926] 	core_instance/array_out[41]
[03/07 13:57:38   5926] 	core_instance/array_out[40]
[03/07 13:57:38   5926] 	core_instance/array_out[3]
[03/07 13:57:38   5926] 	core_instance/array_out[37]
[03/07 13:57:38   5926] 	core_instance/array_out[2]
[03/07 13:57:38   5926] 	core_instance/array_out[25]
[03/07 13:57:38   5926] 	core_instance/array_out[20]
[03/07 13:57:38   5926] 	core_instance/array_out[1]
[03/07 13:57:38   5926] 	core_instance/array_out[18]
[03/07 13:57:38   5926] 	core_instance/array_out[17]
[03/07 13:57:38   5926] 	core_instance/array_out[158]
[03/07 13:57:38   5926] 	core_instance/array_out[157]
[03/07 13:57:38   5926] 	core_instance/array_out[140]
[03/07 13:57:38   5926] 	core_instance/array_out[138]
[03/07 13:57:38   5926] 	core_instance/array_out[137]
[03/07 13:57:38   5926] 	core_instance/array_out[121]
[03/07 13:57:38   5926] 	core_instance/array_out[117]
[03/07 13:57:38   5926] 	core_instance/array_out[101]
[03/07 13:57:38   5926] 	core_instance/array_out[0]
[03/07 13:57:38   5926] 	core_instance/FE_OFN905_array_out_20_
[03/07 13:57:38   5926] 	core_instance/FE_OFN904_array_out_20_
[03/07 13:57:38   5926] 	core_instance/FE_OFN869_array_out_0_
[03/07 13:57:38   5926] 	core_instance/FE_OFN868_array_out_0_
[03/07 13:57:38   5926] 	core_instance/FE_OFN852_array_out_60_
[03/07 13:57:38   5926] 	core_instance/FE_OFN767_array_out_140_
[03/07 13:57:38   5926] 	core_instance/FE_OFN440_array_out_80_
[03/07 13:57:38   5926] 	core_instance/FE_OFN429_array_out_40_
[03/07 13:57:38   5926] 	core_instance/FE_OFN2552_array_out_61_
[03/07 13:57:38   5926] 	core_instance/FE_OFN2545_array_out_121_
[03/07 13:57:38   5926] 	core_instance/FE_OFN2482_array_out_118_
[03/07 13:57:38   5926] 	core_instance/FE_OFN2306_array_out_57_
[03/07 13:57:38   5926] 	core_instance/FE_OFN2167_array_out_25_
[03/07 13:57:38   5926] 	core_instance/FE_OFN2157_array_out_101_
[03/07 13:57:38   5926] 	core_instance/FE_OFN1978_array_out_78_
[03/07 13:57:38   5926] 	core_instance/FE_OFN1026_array_out_157_
[03/07 13:57:38   5926] 	core_instance/FE_OFN1004_array_out_38_
[03/07 13:57:38   5926] 	core_instance/FE_OCPN3837_array_out_58_
[03/07 13:57:38   5926] 	core_instance/FE_OCPN3701_array_out_64_
[03/07 13:57:38   5926] 	core_instance/FE_OCPN3576_array_out_63_
[03/07 13:57:38   5926] 	core_instance/FE_OCPN2713_array_out_117_
[03/07 13:57:38   5926] 	core_instance/FE_OCPN2712_array_out_117_
[03/07 13:57:38   5926] 
[03/07 13:57:38   5926] 
[03/07 13:57:38   5926] *info: net names were printed out to logv file
[03/07 13:57:38   5926] 
[03/07 13:57:38   5926] *** Finish Post Route Hold Fixing (cpu=0:00:21.8 real=0:00:22.0 totSessionCpu=1:38:46 mem=2039.7M density=99.013%) ***
[03/07 13:57:39   5926] Summary for sequential cells idenfication: 
[03/07 13:57:39   5926] Identified SBFF number: 199
[03/07 13:57:39   5926] Identified MBFF number: 0
[03/07 13:57:39   5926] Not identified SBFF number: 0
[03/07 13:57:39   5926] Not identified MBFF number: 0
[03/07 13:57:39   5926] Number of sequential cells which are not FFs: 104
[03/07 13:57:39   5926] 
[03/07 13:57:40   5927] Default Rule : ""
[03/07 13:57:40   5927] Non Default Rules :
[03/07 13:57:40   5927] Worst Slack : -0.158 ns
[03/07 13:57:40   5927] Total 0 nets layer assigned (1.2).
[03/07 13:57:41   5928] GigaOpt: setting up router preferences
[03/07 13:57:41   5928]         design wns: -0.1577
[03/07 13:57:41   5928]         slack threshold: 1.2623
[03/07 13:57:41   5928] GigaOpt: 87 nets assigned router directives
[03/07 13:57:41   5928] 
[03/07 13:57:41   5928] Start Assign Priority Nets ...
[03/07 13:57:41   5928] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/07 13:57:41   5928] Existing Priority Nets 0 (0.0%)
[03/07 13:57:41   5928] Total Assign Priority Nets 1145 (3.0%)
[03/07 13:57:41   5928] Default Rule : ""
[03/07 13:57:41   5928] Non Default Rules :
[03/07 13:57:41   5928] Worst Slack : -0.248 ns
[03/07 13:57:41   5928] Total 0 nets layer assigned (0.3).
[03/07 13:57:41   5928] GigaOpt: setting up router preferences
[03/07 13:57:41   5928]         design wns: -0.2482
[03/07 13:57:41   5928]         slack threshold: 1.1718
[03/07 13:57:41   5929] GigaOpt: 4 nets assigned router directives
[03/07 13:57:41   5929] 
[03/07 13:57:41   5929] Start Assign Priority Nets ...
[03/07 13:57:41   5929] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/07 13:57:42   5929] Existing Priority Nets 0 (0.0%)
[03/07 13:57:42   5929] Total Assign Priority Nets 1145 (3.0%)
[03/07 13:57:42   5929] ** Profile ** Start :  cpu=0:00:00.0, mem=1963.4M
[03/07 13:57:42   5929] ** Profile ** Other data :  cpu=0:00:00.1, mem=1963.4M
[03/07 13:57:42   5929] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1963.4M
[03/07 13:57:43   5930] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1963.4M
[03/07 13:57:43   5930] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.248  | -0.158  | -0.248  |
|           TNS (ns):| -87.099 | -66.237 | -20.862 |
|    Violating Paths:|  1145   |   985   |   160   |
|          All Paths:|  14088  |  8622   |  10226  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.870%
       (99.013% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1963.4M
[03/07 13:57:43   5930] **optDesign ... cpu = 0:03:50, real = 0:03:51, mem = 1872.9M, totSessionCpu=1:38:50 **
[03/07 13:57:43   5930] -routeWithEco false                      # bool, default=false
[03/07 13:57:43   5930] -routeWithEco true                       # bool, default=false, user setting
[03/07 13:57:43   5930] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/07 13:57:43   5930] -routeWithTimingDriven true              # bool, default=false, user setting
[03/07 13:57:43   5930] -routeWithTimingDriven false             # bool, default=false, user setting
[03/07 13:57:43   5930] -routeWithSiDriven true                  # bool, default=false, user setting
[03/07 13:57:43   5930] -routeWithSiDriven false                 # bool, default=false, user setting
[03/07 13:57:43   5930] 
[03/07 13:57:43   5930] globalDetailRoute
[03/07 13:57:43   5930] 
[03/07 13:57:43   5930] #setNanoRouteMode -drouteAutoStop true
[03/07 13:57:43   5930] #setNanoRouteMode -drouteFixAntenna true
[03/07 13:57:43   5930] #setNanoRouteMode -routeSelectedNetOnly false
[03/07 13:57:43   5930] #setNanoRouteMode -routeTopRoutingLayer 4
[03/07 13:57:43   5930] #setNanoRouteMode -routeWithEco true
[03/07 13:57:43   5930] #setNanoRouteMode -routeWithSiDriven false
[03/07 13:57:43   5930] #setNanoRouteMode -routeWithTimingDriven false
[03/07 13:57:43   5930] #Start globalDetailRoute on Fri Mar  7 13:57:43 2025
[03/07 13:57:43   5930] #
[03/07 13:57:43   5930] Closing parasitic data file '/tmp/innovus_temp_27418_ieng6-ece-13.ucsd.edu_zhbian_kTIl6G/fullchip_27418_RkACMu.rcdb.d'. 48487 times net's RC data read were performed.
[03/07 13:57:43   5931] ### Net info: total nets: 38551
[03/07 13:57:43   5931] ### Net info: dirty nets: 395
[03/07 13:57:43   5931] ### Net info: marked as disconnected nets: 0
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RC_10893_0 connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_5929_0 at location ( 364.100 298.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_5929_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RC_10891_0 connects to NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_5928_0 at location ( 447.900 339.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/FE_RN_5928_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_RC_10888_0 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_RN_5926_0 at location ( 111.900 406.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_RN_5926_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/FE_RC_10884_0 connects to NET core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/FE_RN_5925_0 at location ( 459.900 148.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/FE_RN_5925_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10863_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0 at location ( 202.100 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10864_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0 at location ( 203.300 250.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5919_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10863_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0 at location ( 203.900 251.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10865_0 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0 at location ( 204.100 248.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_5918_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10854_0 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5914_0 at location ( 227.300 511.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5914_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_45_ connects to NET core_instance/qmem_instance/CTS_31 at location ( 184.300 52.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_ connects to NET core_instance/CTS_242 at location ( 281.500 156.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/CTS_242 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_31_ connects to NET core_instance/psum_mem_instance/CTS_117 at location ( 530.500 181.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_117 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:43   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_18_ connects to NET core_instance/psum_mem_instance/CTS_116 at location ( 471.100 46.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:43   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_116 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_158_ connects to NET core_instance/psum_mem_instance/CTS_113 at location ( 537.900 329.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_113_ connects to NET core_instance/psum_mem_instance/CTS_111 at location ( 534.900 288.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_111 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_30_ connects to NET core_instance/psum_mem_instance/CTS_110 at location ( 533.300 271.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_100_ connects to NET core_instance/psum_mem_instance/CTS_110 at location ( 539.100 257.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_114_ connects to NET core_instance/psum_mem_instance/CTS_110 at location ( 538.900 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_103_ connects to NET core_instance/psum_mem_instance/CTS_110 at location ( 539.300 246.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_97_ connects to NET core_instance/psum_mem_instance/CTS_108 at location ( 516.700 500.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/07 13:57:44   5931] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/07 13:57:44   5931] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_108 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_107 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_103 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_99 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_98 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/07 13:57:44   5931] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/07 13:57:44   5931] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:57:45   5932] ### Net info: fully routed nets: 32161
[03/07 13:57:45   5932] ### Net info: trivial (single pin) nets: 0
[03/07 13:57:45   5932] ### Net info: unrouted nets: 209
[03/07 13:57:45   5932] ### Net info: re-extraction nets: 6181
[03/07 13:57:45   5932] ### Net info: ignored nets: 0
[03/07 13:57:45   5932] ### Net info: skip routing nets: 0
[03/07 13:57:45   5932] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/07 13:57:45   5932] #Loading the last recorded routing design signature
[03/07 13:57:45   5933] #Created 207 NETS and 0 SPECIALNETS new signatures
[03/07 13:57:45   5933] #Summary of the placement changes since last routing:
[03/07 13:57:45   5933] #  Number of instances added (including moved) = 565
[03/07 13:57:45   5933] #  Number of instances deleted (including moved) = 4673
[03/07 13:57:45   5933] #  Number of instances resized = 2374
[03/07 13:57:45   5933] #  Number of instances with same cell size swap = 58
[03/07 13:57:45   5933] #  Number of instances with different orientation = 4
[03/07 13:57:45   5933] #  Number of instances with pin swaps = 15
[03/07 13:57:45   5933] #  Total number of placement changes (moved instances are counted twice) = 7616
[03/07 13:57:46   5933] #Start routing data preparation.
[03/07 13:57:46   5933] #Minimum voltage of a net in the design = 0.000.
[03/07 13:57:46   5933] #Maximum voltage of a net in the design = 1.100.
[03/07 13:57:46   5933] #Voltage range [0.000 - 0.000] has 1 net.
[03/07 13:57:46   5933] #Voltage range [0.900 - 1.100] has 1 net.
[03/07 13:57:46   5933] #Voltage range [0.000 - 1.100] has 38549 nets.
[03/07 13:57:47   5934] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/07 13:57:47   5934] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:57:47   5934] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:57:47   5934] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:57:47   5934] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:57:47   5934] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/07 13:57:47   5934] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:57:47   5934] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_1 FILLER_2. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_1104. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_103. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_1000 FILLER_65. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10356. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9692. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10356. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10003 FILLER_10356. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10004 FILLER_10005. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10006 FILLER_10178. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10007 core_instance/psum_mem_instance/memory3_reg_119_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10009 FILLER_9350. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_10181. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_9192. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 FILLER_9190. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_10017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10017. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_10181. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/07 13:57:48   5936] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/07 13:57:48   5936] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/07 13:57:48   5936] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:57:48   5936] #WARNING (NRDB-2110) Found 39697 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/07 13:57:48   5936] #1145/38419 = 2% of signal nets have been set as priority nets
[03/07 13:57:49   5936] #Regenerating Ggrids automatically.
[03/07 13:57:49   5936] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/07 13:57:49   5936] #Using automatically generated G-grids.
[03/07 13:57:49   5936] #Done routing data preparation.
[03/07 13:57:49   5936] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1536.54 (MB), peak = 1734.75 (MB)
[03/07 13:57:49   5936] #Merging special wires...
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 253.705 423.110 ) on M1 for NET core_instance/CTS_203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 263.505 397.910 ) on M1 for NET core_instance/CTS_203. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 266.000 509.500 ) on M1 for NET core_instance/CTS_204. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 463.510 239.495 ) on M1 for NET core_instance/CTS_207. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 425.275 230.690 ) on M1 for NET core_instance/CTS_208. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 421.395 214.200 ) on M1 for NET core_instance/CTS_208. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 407.110 246.695 ) on M1 for NET core_instance/CTS_208. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 477.120 261.100 ) on M1 for NET core_instance/CTS_209. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 336.510 349.300 ) on M1 for NET core_instance/CTS_212. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 350.520 435.700 ) on M1 for NET core_instance/CTS_213. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 317.920 468.090 ) on M1 for NET core_instance/CTS_215. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 370.400 403.310 ) on M1 for NET core_instance/CTS_216. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 299.720 471.700 ) on M1 for NET core_instance/CTS_217. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 289.800 228.700 ) on M1 for NET core_instance/CTS_241. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 281.305 156.710 ) on M1 for NET core_instance/CTS_242. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 362.520 225.100 ) on M1 for NET core_instance/CTS_243. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 306.720 203.500 ) on M1 for NET core_instance/CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 320.320 207.100 ) on M1 for NET core_instance/CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 293.320 208.900 ) on M1 for NET core_instance/CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 316.320 198.100 ) on M1 for NET core_instance/CTS_245. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/07 13:57:49   5936] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/07 13:57:49   5936] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1346_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5529_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1394. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 5 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1425. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n297. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[62]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1372. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1251_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1301. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n164. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n165. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[12]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2829_key_q_59_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3635_n1437. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2421_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_498_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1433. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PSN3908_n1438. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3771_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_15_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/07 13:57:49   5936] #WARNING (EMS-27) Message (NRDB-874) has exceeded the current message display limit of 20.
[03/07 13:57:49   5936] #To increase the message display limit, refer to the product command reference manual.
[03/07 13:57:49   5937] #
[03/07 13:57:49   5937] #Connectivity extraction summary:
[03/07 13:57:49   5937] #6136 routed nets are extracted.
[03/07 13:57:49   5937] #    3522 (9.14%) extracted nets are partially routed.
[03/07 13:57:49   5937] #32021 routed nets are imported.
[03/07 13:57:49   5937] #262 (0.68%) nets are without wires.
[03/07 13:57:49   5937] #132 nets are fixed|skipped|trivial (not extracted).
[03/07 13:57:49   5937] #Total number of nets = 38551.
[03/07 13:57:49   5937] #
[03/07 13:57:49   5937] #Found 0 nets for post-route si or timing fixing.
[03/07 13:57:49   5937] #Number of eco nets is 3522
[03/07 13:57:49   5937] #
[03/07 13:57:49   5937] #Start data preparation...
[03/07 13:57:49   5937] #
[03/07 13:57:49   5937] #Data preparation is done on Fri Mar  7 13:57:49 2025
[03/07 13:57:49   5937] #
[03/07 13:57:49   5937] #Analyzing routing resource...
[03/07 13:57:51   5938] #Routing resource analysis is done on Fri Mar  7 13:57:51 2025
[03/07 13:57:51   5938] #
[03/07 13:57:51   5938] #  Resource Analysis:
[03/07 13:57:51   5938] #
[03/07 13:57:51   5938] #               Routing  #Avail      #Track     #Total     %Gcell
[03/07 13:57:51   5938] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/07 13:57:51   5938] #  --------------------------------------------------------------
[03/07 13:57:51   5938] #  Metal 1        H        2674          80       34040    91.79%
[03/07 13:57:51   5938] #  Metal 2        V        2686          84       34040     0.58%
[03/07 13:57:51   5938] #  Metal 3        H        2754           0       34040     0.09%
[03/07 13:57:51   5938] #  Metal 4        V        2170         600       34040     2.14%
[03/07 13:57:51   5938] #  --------------------------------------------------------------
[03/07 13:57:51   5938] #  Total                  10285       6.89%  136160    23.65%
[03/07 13:57:51   5938] #
[03/07 13:57:51   5938] #  449 nets (1.16%) with 1 preferred extra spacing.
[03/07 13:57:51   5938] #
[03/07 13:57:51   5938] #
[03/07 13:57:51   5938] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1538.83 (MB), peak = 1734.75 (MB)
[03/07 13:57:51   5938] #
[03/07 13:57:51   5938] #start global routing iteration 1...
[03/07 13:57:51   5939] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1541.54 (MB), peak = 1734.75 (MB)
[03/07 13:57:51   5939] #
[03/07 13:57:51   5939] #start global routing iteration 2...
[03/07 13:57:52   5939] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1601.35 (MB), peak = 1734.75 (MB)
[03/07 13:57:52   5939] #
[03/07 13:57:52   5939] #start global routing iteration 3...
[03/07 13:57:52   5940] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1601.40 (MB), peak = 1734.75 (MB)
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #Total number of trivial nets (e.g. < 2 pins) = 132 (skipped).
[03/07 13:57:52   5940] #Total number of routable nets = 38419.
[03/07 13:57:52   5940] #Total number of nets in the design = 38551.
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #3651 routable nets have only global wires.
[03/07 13:57:52   5940] #34768 routable nets have only detail routed wires.
[03/07 13:57:52   5940] #185 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 13:57:52   5940] #264 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #Routed nets constraints summary:
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #      Default                185            3466  
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #        Total                185            3466  
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #Routing constraints summary of the whole design:
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #        Rules   Pref Extra Space   Unconstrained  
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #      Default                449           37970  
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #        Total                449           37970  
[03/07 13:57:52   5940] #------------------------------------------------
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #  Congestion Analysis: (blocked Gcells are excluded)
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #                 OverCon       OverCon       OverCon          
[03/07 13:57:52   5940] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/07 13:57:52   5940] #     Layer           (1)           (2)           (3)   OverCon
[03/07 13:57:52   5940] #  ------------------------------------------------------------
[03/07 13:57:52   5940] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:57:52   5940] #   Metal 2     55(0.16%)     13(0.04%)      4(0.01%)   (0.21%)
[03/07 13:57:52   5940] #   Metal 3      6(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
[03/07 13:57:52   5940] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/07 13:57:52   5940] #  ------------------------------------------------------------
[03/07 13:57:52   5940] #     Total     61(0.06%)     13(0.01%)      4(0.00%)   (0.07%)
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/07 13:57:52   5940] #  Overflow after GR: 0.02% H + 0.11% V
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #Complete Global Routing.
[03/07 13:57:52   5940] #Total number of nets with non-default rule or having extra spacing = 449
[03/07 13:57:52   5940] #Total wire length = 757906 um.
[03/07 13:57:52   5940] #Total half perimeter of net bounding box = 617121 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M1 = 3640 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M2 = 217033 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M3 = 361308 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M4 = 175925 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M5 = 0 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M6 = 0 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M7 = 0 um.
[03/07 13:57:52   5940] #Total wire length on LAYER M8 = 0 um.
[03/07 13:57:52   5940] #Total number of vias = 274843
[03/07 13:57:52   5940] #Total number of multi-cut vias = 162726 ( 59.2%)
[03/07 13:57:52   5940] #Total number of single cut vias = 112117 ( 40.8%)
[03/07 13:57:52   5940] #Up-Via Summary (total 274843):
[03/07 13:57:52   5940] #                   single-cut          multi-cut      Total
[03/07 13:57:52   5940] #-----------------------------------------------------------
[03/07 13:57:52   5940] #  Metal 1      102380 ( 77.8%)     29196 ( 22.2%)     131576
[03/07 13:57:52   5940] #  Metal 2        8995 (  7.7%)    107473 ( 92.3%)     116468
[03/07 13:57:52   5940] #  Metal 3         742 (  2.8%)     26057 ( 97.2%)      26799
[03/07 13:57:52   5940] #-----------------------------------------------------------
[03/07 13:57:52   5940] #               112117 ( 40.8%)    162726 ( 59.2%)     274843 
[03/07 13:57:52   5940] #
[03/07 13:57:52   5940] #Total number of involved priority nets 130
[03/07 13:57:52   5940] #Maximum src to sink distance for priority net 151.9
[03/07 13:57:52   5940] #Average of max src_to_sink distance for priority net 36.5
[03/07 13:57:52   5940] #Average of ave src_to_sink distance for priority net 25.4
[03/07 13:57:52   5940] #Max overcon = 3 tracks.
[03/07 13:57:52   5940] #Total overcon = 0.07%.
[03/07 13:57:52   5940] #Worst layer Gcell overcon rate = 0.02%.
[03/07 13:57:52   5940] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1601.64 (MB), peak = 1734.75 (MB)
[03/07 13:57:52   5940] #
[03/07 13:57:53   5940] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1568.86 (MB), peak = 1734.75 (MB)
[03/07 13:57:53   5940] #Start Track Assignment.
[03/07 13:57:54   5941] #Done with 377 horizontal wires in 2 hboxes and 418 vertical wires in 2 hboxes.
[03/07 13:57:55   5943] #Done with 30 horizontal wires in 2 hboxes and 25 vertical wires in 2 hboxes.
[03/07 13:57:55   5943] #Complete Track Assignment.
[03/07 13:57:56   5943] #Total number of nets with non-default rule or having extra spacing = 449
[03/07 13:57:56   5943] #Total wire length = 758330 um.
[03/07 13:57:56   5943] #Total half perimeter of net bounding box = 617121 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M1 = 3876 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M2 = 217070 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M3 = 361461 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M4 = 175923 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M5 = 0 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M6 = 0 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M7 = 0 um.
[03/07 13:57:56   5943] #Total wire length on LAYER M8 = 0 um.
[03/07 13:57:56   5943] #Total number of vias = 274764
[03/07 13:57:56   5943] #Total number of multi-cut vias = 162726 ( 59.2%)
[03/07 13:57:56   5943] #Total number of single cut vias = 112038 ( 40.8%)
[03/07 13:57:56   5943] #Up-Via Summary (total 274764):
[03/07 13:57:56   5943] #                   single-cut          multi-cut      Total
[03/07 13:57:56   5943] #-----------------------------------------------------------
[03/07 13:57:56   5943] #  Metal 1      102337 ( 77.8%)     29196 ( 22.2%)     131533
[03/07 13:57:56   5943] #  Metal 2        8960 (  7.7%)    107473 ( 92.3%)     116433
[03/07 13:57:56   5943] #  Metal 3         741 (  2.8%)     26057 ( 97.2%)      26798
[03/07 13:57:56   5943] #-----------------------------------------------------------
[03/07 13:57:56   5943] #               112038 ( 40.8%)    162726 ( 59.2%)     274764 
[03/07 13:57:56   5943] #
[03/07 13:57:56   5943] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1640.13 (MB), peak = 1734.75 (MB)
[03/07 13:57:56   5943] #
[03/07 13:57:56   5943] #Cpu time = 00:00:10
[03/07 13:57:56   5943] #Elapsed time = 00:00:10
[03/07 13:57:56   5943] #Increased memory = 102.55 (MB)
[03/07 13:57:56   5943] #Total memory = 1640.13 (MB)
[03/07 13:57:56   5943] #Peak memory = 1734.75 (MB)
[03/07 13:57:56   5943] #
[03/07 13:57:56   5943] #Start Detail Routing..
[03/07 13:57:56   5943] #start initial detail routing ...
[03/07 13:59:46   6053] # ECO: 2.2% of the total area was rechecked for DRC, and 57.6% required routing.
[03/07 13:59:46   6053] #    number of violations = 12481
[03/07 13:59:46   6053] #
[03/07 13:59:46   6053] #    By Layer and Type :
[03/07 13:59:46   6053] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/07 13:59:46   6053] #	M1         1257      207     3839      206     1889      492      195     8085
[03/07 13:59:46   6053] #	M2         1530     1187     1151      102       14       36      254     4274
[03/07 13:59:46   6053] #	M3           12        5       78        1        0        1       22      119
[03/07 13:59:46   6053] #	M4            1        0        2        0        0        0        0        3
[03/07 13:59:46   6053] #	Totals     2800     1399     5070      309     1903      529      471    12481
[03/07 13:59:46   6053] #2943 out of 81734 instances need to be verified(marked ipoed).
[03/07 13:59:46   6053] #46.1% of the total area is being checked for drcs
[03/07 14:00:12   6079] #46.1% of the total area was checked
[03/07 14:00:12   6079] #    number of violations = 13684
[03/07 14:00:12   6079] #
[03/07 14:00:12   6079] #    By Layer and Type :
[03/07 14:00:12   6079] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/07 14:00:12   6079] #	M1         1630      255     4132      385     1966      500      229     9097
[03/07 14:00:12   6079] #	M2         1594     1274     1181      102       14       36      259     4460
[03/07 14:00:12   6079] #	M3           15        5       80        1        0        1       22      124
[03/07 14:00:12   6079] #	M4            1        0        2        0        0        0        0        3
[03/07 14:00:12   6079] #	Totals     3240     1534     5395      488     1980      537      510    13684
[03/07 14:00:12   6079] #cpu time = 00:02:16, elapsed time = 00:02:16, memory = 1621.87 (MB), peak = 1734.75 (MB)
[03/07 14:00:12   6079] #start 1st optimization iteration ...
[03/07 14:00:59   6127] #    completing 10% with 13592 violations
[03/07 14:00:59   6127] #    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1803.20 (MB), peak = 1803.25 (MB)
[03/07 14:01:51   6178] #    completing 20% with 13589 violations
[03/07 14:01:51   6178] #    cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1754.68 (MB), peak = 1804.38 (MB)
[03/07 14:02:37   6225] #    completing 30% with 13578 violations
[03/07 14:02:37   6225] #    cpu time = 00:02:26, elapsed time = 00:02:26, memory = 1754.95 (MB), peak = 1804.38 (MB)
[03/07 14:03:51   6299] #    completing 40% with 13409 violations
[03/07 14:03:51   6299] #    cpu time = 00:03:40, elapsed time = 00:03:40, memory = 1841.62 (MB), peak = 1841.82 (MB)
[03/07 14:04:56   6363] #    completing 50% with 13159 violations
[03/07 14:04:56   6363] #    cpu time = 00:04:44, elapsed time = 00:04:44, memory = 1841.82 (MB), peak = 1841.82 (MB)
[03/07 14:06:23   6450] #    completing 60% with 13032 violations
[03/07 14:06:23   6450] #    cpu time = 00:06:11, elapsed time = 00:06:11, memory = 1741.11 (MB), peak = 1841.82 (MB)
[03/07 14:07:38   6525] #    completing 70% with 12928 violations
[03/07 14:07:38   6525] #    cpu time = 00:07:26, elapsed time = 00:07:26, memory = 1712.06 (MB), peak = 1841.82 (MB)
[03/07 14:08:51   6598] #    completing 80% with 12921 violations
[03/07 14:08:51   6598] #    cpu time = 00:08:39, elapsed time = 00:08:39, memory = 1709.46 (MB), peak = 1841.82 (MB)
[03/07 14:10:02   6669] #    completing 90% with 12791 violations
[03/07 14:10:02   6669] #    cpu time = 00:09:50, elapsed time = 00:09:50, memory = 1709.28 (MB), peak = 1841.82 (MB)
[03/07 14:11:10   6737] #    completing 100% with 12689 violations
[03/07 14:11:10   6737] #    cpu time = 00:10:58, elapsed time = 00:10:58, memory = 1727.84 (MB), peak = 1841.82 (MB)
[03/07 14:11:10   6737] #    number of violations = 12689
[03/07 14:11:10   6737] #
[03/07 14:11:10   6737] #    By Layer and Type :
[03/07 14:11:10   6737] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/07 14:11:10   6737] #	M1         1449      379     4367     1421      591        0      377     8584
[03/07 14:11:10   6737] #	M2         1202     1074     1110       23       50      284      126     3869
[03/07 14:11:10   6737] #	M3           55       28      105        0        0       18       28      234
[03/07 14:11:10   6737] #	M4            0        0        2        0        0        0        0        2
[03/07 14:11:10   6737] #	Totals     2706     1481     5584     1444      641      302      531    12689
[03/07 14:11:10   6737] #cpu time = 00:10:58, elapsed time = 00:10:58, memory = 1727.88 (MB), peak = 1841.82 (MB)
[03/07 14:11:10   6737] #start 2nd optimization iteration ...
