/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [2:0] _03_;
  wire [12:0] _04_;
  reg [8:0] _05_;
  reg [5:0] _06_;
  wire [5:0] _07_;
  reg [5:0] _08_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [27:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [12:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_74z;
  wire [32:0] celloutsig_0_7z;
  wire [41:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_2z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~((_00_ | celloutsig_0_3z[2]) & (celloutsig_0_3z[0] | celloutsig_0_4z));
  assign celloutsig_0_10z = ~((_01_ | celloutsig_0_5z) & (celloutsig_0_5z | in_data[36]));
  assign celloutsig_0_33z = celloutsig_0_4z | ~(celloutsig_0_16z[2]);
  assign celloutsig_0_14z = celloutsig_0_6z[1] ^ celloutsig_0_9z[2];
  assign celloutsig_0_45z = { in_data[65:56], celloutsig_0_32z } + { _02_[12:7], celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_6z = { _03_[2], _00_, _03_[0] } + in_data[61:59];
  reg [5:0] _15_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 6'h00;
    else _15_ <= in_data[60:55];
  assign { _01_, _07_[4:3], _03_[2], _00_, _03_[0] } = _15_;
  reg [12:0] _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 13'h0000;
    else _16_ <= { celloutsig_0_29z[11:8], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_18z };
  assign { _04_[12:7], _02_[12:7], _04_[0] } = _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_28z[6:3], celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_27z };
  reg [27:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 28'h0000000;
    else _18_ <= { celloutsig_0_31z, celloutsig_0_56z, celloutsig_0_45z, celloutsig_0_12z };
  assign out_data[27:0] = _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 6'h00;
    else _06_ <= celloutsig_0_8z[5:0];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 6'h00;
    else _08_ <= { _06_[4], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_56z = { celloutsig_0_46z[1], celloutsig_0_37z, celloutsig_0_20z } / { 1'h1, celloutsig_0_52z };
  assign celloutsig_0_19z = celloutsig_0_15z[4:1] / { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_12z = celloutsig_0_7z[29:15] == { in_data[90:86], _01_, _07_[4:3], _03_[2], _00_, _03_[0], celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_9z[1:0], celloutsig_0_4z, celloutsig_0_13z } > { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_9z[3:2], celloutsig_0_14z } > celloutsig_0_6z;
  assign celloutsig_0_27z = { celloutsig_0_8z[21:19], celloutsig_0_15z } || { celloutsig_0_9z[2:1], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_52z = { celloutsig_0_25z[1:0], celloutsig_0_22z, celloutsig_0_43z } % { 1'h1, _06_[3:1] };
  assign celloutsig_0_74z = _05_[5:0] % { 1'h1, celloutsig_0_51z };
  assign celloutsig_1_0z = in_data[138:135] % { 1'h1, in_data[138:136] };
  assign celloutsig_0_1z = { in_data[67:65], _01_, _07_[4:3], _03_[2], _00_, _03_[0] } % { 1'h1, in_data[53:46] };
  assign celloutsig_0_24z = in_data[75:73] % { 1'h1, celloutsig_0_1z[6:5] };
  assign celloutsig_0_28z = { celloutsig_0_15z[3:2], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_22z } % { 1'h1, celloutsig_0_8z[28:22] };
  assign celloutsig_0_16z = { celloutsig_0_15z[4:3], celloutsig_0_3z } * celloutsig_0_13z[5:0];
  assign celloutsig_0_25z = { celloutsig_0_7z[14], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_19z } * celloutsig_0_7z[7:1];
  assign celloutsig_0_13z = celloutsig_0_12z ? { celloutsig_0_9z[2:1], _01_, _07_[4:3], _03_[2], _00_, _03_[0] } : { _01_, _07_[4:3], _03_[2], _00_, celloutsig_0_6z };
  assign celloutsig_0_31z = celloutsig_0_5z ? { celloutsig_0_6z, _06_ } : { celloutsig_0_29z[17], celloutsig_0_28z };
  assign celloutsig_0_8z = - { celloutsig_0_7z[23:7], _01_, _07_[4:3], _03_[2], _00_, _03_[0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_2z = - { celloutsig_0_1z[1], _01_, _07_[4:3], _03_[2], _00_, _03_[0] };
  assign celloutsig_0_37z = ~ celloutsig_0_2z[4:2];
  assign celloutsig_0_51z = ~ { celloutsig_0_29z[3], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_7z = ~ in_data[52:20];
  assign celloutsig_0_17z = ~ celloutsig_0_7z[10:8];
  assign celloutsig_1_2z = { in_data[182:175], celloutsig_1_0z } | { in_data[117:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_29z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_27z, _08_, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_14z } | { celloutsig_0_14z, _08_, _08_, celloutsig_0_12z, celloutsig_0_17z, _08_, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_43z = | celloutsig_0_8z[33:21];
  assign celloutsig_0_4z = | { celloutsig_0_3z[3:1], celloutsig_0_2z };
  assign celloutsig_1_18z = | in_data[162:160];
  assign celloutsig_1_19z = | { celloutsig_1_2z[6:0], in_data[162:160] };
  assign celloutsig_0_18z = | celloutsig_0_13z[6:2];
  assign celloutsig_0_20z = | { _06_[5:4], celloutsig_0_17z };
  assign celloutsig_0_3z = celloutsig_0_1z[5:2] >> { _01_, _07_[4:3], _03_[2] };
  assign celloutsig_0_40z = { celloutsig_0_24z, celloutsig_0_22z } >> { _02_[9:7], _04_[0] };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_9z } >> celloutsig_0_8z[22:18];
  assign celloutsig_0_46z = celloutsig_0_40z[2:0] << in_data[38:36];
  assign celloutsig_0_9z = celloutsig_0_7z[12:9] >> celloutsig_0_7z[17:14];
  assign celloutsig_0_32z = celloutsig_0_31z[7:5] - { celloutsig_0_7z[12], celloutsig_0_23z, celloutsig_0_18z };
  assign _02_[6:0] = { celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_24z };
  assign _03_[1] = _00_;
  assign _04_[6:1] = _02_[12:7];
  assign { _07_[5], _07_[2:0] } = { _01_, _03_[2], _00_, _03_[0] };
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z };
endmodule
