<!doctype html>
<html>
<head>
<title>DDR_QOS_CTRL Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > DDR_QOS_CTRL Module</p><h1>DDR_QOS_CTRL Module</h1>
<h2>DDR_QOS_CTRL Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>Quality of Service Controller (DDR_QOS_CTRL)</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>DDR_QOS_CTRL</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FD090000 (DDR_QOS_CTRL)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>DDR QoS Control</td></tr>
</table>
<h2>DDR_QOS_CTRL Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___port_type.html")>PORT_TYPE</a></td><td class="hex">0x0000000000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000A845</td><td>Set Port Type Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___qos_ctrl.html")>QOS_CTRL</a></td><td class="hex">0x0000000004</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00400000</td><td>Set Port Type Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___rd_hpr_thrsld.html")>RD_HPR_THRSLD</a></td><td class="hex">0x0000000008</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Set Value for Read HPR (High Priority Read) CAM Threshold</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___rd_lpr_thrsld.html")>RD_LPR_THRSLD</a></td><td class="hex">0x000000000C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Set Value for Read LPR (Low Priority Read) CAM Threshold</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___wr_thrsld.html")>WR_THRSLD</a></td><td class="hex">0x0000000010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Set Value for Write CAM Threshold</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___zqcs_ctrl0.html")>ZQCS_CTRL0</a></td><td class="hex">0x0000000014</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>ZQCS Control Register 0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___zqcs_ctrl1.html")>ZQCS_CTRL1</a></td><td class="hex">0x0000000018</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>ZQCS Control Register 2</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___zqcs_status.html")>ZQCS_STATUS</a></td><td class="hex">0x000000001C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>ZQCS Status Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_ext_refresh.html")>DDRC_EXT_REFRESH</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC External Refresh Control Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___qos_irq_status.html")>QOS_IRQ_STATUS</a></td><td class="hex">0x0000000200</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Status Register for intrN. This is a sticky register that holds the value of the interrupt until cleared by a value of 1.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___qos_irq_mask.html")>QOS_IRQ_MASK</a></td><td class="hex">0x0000000204</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x000007FF</td><td>Interrupt Mask Register for intrN. This is a read-only location and can be atomically altered by either the IDR or the IER.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___qos_irq_enable.html")>QOS_IRQ_ENABLE</a></td><td class="hex">0x0000000208</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Enable Register. A write of to this location will unmask the interrupt. (IMR: 0)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___qos_irq_disable.html")>QOS_IRQ_DISABLE</a></td><td class="hex">0x000000020C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Disable Register. A write of one to this location will mask the interrupt. (IMR: 1)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_urgent.html")>DDRC_URGENT</a></td><td class="hex">0x0000000510</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC URGENT Sideband signal control register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_qvn_ctrl.html")>DDRC_QVN_CTRL</a></td><td class="hex">0x0000000514</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000003C</td><td>DDRC QVN Control register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_status.html")>DDRC_MRR_STATUS</a></td><td class="hex">0x0000000518</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Status</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data0.html")>DDRC_MRR_DATA0</a></td><td class="hex">0x000000051C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data1.html")>DDRC_MRR_DATA1</a></td><td class="hex">0x0000000520</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data2.html")>DDRC_MRR_DATA2</a></td><td class="hex">0x0000000524</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data3.html")>DDRC_MRR_DATA3</a></td><td class="hex">0x0000000528</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data4.html")>DDRC_MRR_DATA4</a></td><td class="hex">0x000000052C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data5.html")>DDRC_MRR_DATA5</a></td><td class="hex">0x0000000530</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data6.html")>DDRC_MRR_DATA6</a></td><td class="hex">0x0000000534</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data7.html")>DDRC_MRR_DATA7</a></td><td class="hex">0x0000000538</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data8.html")>DDRC_MRR_DATA8</a></td><td class="hex">0x000000053C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data9.html")>DDRC_MRR_DATA9</a></td><td class="hex">0x0000000540</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data10.html")>DDRC_MRR_DATA10</a></td><td class="hex">0x0000000544</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddrc_mrr_data11.html")>DDRC_MRR_DATA11</a></td><td class="hex">0x0000000548</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>DDRC MRR Register Data</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("ddr_qos_ctrl___ddr_clk_ctrl.html")>DDR_CLK_CTRL</a></td><td class="hex">0x0000000700</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000001</td><td>DDR Sub system clock control</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>