<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mmind.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cntr4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mmind_fsm.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mmind_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mmind_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mmind_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mmind_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mmind_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mmind_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="mmind_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mmind_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mmind_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mmind_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mmind_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mmind_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="mmind_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mmind_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="mmind_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="mmind_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="mmind_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mmind_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="mmind_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mmind_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mmind_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="mmind_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="mmind_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="mmind_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mmind_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="mmind_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mmind_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mmind_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="mmind_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mmind_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="mmind_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="mmind_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="mmind_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mmind_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mmind_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="mmind_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="mmind_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mmind_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mmind_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="mmind_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="mmind_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mmind_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sevenseg_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sevenseg_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sevenseg_decoder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486021910" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486021910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486074965" xil_pn:in_ck="1428111688521965670" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1486074965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cntr4.v"/>
      <outfile xil_pn:name="cntrn.v"/>
      <outfile xil_pn:name="dff1.v"/>
      <outfile xil_pn:name="inc4.v"/>
      <outfile xil_pn:name="mmind.v"/>
      <outfile xil_pn:name="mmind_fsm.v"/>
      <outfile xil_pn:name="mmind_tb.v"/>
      <outfile xil_pn:name="mmind_top.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="mux8.v"/>
      <outfile xil_pn:name="reg4e.v"/>
      <outfile xil_pn:name="reg8e.v"/>
      <outfile xil_pn:name="sevenseg_decoder.v"/>
    </transform>
    <transform xil_pn:end_ts="1486025646" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4042699455629017377" xil_pn:start_ts="1486025646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486025646" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7497209882997750495" xil_pn:start_ts="1486025646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486021910" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6208870984104466197" xil_pn:start_ts="1486021910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486074965" xil_pn:in_ck="1428111688521965670" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1486074965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cntr4.v"/>
      <outfile xil_pn:name="cntrn.v"/>
      <outfile xil_pn:name="dff1.v"/>
      <outfile xil_pn:name="inc4.v"/>
      <outfile xil_pn:name="mmind.v"/>
      <outfile xil_pn:name="mmind_fsm.v"/>
      <outfile xil_pn:name="mmind_tb.v"/>
      <outfile xil_pn:name="mmind_top.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="mux8.v"/>
      <outfile xil_pn:name="reg4e.v"/>
      <outfile xil_pn:name="reg8e.v"/>
      <outfile xil_pn:name="sevenseg_decoder.v"/>
    </transform>
    <transform xil_pn:end_ts="1486074969" xil_pn:in_ck="1428111688521965670" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9076341855864417537" xil_pn:start_ts="1486074965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mmind_tb_beh.prj"/>
      <outfile xil_pn:name="mmind_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1486687486" xil_pn:in_ck="-3878388624821317837" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1179674757868569495" xil_pn:start_ts="1486687485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mmind_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="457788522274248700" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6208870984104466197" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5146215835745027522" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688547" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2577094592302081845" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688570" xil_pn:in_ck="1786192784097805496" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7645944243161578918" xil_pn:start_ts="1486688547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mmind_top.lso"/>
      <outfile xil_pn:name="mmind_top.ngc"/>
      <outfile xil_pn:name="mmind_top.ngr"/>
      <outfile xil_pn:name="mmind_top.prj"/>
      <outfile xil_pn:name="mmind_top.stx"/>
      <outfile xil_pn:name="mmind_top.syr"/>
      <outfile xil_pn:name="mmind_top.xst"/>
      <outfile xil_pn:name="mmind_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1486688570" xil_pn:in_ck="-5481817853030847" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119196933985283607" xil_pn:start_ts="1486688570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486688587" xil_pn:in_ck="4174419638187298446" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4586880803279758188" xil_pn:start_ts="1486688570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mmind_top.bld"/>
      <outfile xil_pn:name="mmind_top.ngd"/>
      <outfile xil_pn:name="mmind_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1486688608" xil_pn:in_ck="4174419638187298447" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1486688587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="mmind_top.pcf"/>
      <outfile xil_pn:name="mmind_top_map.map"/>
      <outfile xil_pn:name="mmind_top_map.mrp"/>
      <outfile xil_pn:name="mmind_top_map.ncd"/>
      <outfile xil_pn:name="mmind_top_map.ngm"/>
      <outfile xil_pn:name="mmind_top_map.xrpt"/>
      <outfile xil_pn:name="mmind_top_summary.xml"/>
      <outfile xil_pn:name="mmind_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1486688650" xil_pn:in_ck="-2348576552702636760" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1486688608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="mmind_top.ncd"/>
      <outfile xil_pn:name="mmind_top.pad"/>
      <outfile xil_pn:name="mmind_top.par"/>
      <outfile xil_pn:name="mmind_top.ptwx"/>
      <outfile xil_pn:name="mmind_top.unroutes"/>
      <outfile xil_pn:name="mmind_top.xpi"/>
      <outfile xil_pn:name="mmind_top_pad.csv"/>
      <outfile xil_pn:name="mmind_top_pad.txt"/>
      <outfile xil_pn:name="mmind_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1486688673" xil_pn:in_ck="3007671903415868970" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6456494387431822541" xil_pn:start_ts="1486688650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mmind_top.bgn"/>
      <outfile xil_pn:name="mmind_top.bit"/>
      <outfile xil_pn:name="mmind_top.drc"/>
      <outfile xil_pn:name="mmind_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1486688649" xil_pn:in_ck="4174419638187298315" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1486688637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="mmind_top.twr"/>
      <outfile xil_pn:name="mmind_top.twx"/>
    </transform>
  </transforms>

</generated_project>
