# NJUCS-DLCO-LAB-2025Spring

The project mainly implement a RV32 CPU on Xilinix FPGA and it is programmed by Verilog.

## Made by *bushishu00* from NJU EE IC

TODO: rearrange the repo with the design files only
