arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	success	54	3.72996	1.58	7	3.78	0.32	765	895	427	37	99	130	1	0	0.004506	0.5405	0.1251	0.3344	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	success	52	21.787	1.47	10.48	31.89	2.26	1004	941	717	37	162	96	0	5	0.005793	0.5629	0.04516	0.3919	
