#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124a05310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124a0be50 .scope module, "ALU_tb" "ALU_tb" 3 1;
 .timescale 0 0;
P_0x124a14bc0 .param/l "ADD" 1 3 9, C4<0000>;
P_0x124a14c00 .param/l "AND" 1 3 13, C4<1110>;
P_0x124a14c40 .param/l "OR" 1 3 12, C4<1100>;
P_0x124a14c80 .param/l "SET_LESS" 1 3 17, C4<0100>;
P_0x124a14cc0 .param/l "SET_LESS_UNSIGNED" 1 3 18, C4<0110>;
P_0x124a14d00 .param/l "SHIFT_LEFT" 1 3 14, C4<0010>;
P_0x124a14d40 .param/l "SHIFT_RIGHT_ARITHMETIC" 1 3 16, C4<1011>;
P_0x124a14d80 .param/l "SHIFT_RIGHT_LOGICAL" 1 3 15, C4<1010>;
P_0x124a14dc0 .param/l "SUB" 1 3 10, C4<0001>;
P_0x124a14e00 .param/l "XOR" 1 3 11, C4<1000>;
v0x124a24e20_0 .var "in_data1", 31 0;
v0x124a24ed0_0 .var "in_data2", 31 0;
v0x124a24f80_0 .var "in_select", 3 0;
v0x124a25050_0 .net "out_data", 31 0, v0x124a24d10_0;  1 drivers
S_0x124a0bfc0 .scope module, "DUT" "ALU" 3 21, 4 1 0, S_0x124a0be50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_data1";
    .port_info 1 /INPUT 32 "in_data2";
    .port_info 2 /INPUT 4 "in_select";
    .port_info 3 /OUTPUT 32 "out_data";
P_0x124a14e40 .param/l "ADD" 1 4 9, C4<0000>;
P_0x124a14e80 .param/l "AND" 1 4 13, C4<1110>;
P_0x124a14ec0 .param/l "OR" 1 4 12, C4<1100>;
P_0x124a14f00 .param/l "SET_LESS" 1 4 17, C4<0100>;
P_0x124a14f40 .param/l "SET_LESS_UNSIGNED" 1 4 18, C4<0110>;
P_0x124a14f80 .param/l "SHIFT_LEFT" 1 4 14, C4<0010>;
P_0x124a14fc0 .param/l "SHIFT_RIGHT_ARITHMETIC" 1 4 16, C4<1011>;
P_0x124a15000 .param/l "SHIFT_RIGHT_LOGICAL" 1 4 15, C4<1010>;
P_0x124a15040 .param/l "SUB" 1 4 10, C4<0000>;
P_0x124a15080 .param/l "XOR" 1 4 11, C4<1000>;
v0x124a05480_0 .net "in_data1", 31 0, v0x124a24e20_0;  1 drivers
v0x124a24ba0_0 .net "in_data2", 31 0, v0x124a24ed0_0;  1 drivers
v0x124a24c50_0 .net "in_select", 3 0, v0x124a24f80_0;  1 drivers
v0x124a24d10_0 .var "out_data", 31 0;
E_0x124a0d420 .event anyedge, v0x124a24c50_0, v0x124a05480_0, v0x124a24ba0_0;
    .scope S_0x124a0bfc0;
T_0 ;
    %wait E_0x124a0d420;
    %load/vec4 v0x124a24c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %add;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %sub;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %xor;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %or;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %and;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x124a05480_0;
    %ix/getv 4, v0x124a24ba0_0;
    %shiftl 4;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x124a05480_0;
    %ix/getv 4, v0x124a24ba0_0;
    %shiftr 4;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x124a05480_0;
    %ix/getv 4, v0x124a24ba0_0;
    %shiftr/s 4;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x124a05480_0;
    %load/vec4 v0x124a24ba0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x124a24d10_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x124a0be50;
T_1 ;
    %delay 200, 0;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x124a0be50;
T_2 ;
    %vpi_call/w 3 33 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call/w 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x124a0be50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x124a0be50;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x124a24e20_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x124a24ed0_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x124a24f80_0, 0, 4;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ALU_tb.v";
    "ALU.v";
