<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2434</identifier><datestamp>2011-12-15T09:12:02Z</datestamp><dc:title>Characterization of interface and oxide traps in Ge pMOSFETs based on DCIV technique</dc:title><dc:creator>MAJI, D</dc:creator><dc:creator>CRUPI, F</dc:creator><dc:creator>MAGNONE, P</dc:creator><dc:creator>GIUSI, G</dc:creator><dc:creator>PACE, C</dc:creator><dc:creator>SIMOEN, E</dc:creator><dc:creator>RAO, VR</dc:creator><dc:subject>transistors</dc:subject><dc:subject>ge pmosfet</dc:subject><dc:subject>interface trap</dc:subject><dc:subject>oxide trap</dc:subject><dc:subject>dciv</dc:subject><dc:description>The interface trap density of fresh TiN/TaN gated HfO(2)/SiO(2)/Si/cpi-Ge pMOSFETs is measured using the DCIV technique. Its temperature dependence is also discussed here. We observe a polarity dependent DCIV peak shift. The bias temperature stress induced interface trapped charge and oxide trapped charge shifts are also systematically investigated in this work.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T16:57:37Z</dc:date><dc:date>2011-12-15T09:12:02Z</dc:date><dc:date>2011-10-25T16:57:37Z</dc:date><dc:date>2011-12-15T09:12:02Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY,153-156</dc:identifier><dc:identifier>978-1-4244-3831-0</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15773</dc:identifier><dc:identifier>http://hdl.handle.net/100/2434</dc:identifier><dc:source>2nd International Workshop on Electron Devices and Semiconductor Technology,Bombay, INDIA,JUN 01-02, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>