--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\M_Tool\ISE_14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml M_Lcd4Top.twx M_Lcd4Top.ncd -o M_Lcd4Top.twr
M_Lcd4Top.pcf

Design file:              M_Lcd4Top.ncd
Physical constraint file: M_Lcd4Top.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_Clk_i" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CpSl_Clk_i = PERIOD TIMEGRP "TNM_CpSl_Clk_i" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.290ns (period - min period limit)
  Period: 1.361ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/mmcm_adv_inst/CLKOUT1
  Logical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/mmcm_adv_inst/CLKOUT1
  Location pin: MMCME2_ADV_X0Y0.CLKOUT1
  Clock network: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout1
--------------------------------------------------------------------------------
Slack: 0.834ns (period - min period limit)
  Period: 1.905ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKOUT1
  Logical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKOUT1
  Location pin: MMCME2_ADV_X1Y2.CLKOUT1
  Clock network: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKIN1
  Logical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: U_M_ClkCtrl_0/U_M_ClkPll_0/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_CpSl_Dvi0Clk_i" 165 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1350 paths analyzed, 566 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.751ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y36.WEAL3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/PrSl_WfifoWen_s (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.060ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.084 - 1.166)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/PrSl_WfifoWen_s to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y161.BQ        Tcko                  0.223   U_M_DdrIf_0/PrSl_WfifoWen_s
                                                          U_M_DdrIf_0/PrSl_WfifoWen_s
    SLICE_X106Y172.C1       net (fanout=2)        1.718   U_M_DdrIf_0/PrSl_WfifoWen_s
    SLICE_X106Y172.C        Tilo                  0.043   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y36.WEAL3      net (fanout=48)       1.246   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y36.CLKARDCLKL Trcck_WEA             0.404   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.634ns (0.670ns logic, 2.964ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.060ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.645 - 0.599)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y172.DQ       Tcko                  0.223   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X106Y172.C5       net (fanout=2)        0.174   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X106Y172.C        Tilo                  0.043   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y36.WEAL3      net (fanout=48)       1.246   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y36.CLKARDCLKL Trcck_WEA             0.404   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.090ns (0.670ns logic, 1.420ns route)
                                                          (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y36.WEAU3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/PrSl_WfifoWen_s (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.060ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.084 - 1.166)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/PrSl_WfifoWen_s to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y161.BQ        Tcko                  0.223   U_M_DdrIf_0/PrSl_WfifoWen_s
                                                          U_M_DdrIf_0/PrSl_WfifoWen_s
    SLICE_X106Y172.C1       net (fanout=2)        1.718   U_M_DdrIf_0/PrSl_WfifoWen_s
    SLICE_X106Y172.C        Tilo                  0.043   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y36.WEAU3      net (fanout=48)       1.246   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y36.CLKARDCLKU Trcck_WEA             0.404   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.634ns (0.670ns logic, 2.964ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.060ns
  Data Path Delay:      2.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.645 - 0.599)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y172.DQ       Tcko                  0.223   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X106Y172.C5       net (fanout=2)        0.174   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X106Y172.C        Tilo                  0.043   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y36.WEAU3      net (fanout=48)       1.246   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y36.CLKARDCLKU Trcck_WEA             0.404   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.090ns (0.670ns logic, 1.420ns route)
                                                          (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y36.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/PrSl_WfifoWen_s (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.060ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (1.084 - 1.166)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/PrSl_WfifoWen_s to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X37Y161.BQ        Tcko                  0.223   U_M_DdrIf_0/PrSl_WfifoWen_s
                                                          U_M_DdrIf_0/PrSl_WfifoWen_s
    SLICE_X106Y172.C1       net (fanout=2)        1.718   U_M_DdrIf_0/PrSl_WfifoWen_s
    SLICE_X106Y172.C        Tilo                  0.043   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y36.ENARDENL   net (fanout=48)       1.248   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y36.CLKARDCLKL Trcck_RDEN            0.328   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.560ns (0.594ns logic, 2.966ns route)
                                                          (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.060ns
  Data Path Delay:      2.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.645 - 0.599)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 6.060ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y172.DQ       Tcko                  0.223   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X106Y172.C5       net (fanout=2)        0.174   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X106Y172.C        Tilo                  0.043   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X5Y36.ENARDENL   net (fanout=48)       1.248   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X5Y36.CLKARDCLKL Trcck_RDEN            0.328   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         2.016ns (0.594ns logic, 1.422ns route)
                                                          (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_CpSl_Dvi0Clk_i" 165 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y35.ADDRARDADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.383 - 0.296)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X115Y179.BQ          Tcko                  0.100   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                             U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
    RAMB36_X4Y35.ADDRARDADDRU9 net (fanout=9)        0.288   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
    RAMB36_X4Y35.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.205ns (-0.083ns logic, 0.288ns route)
                                                             (-40.5% logic, 140.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y35.ADDRARDADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 (FF)
  Destination:          U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (0.383 - 0.296)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7 to U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X115Y179.BQ          Tcko                  0.100   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                             U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
    RAMB36_X4Y35.ADDRARDADDRL9 net (fanout=9)        0.289   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<7>
    RAMB36_X4Y35.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                             U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.206ns (-0.083ns logic, 0.289ns route)
                                                             (-40.3% logic, 140.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSv_WfifoWdata_s_8 (SLICE_X77Y216.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/PrSv_Dvi0RDly2_s_0 (FF)
  Destination:          U_M_DdrIf_0/PrSv_WfifoWdata_s_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Destination Clock:    PrSl_Dvi0Clk_s_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/PrSv_Dvi0RDly2_s_0 to U_M_DdrIf_0/PrSv_WfifoWdata_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y216.AQ     Tcko                  0.100   U_M_DdrIf_0/PrSv_Dvi0RDly2_s<3>
                                                       U_M_DdrIf_0/PrSv_Dvi0RDly2_s_0
    SLICE_X77Y216.A5     net (fanout=1)        0.079   U_M_DdrIf_0/PrSv_Dvi0RDly2_s<0>
    SLICE_X77Y216.CLK    Tah         (-Th)     0.045   U_M_DdrIf_0/PrSv_WfifoWdata_s<11>
                                                       U_M_DdrIf_0/Mmux_PrSv_Dvi0RDly2_s[7]_PrSv_Dvi0RDly1_s[7]_mux_10_OUT151
                                                       U_M_DdrIf_0/PrSv_WfifoWdata_s_8
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.055ns logic, 0.079ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP "TNM_CpSl_Dvi0Clk_i" 165 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.221ns (period - min period limit)
  Period: 6.060ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X5Y36.CLKARDCLKL
  Clock network: PrSl_Dvi0Clk_s_BUFG
--------------------------------------------------------------------------------
Slack: 4.221ns (period - min period limit)
  Period: 6.060ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X5Y36.CLKARDCLKU
  Clock network: PrSl_Dvi0Clk_s_BUFG
--------------------------------------------------------------------------------
Slack: 4.221ns (period - min period limit)
  Period: 6.060ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U_M_DdrIf_0/U_M_DviRxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y34.CLKARDCLKL
  Clock network: PrSl_Dvi0Clk_s_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl_Clk_iP" 5 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 224 paths analyzed, 159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1 (SLICE_X54Y164.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 0)
  Clock Path Skew:      1.550ns (3.342 - 1.792)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.181ns

  Clock Uncertainty:          0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.114ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y142.AQ    Tcko                  0.259   U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_4
                                                       U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1
    SLICE_X54Y164.AX     net (fanout=21)       3.828   U_M_DdrCtrl_0/u_ddr3_infrastructure/rstdiv0_sync_r1_1
    SLICE_X54Y164.CLK    Tdick                 0.002   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.261ns logic, 3.828ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (SLICE_X50Y172.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.534 - 0.585)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y164.BQ     Tcko                  0.259   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X49Y171.D6     net (fanout=11)       0.591   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X49Y171.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o1
    SLICE_X50Y172.SR     net (fanout=3)        0.469   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o
    SLICE_X50Y172.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.583ns logic, 1.060ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (0.534 - 0.639)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y170.AMUX   Tshcko                0.287   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X49Y171.D4     net (fanout=2)        0.330   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X49Y171.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o1
    SLICE_X50Y172.SR     net (fanout=3)        0.469   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o
    SLICE_X50Y172.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.611ns logic, 0.799ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (SLICE_X50Y172.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.051ns (0.534 - 0.585)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y164.BQ     Tcko                  0.259   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X49Y171.D6     net (fanout=11)       0.591   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X49Y171.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o1
    SLICE_X50Y172.SR     net (fanout=3)        0.469   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o
    SLICE_X50Y172.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.583ns logic, 1.060ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.105ns (0.534 - 0.639)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y170.AMUX   Tshcko                0.287   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X49Y171.D4     net (fanout=2)        0.330   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr
    SLICE_X49Y171.D      Tilo                  0.043   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o1
    SLICE_X50Y172.SR     net (fanout=3)        0.469   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_151_o
    SLICE_X50Y172.CLK    Tsrck                 0.281   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.611ns logic, 0.799ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl_Clk_iP" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4 (SLICE_X90Y159.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_3 to U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y159.DQ     Tcko                  0.100   U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r<3>
                                                       U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X90Y159.AX     net (fanout=1)        0.096   U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r<3>
    SLICE_X90Y159.CLK    Tckdi       (-Th)     0.037   U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r<7>
                                                       U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.063ns logic, 0.096ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en (SLICE_X51Y171.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_2 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.067 - 0.056)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_2 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y170.CQ     Tcko                  0.118   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<3>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_2
    SLICE_X51Y171.A6     net (fanout=2)        0.104   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<2>
    SLICE_X51Y171.CLK    Tah         (-Th)     0.032   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/GND_123_o_GND_123_o_equal_29_o<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.086ns logic, 0.104ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en (SLICE_X51Y171.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_0 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.067 - 0.056)
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_0 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y170.AQ     Tcko                  0.118   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<3>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_0
    SLICE_X51Y171.A5     net (fanout=2)        0.127   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer<0>
    SLICE_X51Y171.CLK    Tah         (-Th)     0.032   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/GND_123_o_GND_123_o_equal_29_o<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.086ns logic, 0.127ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CpSl_Clk_iP = PERIOD TIMEGRP "TNM_CpSl_Clk_iP" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: U_M_DdrCtrl_0/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Logical resource: U_M_DdrCtrl_0/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: U_M_DdrCtrl_0/clk_ref
--------------------------------------------------------------------------------
Slack: 1.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  Logical resource: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: U_M_DdrCtrl_0/clk_ref
--------------------------------------------------------------------------------
Slack: 1.429ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" 
TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.578ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (ILOGIC_X1Y135.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.375ns (Levels of Logic = 2)
  Clock Path Skew:      3.014ns (3.607 - 0.593)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk falling at 1.093ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF2.IBUFDISABLE      net (fanout=38)       5.918   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF2.I                Tio_IBUFDISABLE       1.453   ddr3_dq<8>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y135.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<8>
    IDELAY_X1Y135.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y135.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y135.CLKB   Tisdck_DDLY_DDR       0.115   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      8.375ns (2.457ns logic, 5.918ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 2)
  Clock Path Skew:      3.014ns (3.607 - 0.593)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rising at 2.343ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF2.IBUFDISABLE      net (fanout=38)       5.918   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF2.I                Tio_IBUFDISABLE       1.453   ddr3_dq<8>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y135.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<8>
    IDELAY_X1Y135.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y135.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y135.CLK    Tisdck_DDLY_DDR      -0.023   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.319ns logic, 5.918ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (ILOGIC_X1Y133.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 2)
  Clock Path Skew:      3.012ns (3.605 - 0.593)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk falling at 1.093ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF1.IBUFDISABLE      net (fanout=38)       5.058   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF1.I                Tio_IBUFDISABLE       1.453   ddr3_dq<10>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y133.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<10>
    IDELAY_X1Y133.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y133.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y133.CLKB   Tisdck_DDLY_DDR       0.115   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (2.457ns logic, 5.058ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 2)
  Clock Path Skew:      3.012ns (3.605 - 0.593)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rising at 2.343ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF1.IBUFDISABLE      net (fanout=38)       5.058   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AF1.I                Tio_IBUFDISABLE       1.453   ddr3_dq<10>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y133.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<10>
    IDELAY_X1Y133.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y133.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y133.CLK    Tisdck_DDLY_DDR      -0.023   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (2.319ns logic, 5.058ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (ILOGIC_X1Y130.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.454ns (Levels of Logic = 2)
  Clock Path Skew:      3.010ns (3.603 - 0.593)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk falling at 1.093ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE4.IBUFDISABLE      net (fanout=38)       4.997   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE4.I                Tio_IBUFDISABLE       1.453   ddr3_dq<11>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y130.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<11>
    IDELAY_X1Y130.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
    ILOGIC_X1Y130.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<5>
    ILOGIC_X1Y130.CLKB   Tisdck_DDLY_DDR       0.115   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.454ns (2.457ns logic, 4.997ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.316ns (Levels of Logic = 2)
  Clock Path Skew:      3.010ns (3.603 - 0.593)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rising at 2.343ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE4.IBUFDISABLE      net (fanout=38)       4.997   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AE4.I                Tio_IBUFDISABLE       1.453   ddr3_dq<11>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y130.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<11>
    IDELAY_X1Y130.DATAOUTTiddo_IDATAIN         0.666   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
    ILOGIC_X1Y130.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly<5>
    ILOGIC_X1Y130.CLK    Tisdck_DDLY_DDR      -0.023   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      7.316ns (2.319ns logic, 4.997ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (ILOGIC_X1Y142.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.573ns (2.820 - 0.247)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at -0.157ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC5.IBUFDISABLE      net (fanout=38)       1.990   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC5.I                Tio_IBUFDISABLE       0.729   ddr3_dq<3>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y142.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<3>
    IDELAY_X1Y142.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
    ILOGIC_X1Y142.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<5>
    ILOGIC_X1Y142.CLK    Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.032ns logic, 1.990ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.573ns (2.820 - 0.247)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at -1.407ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC5.IBUFDISABLE      net (fanout=38)       1.990   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC5.I                Tio_IBUFDISABLE       0.729   ddr3_dq<3>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y142.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<3>
    IDELAY_X1Y142.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2
    ILOGIC_X1Y142.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<5>
    ILOGIC_X1Y142.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.032ns logic, 1.990ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y141.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.573ns (2.820 - 0.247)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at -0.157ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.IBUFDISABLE      net (fanout=38)       2.039   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.I                Tio_IBUFDISABLE       0.729   ddr3_dq<4>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y141.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<4>
    IDELAY_X1Y141.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y141.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y141.CLK    Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.032ns logic, 2.039ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (ILOGIC_X1Y141.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.573ns (2.820 - 0.247)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at -1.407ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.IBUFDISABLE      net (fanout=38)       2.039   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AC4.I                Tio_IBUFDISABLE       0.729   ddr3_dq<4>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y141.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<4>
    IDELAY_X1Y141.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelaye2
    ILOGIC_X1Y141.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<4>
    ILOGIC_X1Y141.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.032ns logic, 2.039ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq (ILOGIC_X1Y140.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.574ns (2.821 - 0.247)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at -0.157ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD6.IBUFDISABLE      net (fanout=38)       2.089   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD6.I                Tio_IBUFDISABLE       0.729   ddr3_dq<5>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y140.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<5>
    IDELAY_X1Y140.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelaye2
    ILOGIC_X1Y140.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<3>
    ILOGIC_X1Y140.CLK    Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.032ns logic, 2.089ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq (ILOGIC_X1Y140.DDLY), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.121ns (Levels of Logic = 2)
  Positive Clock Path Skew: 2.574ns (2.821 - 0.247)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at -1.407ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y125.BQ    Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD6.IBUFDISABLE      net (fanout=38)       2.089   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r
    AD6.I                Tio_IBUFDISABLE       0.729   ddr3_dq<5>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y140.IDATAINnet (fanout=2)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<5>
    IDELAY_X1Y140.DATAOUTTiddo_IDATAIN         0.264   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelaye2
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelaye2
    ILOGIC_X1Y140.DDLY   net (fanout=1)        0.000   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<3>
    ILOGIC_X1Y140.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.032ns logic, 2.089ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.358ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3 (SLICE_X69Y157.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.642ns (requirement - data path)
  Source:               CpSl_Clk_iP (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iP to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.820   CpSl_Clk_iP
                                                           CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X69Y157.CLK        net (fanout=2040)     1.220   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.358ns (-2.928ns logic, 5.286ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.642ns (requirement - data path)
  Source:               CpSl_Clk_iN (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iN to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   CpSl_Clk_iN
                                                           CpSl_Clk_iN
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.820   CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X69Y157.CLK        net (fanout=2040)     1.220   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.358ns (-2.928ns logic, 5.286ns route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (SLICE_X63Y159.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.643ns (requirement - data path)
  Source:               CpSl_Clk_iP (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iP to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.820   CpSl_Clk_iP
                                                           CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X63Y159.CLK        net (fanout=2040)     1.219   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.357ns (-2.928ns logic, 5.285ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.643ns (requirement - data path)
  Source:               CpSl_Clk_iN (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iN to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   CpSl_Clk_iN
                                                           CpSl_Clk_iN
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.820   CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X63Y159.CLK        net (fanout=2040)     1.219   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.357ns (-2.928ns logic, 5.285ns route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (SLICE_X62Y159.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  17.643ns (requirement - data path)
  Source:               CpSl_Clk_iP (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iP to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.820   CpSl_Clk_iP
                                                           CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X62Y159.CLK        net (fanout=2040)     1.219   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.357ns (-2.928ns logic, 5.285ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.643ns (requirement - data path)
  Source:               CpSl_Clk_iN (PAD)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.357ns (Levels of Logic = 5)

  Maximum Data Path at Slow Process Corner: CpSl_Clk_iN to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AF10.PADOUT              Tiopp                 0.000   CpSl_Clk_iN
                                                           CpSl_Clk_iN
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.DIFFI_IN            net (fanout=1)        0.000   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN
    AE10.I                   Tiodi                 0.820   CpSl_Clk_iP
                                                           U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=2)        1.098   U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        0.838   U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -3.918   U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.130   U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X62Y159.CLK        net (fanout=2040)     1.219   PrSl_DdrClk_s
    -----------------------------------------------------  ---------------------------
    Total                                          2.357ns (-2.928ns logic, 5.285ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (SLICE_X62Y159.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y165.BQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<11>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9
    SLICE_X62Y159.D5     net (fanout=1)        0.311   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<9>
    SLICE_X62Y159.CLK    Tah         (-Th)     0.066   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5<9>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<9>_rt
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.034ns logic, 0.311ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (SLICE_X63Y159.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_10 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_10 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y165.CQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<11>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_10
    SLICE_X63Y159.D4     net (fanout=1)        0.305   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<10>
    SLICE_X63Y159.CLK    Tah         (-Th)     0.045   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5<10>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<10>_rt
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_10
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.055ns logic, 0.305ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1 (SLICE_X65Y158.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_1 (FF)
  Destination:          U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_M_DdrCtrl_0/clk_ref rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_1 to U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y166.BQ     Tcko                  0.100   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<3>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_1
    SLICE_X65Y158.D4     net (fanout=1)        0.349   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<1>
    SLICE_X65Y158.CLK    Tah         (-Th)     0.045   U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5<1>
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl<1>_rt
                                                       U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.055ns logic, 0.349ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_FreClkPll_0_clkout0 = PERIOD TIMEGRP    
     "U_M_ClkCtrl_0_U_M_FreClkPll_0_clkout0" TS_CpSl_Clk_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10958 paths analyzed, 465 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.763ns.
--------------------------------------------------------------------------------

Paths for end point U_M_FreCtrl_0/CpSl_ClkSel_o (SLICE_X79Y198.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/PrSl_ClkSel_s (FF)
  Destination:          U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.324ns (Levels of Logic = 0)
  Clock Path Skew:      -0.365ns (0.981 - 1.346)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/PrSl_ClkSel_s to U_M_FreCtrl_0/CpSl_ClkSel_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y135.AQ     Tcko                  0.223   U_M_FreCtrl_0/PrSv_FreChoice_s<2>
                                                       U_M_FreCtrl_0/PrSl_ClkSel_s
    SLICE_X79Y198.BX     net (fanout=3)        2.082   U_M_FreCtrl_0/PrSl_ClkSel_s
    SLICE_X79Y198.CLK    Tdick                 0.019   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (0.242ns logic, 2.082ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_Test_0/PrSv_Cnt_s_17 (SLICE_X40Y134.CIN), 679 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/PrSv_TestCnt_s_8 (FF)
  Destination:          U_M_Test_0/PrSv_Cnt_s_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.101 - 0.119)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/PrSv_TestCnt_s_8 to U_M_Test_0/PrSv_Cnt_s_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y129.AMUX   Tshcko                0.287   U_M_Test_0/PrSv_TestCnt_s<19>
                                                       U_M_Test_0/PrSv_TestCnt_s_8
    SLICE_X40Y128.C1     net (fanout=3)        0.568   U_M_Test_0/PrSv_TestCnt_s<8>
    SLICE_X40Y128.COUT   Topcyc                0.238   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_lut<2>1
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CMUX   Tcinc                 0.196   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv
                                                       U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv1_cy
    SLICE_X40Y133.C1     net (fanout=20)       0.688   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o
    SLICE_X40Y133.COUT   Topcyc                0.238   U_M_Test_0/PrSv_Cnt_s<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_lut<14>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CLK    Tcinck                0.117   U_M_Test_0/PrSv_Cnt_s<19>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_xor<19>
                                                       U_M_Test_0/PrSv_Cnt_s_17
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (1.076ns logic, 1.256ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/PrSv_TestCnt_s_8 (FF)
  Destination:          U_M_Test_0/PrSv_Cnt_s_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.101 - 0.119)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/PrSv_TestCnt_s_8 to U_M_Test_0/PrSv_Cnt_s_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y129.AMUX   Tshcko                0.287   U_M_Test_0/PrSv_TestCnt_s<19>
                                                       U_M_Test_0/PrSv_TestCnt_s_8
    SLICE_X40Y128.C1     net (fanout=3)        0.568   U_M_Test_0/PrSv_TestCnt_s<8>
    SLICE_X40Y128.COUT   Topcyc                0.238   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_lut<2>1
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CMUX   Tcinc                 0.196   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv
                                                       U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv1_cy
    SLICE_X40Y133.D1     net (fanout=20)       0.690   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o
    SLICE_X40Y133.COUT   Topcyd                0.236   U_M_Test_0/PrSv_Cnt_s<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_lut<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CLK    Tcinck                0.117   U_M_Test_0/PrSv_Cnt_s<19>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_xor<19>
                                                       U_M_Test_0/PrSv_Cnt_s_17
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (1.074ns logic, 1.258ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/PrSv_Cnt_s_0 (FF)
  Destination:          U_M_Test_0/PrSv_Cnt_s_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.328ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.101 - 0.120)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/PrSv_Cnt_s_0 to U_M_Test_0/PrSv_Cnt_s_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y130.AQ     Tcko                  0.223   U_M_Test_0/PrSv_Cnt_s<3>
                                                       U_M_Test_0/PrSv_Cnt_s_0
    SLICE_X40Y128.A2     net (fanout=3)        0.564   U_M_Test_0/PrSv_Cnt_s<0>
    SLICE_X40Y128.COUT   Topcya                0.302   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_lut<0>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CMUX   Tcinc                 0.196   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv
                                                       U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv1_cy
    SLICE_X40Y133.D1     net (fanout=20)       0.690   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o
    SLICE_X40Y133.COUT   Topcyd                0.236   U_M_Test_0/PrSv_Cnt_s<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_lut<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CLK    Tcinck                0.117   U_M_Test_0/PrSv_Cnt_s<19>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_xor<19>
                                                       U_M_Test_0/PrSv_Cnt_s_17
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (1.074ns logic, 1.254ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_Test_0/PrSv_Cnt_s_19 (SLICE_X40Y134.CIN), 679 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/PrSv_TestCnt_s_8 (FF)
  Destination:          U_M_Test_0/PrSv_Cnt_s_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.101 - 0.119)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/PrSv_TestCnt_s_8 to U_M_Test_0/PrSv_Cnt_s_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y129.AMUX   Tshcko                0.287   U_M_Test_0/PrSv_TestCnt_s<19>
                                                       U_M_Test_0/PrSv_TestCnt_s_8
    SLICE_X40Y128.C1     net (fanout=3)        0.568   U_M_Test_0/PrSv_TestCnt_s<8>
    SLICE_X40Y128.COUT   Topcyc                0.238   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_lut<2>1
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CMUX   Tcinc                 0.196   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv
                                                       U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv1_cy
    SLICE_X40Y133.C1     net (fanout=20)       0.688   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o
    SLICE_X40Y133.COUT   Topcyc                0.238   U_M_Test_0/PrSv_Cnt_s<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_lut<14>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CLK    Tcinck                0.099   U_M_Test_0/PrSv_Cnt_s<19>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_xor<19>
                                                       U_M_Test_0/PrSv_Cnt_s_19
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (1.058ns logic, 1.256ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/PrSv_TestCnt_s_8 (FF)
  Destination:          U_M_Test_0/PrSv_Cnt_s_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.101 - 0.119)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/PrSv_TestCnt_s_8 to U_M_Test_0/PrSv_Cnt_s_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y129.AMUX   Tshcko                0.287   U_M_Test_0/PrSv_TestCnt_s<19>
                                                       U_M_Test_0/PrSv_TestCnt_s_8
    SLICE_X40Y128.C1     net (fanout=3)        0.568   U_M_Test_0/PrSv_TestCnt_s<8>
    SLICE_X40Y128.COUT   Topcyc                0.238   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_lut<2>1
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CMUX   Tcinc                 0.196   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv
                                                       U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv1_cy
    SLICE_X40Y133.D1     net (fanout=20)       0.690   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o
    SLICE_X40Y133.COUT   Topcyd                0.236   U_M_Test_0/PrSv_Cnt_s<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_lut<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CLK    Tcinck                0.099   U_M_Test_0/PrSv_Cnt_s<19>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_xor<19>
                                                       U_M_Test_0/PrSv_Cnt_s_19
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (1.056ns logic, 1.258ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/PrSv_Cnt_s_0 (FF)
  Destination:          U_M_Test_0/PrSv_Cnt_s_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.101 - 0.120)
  Source Clock:         PrSl_ClkFre_s rising at 0.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.074ns

  Clock Uncertainty:          0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.129ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/PrSv_Cnt_s_0 to U_M_Test_0/PrSv_Cnt_s_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y130.AQ     Tcko                  0.223   U_M_Test_0/PrSv_Cnt_s<3>
                                                       U_M_Test_0/PrSv_Cnt_s_0
    SLICE_X40Y128.A2     net (fanout=3)        0.564   U_M_Test_0/PrSv_Cnt_s<0>
    SLICE_X40Y128.COUT   Topcya                0.302   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_lut<0>
                                                       U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcompar_PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_cy<3>
    SLICE_X40Y129.CMUX   Tcinc                 0.196   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv
                                                       U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o_inv1_cy
    SLICE_X40Y133.D1     net (fanout=20)       0.690   U_M_Test_0/PrSv_Cnt_s[19]_PrSv_TestCnt_s[19]_equal_5_o
    SLICE_X40Y133.COUT   Topcyd                0.236   U_M_Test_0/PrSv_Cnt_s<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_lut<15>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CIN    net (fanout=1)        0.000   U_M_Test_0/Mcount_PrSv_Cnt_s_cy<15>
    SLICE_X40Y134.CLK    Tcinck                0.099   U_M_Test_0/PrSv_Cnt_s<19>
                                                       U_M_Test_0/Mcount_PrSv_Cnt_s_xor<19>
                                                       U_M_Test_0/PrSv_Cnt_s_19
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (1.056ns logic, 1.254ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_ClkCtrl_0_U_M_FreClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_FreClkPll_0_clkout0" TS_CpSl_Clk_i HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_FreCtrl_0/PrSl_RisFlage_s (SLICE_X2Y133.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_FreCtrl_0/PrSv_1HzCnt_s_1 (FF)
  Destination:          U_M_FreCtrl_0/PrSl_RisFlage_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         PrSl_ClkFre_s rising at 10.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_FreCtrl_0/PrSv_1HzCnt_s_1 to U_M_FreCtrl_0/PrSl_RisFlage_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y133.CQ      Tcko                  0.100   U_M_FreCtrl_0/PrSv_1HzCnt_s<2>
                                                       U_M_FreCtrl_0/PrSv_1HzCnt_s_1
    SLICE_X2Y133.A6      net (fanout=31)       0.105   U_M_FreCtrl_0/PrSv_1HzCnt_s<1>
    SLICE_X2Y133.CLK     Tah         (-Th)     0.059   U_M_FreCtrl_0/PrSl_RisFlage_s
                                                       U_M_FreCtrl_0/PrSl_RisFlage_s_rstpot
                                                       U_M_FreCtrl_0/PrSl_RisFlage_s
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.041ns logic, 0.105ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_Test_0/PrSv_TestCnt_s_8 (SLICE_X41Y129.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_Test_0/PrSv_FreChoiceDly2_s_0 (FF)
  Destination:          U_M_Test_0/PrSv_TestCnt_s_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.347 - 0.318)
  Source Clock:         PrSl_ClkFre_s rising at 10.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_Test_0/PrSv_FreChoiceDly2_s_0 to U_M_Test_0/PrSv_TestCnt_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y129.AQ     Tcko                  0.100   U_M_Test_0/PrSv_FreChoiceDly2_s<2>
                                                       U_M_Test_0/PrSv_FreChoiceDly2_s_0
    SLICE_X41Y129.A5     net (fanout=6)        0.134   U_M_Test_0/PrSv_FreChoiceDly2_s<0>
    SLICE_X41Y129.CLK    Tah         (-Th)     0.045   U_M_Test_0/PrSv_TestCnt_s<19>
                                                       U_M_Test_0/Mram_PrSv_FreChoiceDly2_s[2]_GND_108_o_wide_mux_2_OUT121
                                                       U_M_Test_0/PrSv_TestCnt_s_8
    -------------------------------------------------  ---------------------------
    Total                                      0.189ns (0.055ns logic, 0.134ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_FreCtrl_0/PrSl_VsyncDly2_s (SLICE_X12Y150.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_FreCtrl_0/PrSl_VsyncDly1_s (FF)
  Destination:          U_M_FreCtrl_0/PrSl_VsyncDly2_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.080 - 0.066)
  Source Clock:         PrSl_ClkFre_s rising at 10.000ns
  Destination Clock:    PrSl_ClkFre_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_FreCtrl_0/PrSl_VsyncDly1_s to U_M_FreCtrl_0/PrSl_VsyncDly2_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y151.AQ     Tcko                  0.118   U_M_FreCtrl_0/PrSl_VsyncDly1_s
                                                       U_M_FreCtrl_0/PrSl_VsyncDly1_s
    SLICE_X12Y150.AX     net (fanout=1)        0.095   U_M_FreCtrl_0/PrSl_VsyncDly1_s
    SLICE_X12Y150.CLK    Tckdi       (-Th)     0.037   U_M_FreCtrl_0/PrSl_VsyncDly2_s
                                                       U_M_FreCtrl_0/PrSl_VsyncDly2_s
    -------------------------------------------------  ---------------------------
    Total                                      0.176ns (0.081ns logic, 0.095ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_FreClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_FreClkPll_0_clkout0" TS_CpSl_Clk_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_M_FreClkPll_0/clkout1_buf/I0
  Logical resource: U_M_ClkCtrl_0/U_M_FreClkPll_0/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y14.I0
  Clock network: U_M_ClkCtrl_0/U_M_FreClkPll_0/clkout0
--------------------------------------------------------------------------------
Slack: 8.930ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: U_M_FreCtrl_0/CpSl_DviEn_o/CLK
  Logical resource: U_M_FreCtrl_0/CpSl_DviEn_o/CK
  Location pin: OLOGIC_X0Y313.CLK
  Clock network: PrSl_ClkFre_s
--------------------------------------------------------------------------------
Slack: 8.930ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.535ns (Tospwh)
  Physical resource: U_M_FreCtrl_0/CpSl_DviEn_o/SR
  Logical resource: U_M_FreCtrl_0/CpSl_DviEn_o/SR
  Location pin: OLOGIC_X0Y313.SR
  Clock network: U_M_FreCtrl_0/CpSl_Rst_iN_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 = PERIOD TIMEGRP   
      "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * 1.05 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.839ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout0" TS_CpSl_Clk_i * 1.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 7.684ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 7.684ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y26.CLKBWRCLKU
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 7.684ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 = PERIOD TIMEGRP   
      "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * 7.35 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 3 timing errors detected. (3 component switching limit errors)
 Minimum period is   1.409ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_CtrlClkPll_0_clkout1" TS_CpSl_Clk_i * 7.35 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: -0.049ns (period - min period limit)
  Period: 1.360ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: U_M_ClkCtrl_0/PrSl_Clk735M_s
--------------------------------------------------------------------------------
Slack: -0.049ns (period - min period limit)
  Period: 1.360ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Location pin: BUFGCTRL_X0Y9.I1
  Clock network: U_M_ClkCtrl_0/PrSl_Clk525M_s
--------------------------------------------------------------------------------
Slack: -0.049ns (period - min period limit)
  Period: 1.360ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout2_buf/I0
  Logical resource: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y8.I0
  Clock network: U_M_ClkCtrl_0/U_M_CtrlClkPll_0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP       
  "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 5.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.828ns.
--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y9.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          0.476ns
  Data Path Delay:      0.705ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.236ns (2.387 - 3.623)
  Source Clock:         PrSl_ClkFre_s rising at 30.000ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk735M_s rising at 30.476ns
  Clock Uncertainty:    0.516ns

  Clock Uncertainty:          0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.354ns
    Phase Error (PE):           0.334ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/CpSl_ClkSel_o to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.BMUX   Tshcko                0.284   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.CE0    net (fanout=4)        0.289   U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.I0     Tbccck_CE             0.132   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.416ns logic, 0.289ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y9.CE1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          0.476ns
  Data Path Delay:      0.790ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.236ns (2.387 - 3.623)
  Source Clock:         PrSl_ClkFre_s rising at 30.000ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk525M_s rising at 30.476ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.219ns
    Phase Error (PE):           0.136ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/CpSl_ClkSel_o to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.BMUX   Tshcko                0.284   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.CE1    net (fanout=4)        0.374   U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.I1     Tbccck_CE             0.132   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.416ns logic, 0.374ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 5.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y9.CE0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          1.428ns
  Data Path Delay:      0.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.425ns (1.231 - 1.656)
  Source Clock:         PrSl_ClkFre_s rising at 30.000ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk735M_s rising at 28.572ns
  Clock Uncertainty:    0.516ns

  Clock Uncertainty:          0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.354ns
    Phase Error (PE):           0.334ns

  Minimum Data Path at Fast Process Corner: U_M_FreCtrl_0/CpSl_ClkSel_o to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.BMUX   Tshcko                0.127   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.CE0    net (fanout=4)        0.153   U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.I0     Tbcckc_CE   (-Th)     0.187   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.093ns (-0.060ns logic, 0.153ns route)
                                                       (-64.5% logic, 164.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_1 (BUFGCTRL_X0Y9.CE1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_1 (OTHER)
  Requirement:          1.428ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      -0.425ns (1.231 - 1.656)
  Source Clock:         PrSl_ClkFre_s rising at 30.000ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk525M_s rising at 28.572ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.219ns
    Phase Error (PE):           0.136ns

  Minimum Data Path at Fast Process Corner: U_M_FreCtrl_0/CpSl_ClkSel_o to U_M_ClkCtrl_0/U_BUFGMUX_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.BMUX   Tshcko                0.127   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.CE1    net (fanout=4)        0.195   U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y9.I1     Tbcckc_CE   (-Th)     0.187   U_M_ClkCtrl_0/U_BUFGMUX_1
                                                       U_M_ClkCtrl_0/U_BUFGMUX_1
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (-0.060ns logic, 0.195ns route)
                                                       (-44.4% logic, 144.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout1" TS_CpSl_Clk_i * 5.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.495ns (period - min period limit)
  Period: 1.904ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I0
  Location pin: BUFGCTRL_X0Y9.I0
  Clock network: U_M_ClkCtrl_0/PrSl_Clk735M_s
--------------------------------------------------------------------------------
Slack: 0.495ns (period - min period limit)
  Period: 1.904ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Logical resource: U_M_ClkCtrl_0/U_BUFGMUX_1/I1
  Location pin: BUFGCTRL_X0Y9.I1
  Clock network: U_M_ClkCtrl_0/PrSl_Clk525M_s
--------------------------------------------------------------------------------
Slack: 0.495ns (period - min period limit)
  Period: 1.904ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout2_buf/I0
  Logical resource: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y10.I0
  Clock network: U_M_ClkCtrl_0/U_M_ClkPll_0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP       
  "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0" TS_CpSl_Clk_i * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3556 paths analyzed, 996 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.024ns.
--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_0 (BUFGCTRL_X0Y6.CE0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_0 (OTHER)
  Requirement:          3.333ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      -1.236ns (2.387 - 3.623)
  Source Clock:         PrSl_ClkFre_s rising at 10.000ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk105M_s rising at 13.333ns
  Clock Uncertainty:    0.557ns

  Clock Uncertainty:          0.557ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.437ns
    Phase Error (PE):           0.334ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/CpSl_ClkSel_o to U_M_ClkCtrl_0/U_BUFGMUX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.BMUX   Tshcko                0.284   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y6.CE0    net (fanout=4)        0.297   U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y6.I0     Tbccck_CE             0.132   U_M_ClkCtrl_0/U_BUFGMUX_0
                                                       U_M_ClkCtrl_0/U_BUFGMUX_0
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.416ns logic, 0.297ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point U_M_ClkCtrl_0/U_BUFGMUX_0 (BUFGCTRL_X0Y6.CE1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_FreCtrl_0/CpSl_ClkSel_o (FF)
  Destination:          U_M_ClkCtrl_0/U_BUFGMUX_0 (OTHER)
  Requirement:          3.333ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      -1.236ns (2.387 - 3.623)
  Source Clock:         PrSl_ClkFre_s rising at 10.000ns
  Destination Clock:    U_M_ClkCtrl_0/PrSl_Clk75M_s rising at 13.333ns
  Clock Uncertainty:    0.272ns

  Clock Uncertainty:          0.272ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.260ns
    Phase Error (PE):           0.136ns

  Maximum Data Path at Slow Process Corner: U_M_FreCtrl_0/CpSl_ClkSel_o to U_M_ClkCtrl_0/U_BUFGMUX_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y198.BMUX   Tshcko                0.284   U_M_FreCtrl_0/CpSl_ClkSel_o
                                                       U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y6.CE1    net (fanout=4)        0.386   U_M_FreCtrl_0/CpSl_ClkSel_o
    BUFGCTRL_X0Y6.I1     Tbccck_CE             0.132   U_M_ClkCtrl_0/U_BUFGMUX_0
                                                       U_M_ClkCtrl_0/U_BUFGMUX_0
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.416ns logic, 0.386ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_VsyncLcdDly1_s (SLICE_X36Y139.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_Test_0/CpSl_Vsync_o (FF)
  Destination:          U_M_DdrIf_0/PrSl_VsyncLcdDly1_s (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.655ns (Levels of Logic = 0)
  Clock Path Skew:      -0.063ns (3.793 - 3.856)
  Source Clock:         PrSl_ClkFre_s rising at 10.000ns
  Destination Clock:    PrSl_ClkLcd_s rising at 13.333ns
  Clock Uncertainty:    0.622ns

  Clock Uncertainty:          0.622ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.569ns
    Phase Error (PE):           0.334ns

  Maximum Data Path at Slow Process Corner: U_M_Test_0/CpSl_Vsync_o to U_M_DdrIf_0/PrSl_VsyncLcdDly1_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y135.AQ     Tcko                  0.223   U_M_Test_0/CpSl_Vsync_o
                                                       U_M_Test_0/CpSl_Vsync_o
    SLICE_X36Y139.AX     net (fanout=2)        0.410   U_M_Test_0/CpSl_Vsync_o
    SLICE_X36Y139.CLK    Tdick                 0.022   U_M_DdrIf_0/PrSl_VsyncLcdDly1_s
                                                       U_M_DdrIf_0/PrSl_VsyncLcdDly1_s
    -------------------------------------------------  ---------------------------
    Total                                      0.655ns (0.245ns logic, 0.410ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0" TS_CpSl_Clk_i * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSv_VCnt_s_2 (SLICE_X37Y149.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/PrSv_LcdState_s_FSM_FFd1 (FF)
  Destination:          U_M_DdrIf_0/PrSv_VCnt_s_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.256ns (0.786 - 0.530)
  Source Clock:         PrSl_ClkLcd_s rising at 13.333ns
  Destination Clock:    PrSl_ClkLcd_s rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/PrSv_LcdState_s_FSM_FFd1 to U_M_DdrIf_0/PrSv_VCnt_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y151.DQ     Tcko                  0.100   U_M_DdrIf_0/PrSv_LcdState_s_FSM_FFd1
                                                       U_M_DdrIf_0/PrSv_LcdState_s_FSM_FFd1
    SLICE_X37Y149.C4     net (fanout=15)       0.340   U_M_DdrIf_0/PrSv_LcdState_s_FSM_FFd1
    SLICE_X37Y149.CLK    Tah         (-Th)     0.046   U_M_DdrIf_0/PrSv_VCnt_s<10>
                                                       U_M_DdrIf_0/Mmux_GND_109_o_PrSv_VCnt_s[11]_mux_38_OUT51
                                                       U_M_DdrIf_0/PrSv_VCnt_s_2
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.054ns logic, 0.340ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_VsyncLcdDly3_s (SLICE_X36Y151.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/PrSl_VsyncLcdDly2_s (FF)
  Destination:          U_M_DdrIf_0/PrSl_VsyncLcdDly3_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.142ns (0.714 - 0.572)
  Source Clock:         PrSl_ClkLcd_s rising at 13.333ns
  Destination Clock:    PrSl_ClkLcd_s rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/PrSl_VsyncLcdDly2_s to U_M_DdrIf_0/PrSl_VsyncLcdDly3_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y146.AMUX   Tshcko                0.129   U_M_DdrIf_0/PrSl_PreVdisDvld_s
                                                       U_M_DdrIf_0/PrSl_VsyncLcdDly2_s
    SLICE_X36Y151.AX     net (fanout=2)        0.197   U_M_DdrIf_0/PrSl_VsyncLcdDly2_s
    SLICE_X36Y151.CLK    Tckdi       (-Th)     0.040   U_M_DdrIf_0/PrSl_VsyncLcdDly3_s
                                                       U_M_DdrIf_0/PrSl_VsyncLcdDly3_s
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.089ns logic, 0.197ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_set (SLICE_X87Y96.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_reset_prev (FF)
  Destination:          U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_set (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.323 - 0.294)
  Source Clock:         PrSl_ClkLcd_s rising at 13.333ns
  Destination Clock:    PrSl_ClkLcd_s rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_reset_prev to U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_set
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y96.AQ      Tcko                  0.100   U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_reset_prev
                                                       U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_reset_prev
    SLICE_X87Y96.D6      net (fanout=2)        0.110   U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_reset_prev
    SLICE_X87Y96.CLK     Tah         (-Th)     0.033   U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_set
                                                       U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_set_rstpot
                                                       U_M_DdrIf_0/Vsync_Ddr_Clk_s/in_set
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.067ns logic, 0.110ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP
        "U_M_ClkCtrl_0_U_M_ClkPll_0_clkout0" TS_CpSl_Clk_i * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.494ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 11.494ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X5Y26.CLKBWRCLKU
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------
Slack: 11.494ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: PrSl_ClkLcd_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3" TS_CpSl_Clk_iP / 
0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3" TS_CpSl_Clk_iP / 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 8.929ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Logical resource: U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP 
"U_M_DdrCtrl_0_freq_refclk"         TS_CpSl_Clk_iP / 2 PHASE 2.34375 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP "U_M_DdrCtrl_0_freq_refclk"
        TS_CpSl_Clk_iP / 2 PHASE 2.34375 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y11.FREQREFCLK
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.000ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y7.FREQREFCLK
  Clock network: U_M_DdrCtrl_0/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP 
"U_M_DdrCtrl_0_sync_pulse"         TS_CpSl_Clk_iP / 0.125 PHASE 1.09375 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP "U_M_DdrCtrl_0_sync_pulse"
        TS_CpSl_Clk_iP / 0.125 PHASE 1.09375 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 31.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 2.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 31.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 2.500ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 38.930ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP 
"U_M_DdrCtrl_0_mem_refclk"         TS_CpSl_Clk_iP / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.091ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          2.500ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=2)        0.607   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          2.500ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=2)        0.374   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP "U_M_DdrCtrl_0_mem_refclk"
        TS_CpSl_Clk_iP / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=2)        0.280   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Destination Clock:    U_M_DdrCtrl_0/mem_refclk rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=2)        0.178   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP "U_M_DdrCtrl_0_mem_refclk"
        TS_CpSl_Clk_iP / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: U_M_DdrCtrl_0/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i"         
TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 92417 paths analyzed, 25449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.584ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_DviDeDly1_s (SLICE_X40Y220.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 (FF)
  Destination:          U_M_DdrIf_0/PrSl_DviDeDly1_s (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.571ns (1.128 - 1.699)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 to U_M_DdrIf_0/PrSl_DviDeDly1_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y93.AQ     Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X110Y119.A1    net (fanout=8)        1.946   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X110Y119.A     Tilo                  0.043   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
                                                       U_M_DdrIf_0/CpSl_DdrRdy_i_inv551_INV_0
    SLICE_X40Y220.SR     net (fanout=106)      3.522   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
    SLICE_X40Y220.CLK    Trck                  0.212   U_M_DdrIf_0/PrSl_DviDeDly1_s
                                                       U_M_DdrIf_0/PrSl_DviDeDly1_s
    -------------------------------------------------  ---------------------------
    Total                                      5.946ns (0.478ns logic, 5.468ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_DviDeDly2_s (SLICE_X41Y220.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 (FF)
  Destination:          U_M_DdrIf_0/PrSl_DviDeDly2_s (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.943ns (Levels of Logic = 1)
  Clock Path Skew:      -0.571ns (1.128 - 1.699)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 to U_M_DdrIf_0/PrSl_DviDeDly2_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y93.AQ     Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X110Y119.A1    net (fanout=8)        1.946   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X110Y119.A     Tilo                  0.043   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
                                                       U_M_DdrIf_0/CpSl_DdrRdy_i_inv551_INV_0
    SLICE_X41Y220.SR     net (fanout=106)      3.519   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
    SLICE_X41Y220.CLK    Trck                  0.212   U_M_DdrIf_0/PrSl_DviDeDly2_s
                                                       U_M_DdrIf_0/PrSl_DviDeDly2_s
    -------------------------------------------------  ---------------------------
    Total                                      5.943ns (0.478ns logic, 5.465ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/PrSl_LcdHsyncDly1_s (SLICE_X37Y146.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 (FF)
  Destination:          U_M_DdrIf_0/PrSl_LcdHsyncDly1_s (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.051 - 1.409)
  Source Clock:         PrSl_DdrClk_s rising at 0.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1 to U_M_DdrIf_0/PrSl_LcdHsyncDly1_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y93.AQ     Tcko                  0.223   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X110Y119.A1    net (fanout=8)        1.946   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1
    SLICE_X110Y119.A     Tilo                  0.043   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
                                                       U_M_DdrIf_0/CpSl_DdrRdy_i_inv551_INV_0
    SLICE_X37Y146.SR     net (fanout=106)      2.293   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv
    SLICE_X37Y146.CLK    Trck                  0.212   U_M_DdrIf_0/PrSl_LcdHsyncDly1_s
                                                       U_M_DdrIf_0/PrSl_LcdHsyncDly1_s
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (0.478ns logic, 4.239ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i"
        TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/target_band_1 (SLICE_X90Y147.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band3 (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/target_band_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.751 - 0.486)
  Source Clock:         PrSl_DdrClk_s rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band3 to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/target_band_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y151.BQ     Tcko                  0.100   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_gt_band2_inc
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band3
    SLICE_X90Y147.C6     net (fanout=6)        0.224   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band3
    SLICE_X90Y147.CLK    Tah         (-Th)     0.059   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/target_band<1>
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/Mmux__n015422
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/target_band_1
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.041ns logic, 0.224ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y27.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_114 (FF)
  Destination:          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.079ns (0.697 - 0.618)
  Source Clock:         PrSl_DdrClk_s rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_114 to U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X125Y141.AQ       Tcko                  0.178   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<117>
                                                          U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_114
    RAMB36_X5Y27.DIADI0     net (fanout=1)        0.431   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<114>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.527   U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.082ns (-0.349ns logic, 0.431ns route)
                                                          (-425.6% logic, 525.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y26.DIADI31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_16 (FF)
  Destination:          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.692 - 0.615)
  Source Clock:         PrSl_DdrClk_s rising at 10.000ns
  Destination Clock:    PrSl_DdrClk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_16 to U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X122Y137.DQ       Tcko                  0.206   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<16>
                                                          U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_16
    RAMB36_X5Y26.DIADI31    net (fanout=1)        0.402   U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data<16>
    RAMB36_X5Y26.CLKARDCLKU Trckd_DIA   (-Th)     0.527   U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.081ns (-0.321ns logic, 0.402ns route)
                                                          (-396.3% logic, 496.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i"
        TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: PrSl_DdrClk_s
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: PrSl_DdrClk_s
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y1.PHYCLK
  Clock network: PrSl_DdrClk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_i
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ise
rdes_clkdiv"         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_i
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ise
rdes_clk"         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y126.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y126.CLKB
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y128.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_i
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ise
rdes_clk"         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y140.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y140.CLKB
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y146.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_i
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ise
rdes_clkdiv"         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          5.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 2.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.326   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D10    net (fanout=1)        0.311   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 7.343ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y129.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y130.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y143.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y141.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y142.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.874ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 3.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y96.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y89.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y92.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y91.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.874ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q54    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y81.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<4>
    OLOGIC_X1Y81.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.874ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y83.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y84.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_o
serdes_clkdiv         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_ose
rdes_clkdiv"         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q54    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<4>
    OLOGIC_X1Y69.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y70.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q64    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y70.D1      net (fanout=1)        0.286   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<4>
    OLOGIC_X1Y70.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.056ns

  Clock Uncertainty:          0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.086ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q55    Toffcko_DO            0.552   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D2      net (fanout=1)        0.283   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<5>
    OLOGIC_X1Y69.CLKDIV  Tosdck_D              0.394   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.946ns logic, 0.283ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q56    Toffcko_DO            0.156   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D3      net (fanout=1)        0.135   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<6>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.135ns logic, 0.135ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q54    Toffcko_DO            0.156   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D1      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<4>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.135ns logic, 0.136ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Destination Clock:    U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q55    Toffcko_DO            0.156   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D2      net (fanout=1)        0.136   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<5>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.135ns logic, 0.136ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.874ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 8.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_
u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_o
serdes_clk         = PERIOD TIMEGRP         
"U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_
ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_ose
rdes_clk"         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y69.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 1.430ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CpSl_Clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_i                  |     10.000ns|      4.000ns|     51.597ns|            0|            5|            0|        14516|
| TS_U_M_ClkCtrl_0_U_M_FreClkPll|     10.000ns|      2.763ns|          N/A|            0|            0|        10958|            0|
| _0_clkout0                    |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      9.524ns|      1.839ns|          N/A|            0|            0|            0|            0|
| l_0_clkout0                   |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_CtrlClkPl|      1.361ns|      1.409ns|          N/A|            3|            0|            0|            0|
| l_0_clkout1                   |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|      1.905ns|      9.828ns|          N/A|            2|            0|            2|            0|
| clkout1                       |             |             |             |             |             |             |             |
| TS_U_M_ClkCtrl_0_U_M_ClkPll_0_|     13.333ns|     10.024ns|          N/A|            0|            0|         3556|            0|
| clkout0                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_CpSl_Clk_iP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CpSl_Clk_iP                 |      5.000ns|      4.000ns|      3.292ns|            0|            0|          224|        92651|
| TS_U_M_DdrCtrl_0_u_ddr3_infras|     10.000ns|      4.000ns|      6.584ns|            0|            0|            0|        92417|
| tructure_pll_clk3             |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_ddr3_infra|     10.000ns|      6.584ns|          N/A|            0|            0|        92417|            0|
|  structure_clk_pll_i          |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_freq_refclk  |      2.500ns|      1.072ns|      1.070ns|            0|            0|            0|           64|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_iserdes_clkdiv |             |             |             |             |             |             |             |
| TS_U_M_DdrCtrl_0_sync_pulse   |     40.000ns|      8.560ns|          N/A|            0|            0|            0|            0|
| TS_U_M_DdrCtrl_0_mem_refclk   |      2.500ns|      1.091ns|      1.070ns|            0|            0|            2|          168|
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      5.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_0_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_D_dd|             |             |             |             |             |             |             |
|  r_byte_lane_D_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_C_dd|             |             |             |             |             |             |             |
|  r_byte_lane_C_oserdes_clk    |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|     10.000ns|      2.126ns|          N/A|            0|            0|            8|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clkdiv |             |             |             |             |             |             |             |
|  TS_U_M_DdrCtrl_0_u_memc_ui_to|      2.500ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  p_std_mem_intfc0_ddr_phy_top0|             |             |             |             |             |             |             |
|  _u_ddr_mc_phy_wrapper_u_ddr_m|             |             |             |             |             |             |             |
|  c_phy_ddr_phy_4lanes_1_u_ddr_|             |             |             |             |             |             |             |
|  phy_4lanes_ddr_byte_lane_B_dd|             |             |             |             |             |             |             |
|  r_byte_lane_B_oserdes_clk    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.500ns|      1.070ns|      0.930ns|            0|            0|            0|           32|
| TS_MULTICYCLEPATH             |     15.000ns|      5.578ns|          N/A|            0|            0|           32|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CpSl_Clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_i     |    7.003|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Clk_iN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_iN    |    6.584|         |    5.578|         |
CpSl_Clk_iP    |    6.584|         |    5.578|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Clk_iP
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Clk_iN    |    6.584|         |    5.578|         |
CpSl_Clk_iP    |    6.584|         |    5.578|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CpSl_Dvi0Clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CpSl_Dvi0Clk_i |    3.751|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 5  Score: 3930  (Setup/Max: 3783, Hold: 0, Component Switching Limit: 147)

Constraints cover 108809 paths, 0 nets, and 33151 connections

Design statistics:
   Minimum period:  10.024ns{1}   (Maximum frequency:  99.761MHz)
   Maximum path delay from/to any node:   5.578ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 26 16:49:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1065 MB



