Analysis & Synthesis report for robot
Tue Mar 17 17:02:26 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |robot|spi_slave:spi_slave_instance|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: my_pll:pll_clock|altpll:altpll_component
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "spi_slave:spi_slave_instance"
 16. Port Connectivity Checks: "quad:odometerL"
 17. Port Connectivity Checks: "quad:odometerR"
 18. Port Connectivity Checks: "quad:encoder_RL"
 19. Port Connectivity Checks: "quad:encoder_FL"
 20. Port Connectivity Checks: "my_pll:pll_clock"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 17 17:02:26 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; robot                                       ;
; Top-level Entity Name              ; robot                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 423                                         ;
;     Total combinational functions  ; 269                                         ;
;     Dedicated logic registers      ; 332                                         ;
; Total registers                    ; 332                                         ;
; Total pins                         ; 83                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; robot              ; robot              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                                                           ; Library ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; robot.sv                         ; yes             ; User SystemVerilog HDL File       ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv           ;         ;
; MySPI.sv                         ; yes             ; User SystemVerilog HDL File       ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv           ;         ;
; encoders.sv                      ; yes             ; User SystemVerilog HDL File       ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv        ;         ;
; my_pll.v                         ; yes             ; Auto-Found Wizard-Generated File  ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                                                                      ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                               ;         ;
; db/my_pll_altpll.v               ; yes             ; Auto-Generated Megafunction       ; D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/my_pll_altpll.v ;         ;
+----------------------------------+-----------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 423            ;
;                                             ;                ;
; Total combinational functions               ; 269            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 82             ;
;     -- 3 input functions                    ; 134            ;
;     -- <=2 input functions                  ; 53             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 142            ;
;     -- arithmetic mode                      ; 127            ;
;                                             ;                ;
; Total registers                             ; 332            ;
;     -- Dedicated logic registers            ; 332            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 83             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 269            ;
; Total fan-out                               ; 1808           ;
; Average fan-out                             ; 2.16           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Entity Name   ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+---------------+--------------+
; |robot                                  ; 269 (0)             ; 332 (0)                   ; 0           ; 0            ; 0       ; 0         ; 83   ; 0            ; |robot                                                                       ; robot         ; work         ;
;    |my_pll:pll_clock|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|my_pll:pll_clock                                                      ; my_pll        ; work         ;
;       |altpll:altpll_component|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|my_pll:pll_clock|altpll:altpll_component                              ; altpll        ; work         ;
;          |my_pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|my_pll:pll_clock|altpll:altpll_component|my_pll_altpll:auto_generated ; my_pll_altpll ; work         ;
;    |quad:encoder_FL|                    ; 18 (18)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:encoder_FL                                                       ; quad          ; work         ;
;    |quad:encoder_RL|                    ; 18 (18)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:encoder_RL                                                       ; quad          ; work         ;
;    |quad:odometerL|                     ; 34 (34)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:odometerL                                                        ; quad          ; work         ;
;    |quad:odometerR|                     ; 34 (34)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|quad:odometerR                                                        ; quad          ; work         ;
;    |speed:speed_counter_FL|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|speed:speed_counter_FL                                                ; speed         ; work         ;
;    |speed:speed_counter_RL|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|speed:speed_counter_RL                                                ; speed         ; work         ;
;    |spi_slave:spi_slave_instance|       ; 165 (165)           ; 148 (148)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |robot|spi_slave:spi_slave_instance                                          ; spi_slave     ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |robot|spi_slave:spi_slave_instance|state ;
+----------+----------+----------+----------+---------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0      ;
+----------+----------+----------+----------+---------------+
; state.S0 ; 0        ; 0        ; 0        ; 0             ;
; state.S1 ; 0        ; 0        ; 1        ; 1             ;
; state.S2 ; 0        ; 1        ; 0        ; 1             ;
; state.S3 ; 1        ; 0        ; 0        ; 1             ;
+----------+----------+----------+----------+---------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; speed:speed_counter_RL|old_value[16]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[16]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[17]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[17]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[18]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[18]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[19]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[19]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[20]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[20]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[21]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[21]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[22]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[22]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[23]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[23]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[24]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[24]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[25]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[25]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[26]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[26]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[27]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[27]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[28]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[28]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[29]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[29]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[30]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[30]   ; Lost fanout        ;
; speed:speed_counter_RL|old_value[31]   ; Lost fanout        ;
; speed:speed_counter_RL|new_value[31]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[16]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[16]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[17]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[17]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[18]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[18]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[19]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[19]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[20]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[20]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[21]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[21]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[22]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[22]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[23]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[23]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[24]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[24]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[25]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[25]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[26]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[26]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[27]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[27]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[28]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[28]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[29]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[29]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[30]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[30]   ; Lost fanout        ;
; speed:speed_counter_FL|old_value[31]   ; Lost fanout        ;
; speed:speed_counter_FL|new_value[31]   ; Lost fanout        ;
; spi_slave:spi_slave_instance|state~2   ; Lost fanout        ;
; spi_slave:spi_slave_instance|state~3   ; Lost fanout        ;
; spi_slave:spi_slave_instance|state.S3  ; Lost fanout        ;
; quad:encoder_FL|count[16..31]          ; Lost fanout        ;
; quad:encoder_RL|count[16..31]          ; Lost fanout        ;
; Total Number of Removed Registers = 99 ;                    ;
+----------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                 ;
+--------------------------------------+--------------------+-----------------------------------------------------------------+
; Register name                        ; Reason for Removal ; Registers Removed due to This Register                          ;
+--------------------------------------+--------------------+-----------------------------------------------------------------+
; speed:speed_counter_RL|old_value[16] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[16], quad:encoder_RL|count[16] ;
; speed:speed_counter_RL|old_value[17] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[17], quad:encoder_RL|count[17] ;
; speed:speed_counter_RL|old_value[18] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[18], quad:encoder_RL|count[18] ;
; speed:speed_counter_RL|old_value[19] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[19], quad:encoder_RL|count[19] ;
; speed:speed_counter_RL|old_value[20] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[20], quad:encoder_RL|count[20] ;
; speed:speed_counter_RL|old_value[21] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[21], quad:encoder_RL|count[21] ;
; speed:speed_counter_RL|old_value[22] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[22], quad:encoder_RL|count[22] ;
; speed:speed_counter_RL|old_value[23] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[23], quad:encoder_RL|count[23] ;
; speed:speed_counter_RL|old_value[24] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[24], quad:encoder_RL|count[24] ;
; speed:speed_counter_RL|old_value[25] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[25], quad:encoder_RL|count[25] ;
; speed:speed_counter_RL|old_value[26] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[26], quad:encoder_RL|count[26] ;
; speed:speed_counter_RL|old_value[27] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[27], quad:encoder_RL|count[27] ;
; speed:speed_counter_RL|old_value[28] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[28], quad:encoder_RL|count[28] ;
; speed:speed_counter_RL|old_value[29] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[29], quad:encoder_RL|count[29] ;
; speed:speed_counter_RL|old_value[30] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[30], quad:encoder_RL|count[30] ;
; speed:speed_counter_RL|old_value[31] ; Lost Fanouts       ; speed:speed_counter_RL|new_value[31], quad:encoder_RL|count[31] ;
; speed:speed_counter_FL|old_value[16] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[16], quad:encoder_FL|count[16] ;
; speed:speed_counter_FL|old_value[17] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[17], quad:encoder_FL|count[17] ;
; speed:speed_counter_FL|old_value[18] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[18], quad:encoder_FL|count[18] ;
; speed:speed_counter_FL|old_value[19] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[19], quad:encoder_FL|count[19] ;
; speed:speed_counter_FL|old_value[20] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[20], quad:encoder_FL|count[20] ;
; speed:speed_counter_FL|old_value[21] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[21], quad:encoder_FL|count[21] ;
; speed:speed_counter_FL|old_value[22] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[22], quad:encoder_FL|count[22] ;
; speed:speed_counter_FL|old_value[23] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[23], quad:encoder_FL|count[23] ;
; speed:speed_counter_FL|old_value[24] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[24], quad:encoder_FL|count[24] ;
; speed:speed_counter_FL|old_value[25] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[25], quad:encoder_FL|count[25] ;
; speed:speed_counter_FL|old_value[26] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[26], quad:encoder_FL|count[26] ;
; speed:speed_counter_FL|old_value[27] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[27], quad:encoder_FL|count[27] ;
; speed:speed_counter_FL|old_value[28] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[28], quad:encoder_FL|count[28] ;
; speed:speed_counter_FL|old_value[29] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[29], quad:encoder_FL|count[29] ;
; speed:speed_counter_FL|old_value[30] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[30], quad:encoder_FL|count[30] ;
; speed:speed_counter_FL|old_value[31] ; Lost Fanouts       ; speed:speed_counter_FL|new_value[31], quad:encoder_FL|count[31] ;
; spi_slave:spi_slave_instance|state~2 ; Lost Fanouts       ; spi_slave:spi_slave_instance|state.S3                           ;
+--------------------------------------+--------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 332   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 141   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |robot|spi_slave:spi_slave_instance|SPI_cnt[2]  ;
; 19:1               ; 31 bits   ; 372 LEs       ; 93 LEs               ; 279 LEs                ; Yes        ; |robot|spi_slave:spi_slave_instance|SPI_reg[38] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |robot|spi_slave:spi_slave_instance|state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |robot|spi_slave:spi_slave_instance|state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_pll:pll_clock|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------+
; Parameter Name                ; Value                    ; Type                       ;
+-------------------------------+--------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                    ;
; PLL_TYPE                      ; AUTO                     ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_pll ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                    ;
; LOCK_HIGH                     ; 1                        ; Untyped                    ;
; LOCK_LOW                      ; 1                        ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                    ;
; SKIP_VCO                      ; OFF                      ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                    ;
; BANDWIDTH                     ; 0                        ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                    ;
; DOWN_SPREAD                   ; 0                        ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                        ; Signed Integer             ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                        ; Signed Integer             ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 25000                    ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                    ;
; DPA_DIVIDER                   ; 0                        ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                    ;
; VCO_MIN                       ; 0                        ; Untyped                    ;
; VCO_MAX                       ; 0                        ; Untyped                    ;
; VCO_CENTER                    ; 0                        ; Untyped                    ;
; PFD_MIN                       ; 0                        ; Untyped                    ;
; PFD_MAX                       ; 0                        ; Untyped                    ;
; M_INITIAL                     ; 0                        ; Untyped                    ;
; M                             ; 0                        ; Untyped                    ;
; N                             ; 1                        ; Untyped                    ;
; M2                            ; 1                        ; Untyped                    ;
; N2                            ; 1                        ; Untyped                    ;
; SS                            ; 1                        ; Untyped                    ;
; C0_HIGH                       ; 0                        ; Untyped                    ;
; C1_HIGH                       ; 0                        ; Untyped                    ;
; C2_HIGH                       ; 0                        ; Untyped                    ;
; C3_HIGH                       ; 0                        ; Untyped                    ;
; C4_HIGH                       ; 0                        ; Untyped                    ;
; C5_HIGH                       ; 0                        ; Untyped                    ;
; C6_HIGH                       ; 0                        ; Untyped                    ;
; C7_HIGH                       ; 0                        ; Untyped                    ;
; C8_HIGH                       ; 0                        ; Untyped                    ;
; C9_HIGH                       ; 0                        ; Untyped                    ;
; C0_LOW                        ; 0                        ; Untyped                    ;
; C1_LOW                        ; 0                        ; Untyped                    ;
; C2_LOW                        ; 0                        ; Untyped                    ;
; C3_LOW                        ; 0                        ; Untyped                    ;
; C4_LOW                        ; 0                        ; Untyped                    ;
; C5_LOW                        ; 0                        ; Untyped                    ;
; C6_LOW                        ; 0                        ; Untyped                    ;
; C7_LOW                        ; 0                        ; Untyped                    ;
; C8_LOW                        ; 0                        ; Untyped                    ;
; C9_LOW                        ; 0                        ; Untyped                    ;
; C0_INITIAL                    ; 0                        ; Untyped                    ;
; C1_INITIAL                    ; 0                        ; Untyped                    ;
; C2_INITIAL                    ; 0                        ; Untyped                    ;
; C3_INITIAL                    ; 0                        ; Untyped                    ;
; C4_INITIAL                    ; 0                        ; Untyped                    ;
; C5_INITIAL                    ; 0                        ; Untyped                    ;
; C6_INITIAL                    ; 0                        ; Untyped                    ;
; C7_INITIAL                    ; 0                        ; Untyped                    ;
; C8_INITIAL                    ; 0                        ; Untyped                    ;
; C9_INITIAL                    ; 0                        ; Untyped                    ;
; C0_MODE                       ; BYPASS                   ; Untyped                    ;
; C1_MODE                       ; BYPASS                   ; Untyped                    ;
; C2_MODE                       ; BYPASS                   ; Untyped                    ;
; C3_MODE                       ; BYPASS                   ; Untyped                    ;
; C4_MODE                       ; BYPASS                   ; Untyped                    ;
; C5_MODE                       ; BYPASS                   ; Untyped                    ;
; C6_MODE                       ; BYPASS                   ; Untyped                    ;
; C7_MODE                       ; BYPASS                   ; Untyped                    ;
; C8_MODE                       ; BYPASS                   ; Untyped                    ;
; C9_MODE                       ; BYPASS                   ; Untyped                    ;
; C0_PH                         ; 0                        ; Untyped                    ;
; C1_PH                         ; 0                        ; Untyped                    ;
; C2_PH                         ; 0                        ; Untyped                    ;
; C3_PH                         ; 0                        ; Untyped                    ;
; C4_PH                         ; 0                        ; Untyped                    ;
; C5_PH                         ; 0                        ; Untyped                    ;
; C6_PH                         ; 0                        ; Untyped                    ;
; C7_PH                         ; 0                        ; Untyped                    ;
; C8_PH                         ; 0                        ; Untyped                    ;
; C9_PH                         ; 0                        ; Untyped                    ;
; L0_HIGH                       ; 1                        ; Untyped                    ;
; L1_HIGH                       ; 1                        ; Untyped                    ;
; G0_HIGH                       ; 1                        ; Untyped                    ;
; G1_HIGH                       ; 1                        ; Untyped                    ;
; G2_HIGH                       ; 1                        ; Untyped                    ;
; G3_HIGH                       ; 1                        ; Untyped                    ;
; E0_HIGH                       ; 1                        ; Untyped                    ;
; E1_HIGH                       ; 1                        ; Untyped                    ;
; E2_HIGH                       ; 1                        ; Untyped                    ;
; E3_HIGH                       ; 1                        ; Untyped                    ;
; L0_LOW                        ; 1                        ; Untyped                    ;
; L1_LOW                        ; 1                        ; Untyped                    ;
; G0_LOW                        ; 1                        ; Untyped                    ;
; G1_LOW                        ; 1                        ; Untyped                    ;
; G2_LOW                        ; 1                        ; Untyped                    ;
; G3_LOW                        ; 1                        ; Untyped                    ;
; E0_LOW                        ; 1                        ; Untyped                    ;
; E1_LOW                        ; 1                        ; Untyped                    ;
; E2_LOW                        ; 1                        ; Untyped                    ;
; E3_LOW                        ; 1                        ; Untyped                    ;
; L0_INITIAL                    ; 1                        ; Untyped                    ;
; L1_INITIAL                    ; 1                        ; Untyped                    ;
; G0_INITIAL                    ; 1                        ; Untyped                    ;
; G1_INITIAL                    ; 1                        ; Untyped                    ;
; G2_INITIAL                    ; 1                        ; Untyped                    ;
; G3_INITIAL                    ; 1                        ; Untyped                    ;
; E0_INITIAL                    ; 1                        ; Untyped                    ;
; E1_INITIAL                    ; 1                        ; Untyped                    ;
; E2_INITIAL                    ; 1                        ; Untyped                    ;
; E3_INITIAL                    ; 1                        ; Untyped                    ;
; L0_MODE                       ; BYPASS                   ; Untyped                    ;
; L1_MODE                       ; BYPASS                   ; Untyped                    ;
; G0_MODE                       ; BYPASS                   ; Untyped                    ;
; G1_MODE                       ; BYPASS                   ; Untyped                    ;
; G2_MODE                       ; BYPASS                   ; Untyped                    ;
; G3_MODE                       ; BYPASS                   ; Untyped                    ;
; E0_MODE                       ; BYPASS                   ; Untyped                    ;
; E1_MODE                       ; BYPASS                   ; Untyped                    ;
; E2_MODE                       ; BYPASS                   ; Untyped                    ;
; E3_MODE                       ; BYPASS                   ; Untyped                    ;
; L0_PH                         ; 0                        ; Untyped                    ;
; L1_PH                         ; 0                        ; Untyped                    ;
; G0_PH                         ; 0                        ; Untyped                    ;
; G1_PH                         ; 0                        ; Untyped                    ;
; G2_PH                         ; 0                        ; Untyped                    ;
; G3_PH                         ; 0                        ; Untyped                    ;
; E0_PH                         ; 0                        ; Untyped                    ;
; E1_PH                         ; 0                        ; Untyped                    ;
; E2_PH                         ; 0                        ; Untyped                    ;
; E3_PH                         ; 0                        ; Untyped                    ;
; M_PH                          ; 0                        ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                    ;
; CLK0_COUNTER                  ; G0                       ; Untyped                    ;
; CLK1_COUNTER                  ; G0                       ; Untyped                    ;
; CLK2_COUNTER                  ; G0                       ; Untyped                    ;
; CLK3_COUNTER                  ; G0                       ; Untyped                    ;
; CLK4_COUNTER                  ; G0                       ; Untyped                    ;
; CLK5_COUNTER                  ; G0                       ; Untyped                    ;
; CLK6_COUNTER                  ; E0                       ; Untyped                    ;
; CLK7_COUNTER                  ; E1                       ; Untyped                    ;
; CLK8_COUNTER                  ; E2                       ; Untyped                    ;
; CLK9_COUNTER                  ; E3                       ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                    ;
; M_TIME_DELAY                  ; 0                        ; Untyped                    ;
; N_TIME_DELAY                  ; 0                        ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                    ;
; VCO_POST_SCALE                ; 0                        ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK4                     ; PORT_USED                ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                    ;
; CBXI_PARAMETER                ; my_pll_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE             ;
+-------------------------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; my_pll:pll_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_instance"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "quad:odometerL" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "quad:odometerR" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; reset ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+---------------------------------------------+
; Port Connectivity Checks: "quad:encoder_RL" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+---------------------------------------------+
; Port Connectivity Checks: "quad:encoder_FL" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_pll:pll_clock"                                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 83                          ;
; cycloneiii_ff         ; 332                         ;
;     ENA               ; 135                         ;
;     ENA SCLR          ; 6                           ;
;     plain             ; 191                         ;
; cycloneiii_io_obuf    ; 68                          ;
; cycloneiii_lcell_comb ; 269                         ;
;     arith             ; 127                         ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 118                         ;
;     normal            ; 142                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 82                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 17 17:02:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off robot -c robot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file robot.sv
    Info (12023): Found entity 1: robot File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file speed_pll.sv
    Info (12023): Found entity 1: speed_pll File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/speed_pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file myspi.sv
    Info (12023): Found entity 1: spi_slave File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv Line: 6
Info (12021): Found 3 design units, including 3 entities, in source file encoders.sv
    Info (12023): Found entity 1: quad File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv Line: 3
    Info (12023): Found entity 2: speed File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv Line: 23
    Info (12023): Found entity 3: delta File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/encoders.sv Line: 38
Info (12127): Elaborating entity "robot" for the top level hierarchy
Warning (12125): Using design file my_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_pll File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 39
Info (12128): Elaborating entity "my_pll" for hierarchy "my_pll:pll_clock" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 73
Info (12128): Elaborating entity "altpll" for hierarchy "my_pll:pll_clock|altpll:altpll_component" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "my_pll:pll_clock|altpll:altpll_component" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 94
Info (12133): Instantiated megafunction "my_pll:pll_clock|altpll:altpll_component" with the following parameter: File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/my_pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "1"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v
    Info (12023): Found entity 1: my_pll_altpll File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/my_pll_altpll.v Line: 29
Info (12128): Elaborating entity "my_pll_altpll" for hierarchy "my_pll:pll_clock|altpll:altpll_component|my_pll_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "quad" for hierarchy "quad:encoder_FL" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 77
Info (12128): Elaborating entity "speed" for hierarchy "speed:speed_counter_FL" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 88
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 104
Warning (10030): Net "misoRAM[15..3]" at MySPI.sv(32) has no driver or initial value, using a default initial value '0' File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/MySPI.sv Line: 32
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "PI[13]" and its non-tri-state driver. File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PI[9]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[11]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[15]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "BRIDGE[2]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[4]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[9]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[11]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[13]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[15]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "PI[0]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[1]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[2]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[3]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[4]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[5]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[6]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[7]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[8]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[10]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[12]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[14]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[16]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[17]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[18]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[19]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[20]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[21]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[22]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[23]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[24]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[25]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[26]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[27]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[28]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[29]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[30]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[31]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[32]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "PI[33]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
    Warning (13040): bidirectional pin "BRIDGE[0]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[1]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[3]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[5]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[6]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[7]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[8]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[10]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[12]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[14]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[16]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[17]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[18]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[19]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[20]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[21]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[22]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[23]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[24]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[25]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[26]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[27]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[28]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[29]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[30]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[31]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[32]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
    Warning (13040): bidirectional pin "BRIDGE[33]" has no driver File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 49
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "PI[13]~synth" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 45
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LED[5]" driven by bidirectional pin "BRIDGE[2]" cannot be tri-stated File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 39
Warning (14632): Output pin "LED[4]" driven by bidirectional pin "BRIDGE[4]" cannot be tri-stated File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 39
Warning (14632): Output pin "LED[1]" driven by bidirectional pin "BRIDGE[9]" cannot be tri-stated File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 39
Warning (14632): Output pin "LED[0]" driven by bidirectional pin "BRIDGE[11]" cannot be tri-stated File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 39
Warning (14632): Output pin "LED[3]" driven by bidirectional pin "BRIDGE[13]" cannot be tri-stated File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 39
Warning (14632): Output pin "LED[2]" driven by bidirectional pin "BRIDGE[15]" cannot be tri-stated File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 39
Info (17049): 99 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "my_pll:pll_clock|altpll:altpll_component|my_pll_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/db/my_pll_altpll.v Line: 43
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 42
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 42
    Warning (15610): No output dependent on input pin "PI_IN[0]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 46
    Warning (15610): No output dependent on input pin "PI_IN[1]" File: D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.sv Line: 46
Info (21057): Implemented 507 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 423 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Tue Mar 17 17:02:26 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CloudStation/Cursus_Ingenieur_Civil_UCL/Master_1_ELMEM/Q2/LELME2002/Poseitron Code/Poseitron-Code/FPGA-Poseitron/robot.map.smsg.


