#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun 28 17:50:16 2020
# Process ID: 15048
# Current directory: D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log Top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Top_wrapper.tcl -notrace
# Log file: D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper.vdi
# Journal file: D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Top_wrapper.tcl -notrace
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 685.141 ; gain = 0.000
Command: link_design -top Top_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_AXI_Slave8Ports_0_0/Top_AXI_Slave8Ports_0_0.dcp' for cell 'Top_i/AXI_Slave8Ports_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_ComputeCoreWrapper_0_0/Top_ComputeCoreWrapper_0_0.dcp' for cell 'Top_i/ComputeCoreWrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0.dcp' for cell 'Top_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_zynq_ultra_ps_e_0_0_1/Top_zynq_ultra_ps_e_0_0.dcp' for cell 'Top_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0.dcp' for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_pc_0/Top_auto_pc_0.dcp' for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_zynq_ultra_ps_e_0_0_1/Top_zynq_ultra_ps_e_0_0.xdc] for cell 'Top_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_zynq_ultra_ps_e_0_0_1/Top_zynq_ultra_ps_e_0_0.xdc] for cell 'Top_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0_board.xdc] for cell 'Top_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0_board.xdc] for cell 'Top_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0.xdc] for cell 'Top_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_rst_ps8_0_99M_0/Top_rst_ps8_0_99M_0.xdc] for cell 'Top_i/rst_ps8_0_99M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0.dcp'
Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0_clocks.xdc] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/SABER_FPGA_cleaned_for_Github/project_1/project_1.srcs/sources_1/bd/Top/ip/Top_auto_ds_0/Top_auto_ds_0_clocks.xdc] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 1863.230 ; gain = 379.531
Finished Sourcing Tcl File [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado2018_installed/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:13 . Memory (MB): peak = 1863.320 ; gain = 1178.180
write_hwdef: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1863.320 ; gain = 0.000
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1863.320 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 585 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 719ffabb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 3f2f9a69

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 43 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3e77a8b0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 783 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3e77a8b0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 3e77a8b0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3e77a8b0

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1887.402 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 3e77a8b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1887.402 ; gain = 24.082
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1887.402 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_wrapper_drc_opted.rpt -pb Top_wrapper_drc_opted.pb -rpx Top_wrapper_drc_opted.rpx
Command: report_drc -file Top_wrapper_drc_opted.rpt -pb Top_wrapper_drc_opted.pb -rpx Top_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1887.402 ; gain = 0.000
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1887.402 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7b596df2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 1887.402 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1887.402 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c2b87041

Time (s): cpu = 00:03:23 ; elapsed = 00:03:15 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15b3ebe64

Time (s): cpu = 00:04:15 ; elapsed = 00:03:58 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15b3ebe64

Time (s): cpu = 00:04:15 ; elapsed = 00:03:59 . Memory (MB): peak = 3872.918 ; gain = 1985.516
Phase 1 Placer Initialization | Checksum: 15b3ebe64

Time (s): cpu = 00:04:16 ; elapsed = 00:04:00 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15f8cea41

Time (s): cpu = 00:08:49 ; elapsed = 00:07:17 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f8cea41

Time (s): cpu = 00:08:51 ; elapsed = 00:07:18 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 120c49ed4

Time (s): cpu = 00:09:28 ; elapsed = 00:07:49 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1776644ef

Time (s): cpu = 00:09:31 ; elapsed = 00:07:51 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 174d3814d

Time (s): cpu = 00:09:31 ; elapsed = 00:07:52 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 199d437ca

Time (s): cpu = 00:09:32 ; elapsed = 00:07:53 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 199d437ca

Time (s): cpu = 00:09:32 ; elapsed = 00:07:53 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 1cd791588

Time (s): cpu = 00:09:34 ; elapsed = 00:07:55 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 126f10214

Time (s): cpu = 00:09:59 ; elapsed = 00:08:17 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 19611120e

Time (s): cpu = 00:10:52 ; elapsed = 00:08:55 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 15f8c5bc0

Time (s): cpu = 00:11:03 ; elapsed = 00:09:06 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 17fc28a9a

Time (s): cpu = 00:11:22 ; elapsed = 00:09:24 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 15e332df2

Time (s): cpu = 00:11:52 ; elapsed = 00:09:40 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 11611984b

Time (s): cpu = 00:12:04 ; elapsed = 00:09:55 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 11611984b

Time (s): cpu = 00:12:05 ; elapsed = 00:09:56 . Memory (MB): peak = 3872.918 ; gain = 1985.516
Phase 3 Detail Placement | Checksum: 11611984b

Time (s): cpu = 00:12:06 ; elapsed = 00:09:57 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18d27972f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-34] Processed net Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/VMUL/acc_reg[3327][0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0, inserted BUFG to drive 2964 loads.
INFO: [Place 46-34] Processed net Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[3327]_i_2_n_0, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data[4][4]_34, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/VMUL/poly_word_counter_reg[0][0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PLC/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-31] BUFG insertion identified 6 candidate nets, 1 success, 0 skipped for placement/routing, 5 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 194779d61

Time (s): cpu = 00:13:31 ; elapsed = 00:10:57 . Memory (MB): peak = 3872.918 ; gain = 1985.516
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176ca3d37

Time (s): cpu = 00:16:15 ; elapsed = 00:13:44 . Memory (MB): peak = 3872.918 ; gain = 1985.516
Phase 4.1 Post Commit Optimization | Checksum: 176ca3d37

Time (s): cpu = 00:16:15 ; elapsed = 00:13:44 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176ca3d37

Time (s): cpu = 00:16:18 ; elapsed = 00:13:47 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 238436eef

Time (s): cpu = 00:16:48 ; elapsed = 00:14:17 . Memory (MB): peak = 3872.918 ; gain = 1985.516

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22d0b6343

Time (s): cpu = 00:16:49 ; elapsed = 00:14:18 . Memory (MB): peak = 3872.918 ; gain = 1985.516
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22d0b6343

Time (s): cpu = 00:16:50 ; elapsed = 00:14:18 . Memory (MB): peak = 3872.918 ; gain = 1985.516
Ending Placer Task | Checksum: 1d989254a

Time (s): cpu = 00:16:50 ; elapsed = 00:14:19 . Memory (MB): peak = 3872.918 ; gain = 1985.516
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:17:12 ; elapsed = 00:14:34 . Memory (MB): peak = 3872.918 ; gain = 1985.516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_wrapper_utilization_placed.rpt -pb Top_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3872.918 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 3872.918 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3872.918 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b618661f ConstDB: 0 ShapeSum: 61f78d73 RouteDB: c17931b8

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dfc7b95c

Time (s): cpu = 00:03:22 ; elapsed = 00:02:49 . Memory (MB): peak = 3872.918 ; gain = 0.000
Post Restoration Checksum: NetGraph: 24b0dbb4 NumContArr: 4c3aa4e Constraints: 9502b77b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: be773d7d

Time (s): cpu = 00:03:37 ; elapsed = 00:03:05 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: be773d7d

Time (s): cpu = 00:03:38 ; elapsed = 00:03:06 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: be773d7d

Time (s): cpu = 00:03:38 ; elapsed = 00:03:06 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 111781e31

Time (s): cpu = 00:03:46 ; elapsed = 00:03:18 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 26b95724c

Time (s): cpu = 00:05:05 ; elapsed = 00:04:03 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=-0.025 | THS=-0.394 |

Phase 2 Router Initialization | Checksum: 1b61136a2

Time (s): cpu = 00:05:58 ; elapsed = 00:04:35 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d0823fce

Time (s): cpu = 00:08:01 ; elapsed = 00:05:44 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9734
 Number of Nodes with overlaps = 806
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 23ccd19f1

Time (s): cpu = 00:12:18 ; elapsed = 00:08:14 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 258f0cc25

Time (s): cpu = 00:12:19 ; elapsed = 00:08:15 . Memory (MB): peak = 3872.918 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 258f0cc25

Time (s): cpu = 00:12:19 ; elapsed = 00:08:16 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 258f0cc25

Time (s): cpu = 00:12:20 ; elapsed = 00:08:16 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 258f0cc25

Time (s): cpu = 00:12:21 ; elapsed = 00:08:17 . Memory (MB): peak = 3872.918 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 258f0cc25

Time (s): cpu = 00:12:21 ; elapsed = 00:08:17 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d5c6b363

Time (s): cpu = 00:12:58 ; elapsed = 00:08:39 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2f1ddd228

Time (s): cpu = 00:12:59 ; elapsed = 00:08:40 . Memory (MB): peak = 3872.918 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2f1ddd228

Time (s): cpu = 00:12:59 ; elapsed = 00:08:40 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.68598 %
  Global Horizontal Routing Utilization  = 2.0484 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2eff24d71

Time (s): cpu = 00:13:03 ; elapsed = 00:08:42 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2eff24d71

Time (s): cpu = 00:13:03 ; elapsed = 00:08:43 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2eff24d71

Time (s): cpu = 00:13:17 ; elapsed = 00:09:00 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 2eff24d71

Time (s): cpu = 00:13:18 ; elapsed = 00:09:01 . Memory (MB): peak = 3872.918 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.101  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 24a258af7

Time (s): cpu = 00:14:40 ; elapsed = 00:09:45 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:40 ; elapsed = 00:09:46 . Memory (MB): peak = 3872.918 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:16 ; elapsed = 00:10:09 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Top_wrapper_drc_routed.rpt -pb Top_wrapper_drc_routed.pb -rpx Top_wrapper_drc_routed.rpx
Command: report_drc -file Top_wrapper_drc_routed.rpt -pb Top_wrapper_drc_routed.pb -rpx Top_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Top_wrapper_methodology_drc_routed.rpt -pb Top_wrapper_methodology_drc_routed.pb -rpx Top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Top_wrapper_methodology_drc_routed.rpt -pb Top_wrapper_methodology_drc_routed.pb -rpx Top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/SABER_FPGA_cleaned_for_Github/project_1/project_1.runs/impl_1/Top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Top_wrapper_power_routed.rpt -pb Top_wrapper_power_summary_routed.pb -rpx Top_wrapper_power_routed.rpx
Command: report_power -file Top_wrapper_power_routed.rpt -pb Top_wrapper_power_summary_routed.pb -rpx Top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
103 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:29 ; elapsed = 00:03:39 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Top_wrapper_route_status.rpt -pb Top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_wrapper_timing_summary_routed.rpt -pb Top_wrapper_timing_summary_routed.pb -rpx Top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:04:23 ; elapsed = 00:04:24 . Memory (MB): peak = 3872.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place is a gated clock net sourced by a combinational pin Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O, cell Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:36 ; elapsed = 00:03:06 . Memory (MB): peak = 3965.527 ; gain = 92.609
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 18:34:30 2020...
