<profile>

<section name = "Vitis HLS Report for 'Block_split1_proc5'" level="0">
<item name = "Date">Fri Dec  1 23:01:18 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LZW_HW</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">71, 71, 0.473 us, 0.473 us, 71, 71, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 449, -</column>
<column name="Register">-, -, 87, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state72">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">377, 73, 1, 73</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="aximm2_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm2_blk_n_R">9, 2, 1, 2</column>
<column name="in_len_V_out_out_blk_n">9, 2, 1, 2</column>
<column name="in_out_blk_n">9, 2, 1, 2</column>
<column name="output_length_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="send_data_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="in_len_V_reg_168">13, 0, 13, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Block_.split1_proc5, return value</column>
<column name="input_length">in, 64, ap_none, input_length, scalar</column>
<column name="m_axi_aximm2_AWVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLEN">out, 32, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WDATA">out, 16, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WSTRB">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WLAST">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLEN">out, 32, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RDATA">in, 16, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RLAST">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RUSER">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BUSER">in, 1, m_axi, aximm2, pointer</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
<column name="send_data">in, 64, ap_none, send_data, scalar</column>
<column name="output_length">in, 64, ap_none, output_length, scalar</column>
<column name="in_len_V_out_out_din">out, 13, ap_fifo, in_len_V_out_out, pointer</column>
<column name="in_len_V_out_out_full_n">in, 1, ap_fifo, in_len_V_out_out, pointer</column>
<column name="in_len_V_out_out_write">out, 1, ap_fifo, in_len_V_out_out, pointer</column>
<column name="in_out_din">out, 64, ap_fifo, in_out, pointer</column>
<column name="in_out_full_n">in, 1, ap_fifo, in_out, pointer</column>
<column name="in_out_write">out, 1, ap_fifo, in_out, pointer</column>
<column name="send_data_out_din">out, 64, ap_fifo, send_data_out, pointer</column>
<column name="send_data_out_full_n">in, 1, ap_fifo, send_data_out, pointer</column>
<column name="send_data_out_write">out, 1, ap_fifo, send_data_out, pointer</column>
<column name="output_length_out_din">out, 64, ap_fifo, output_length_out, pointer</column>
<column name="output_length_out_full_n">in, 1, ap_fifo, output_length_out, pointer</column>
<column name="output_length_out_write">out, 1, ap_fifo, output_length_out, pointer</column>
</table>
</item>
</section>
</profile>
