Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Nov 17 22:19:03 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tws pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock vga_driver/vga_clock/lscc_pll_inst/clk
        2.2  Clock vga_driver/pll_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "vga_driver/vga_clock/lscc_pll_inst/clk"
=======================
create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk|             Target |          83.333 ns |         12.000 MHz 
                                            | Actual (all paths) |          20.830 ns |         48.008 MHz 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock vga_driver/vga_clock/lscc_pll_inst/clk|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock                  |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------

2.2 Clock "vga_driver/pll_clock"
=======================
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          20.463 ns |         48.869 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/vga_clock/lscc_pll_inst/clk                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 27.1283%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |   39.800 ns |   19.337 ns |   16   |   20.463 ns |  48.869 MHz |       34       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |   83.333 ns |   71.255 ns |    5   |   20.830 ns |  48.008 MHz |       29       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_vsync/CE                  |   19.338 ns 
vga_driver/v_count__i2/D                 |   19.884 ns 
vga_driver/v_count__i3/D                 |   19.884 ns 
vga_driver/v_count__i9/D                 |   19.884 ns 
vga_driver/v_count__i8/D                 |   27.540 ns 
vga_driver/v_count__i7/D                 |   28.098 ns 
vga_driver/v_count__i6/D                 |   28.656 ns 
vga_driver/v_count__i5/D                 |   29.214 ns 
vga_driver/v_count__i4/D                 |   29.772 ns 
vga_driver/vga_hsync/CE                  |   30.287 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_drive                                                                                                    
r/pll_clock} -source [get_pins {vga_dri                                                                                                    
ver/vga_clock/lscc_pll_inst/u_PLL_B/REF                                                                                                    
ERENCECLK}] -multiply_by 67 -divide_by                                                                                                     
32 [get_pins {vga_driver/vga_clock/lscc                                                                                                    
_pll_inst/u_PLL_B/OUTGLOBAL }]          |    0.000 ns |    1.671 ns |    1   |        ---- |        ---- |       34       |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {vga_driver/vga_cloc                                                                                                    
k/lscc_pll_inst/clk} -period 83.3333333                                                                                                    
333333 [get_nets clk]                   |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       29       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/vga_hsync/DO0                 |    1.671 ns 
vga_driver/v_count__i8/D                 |    2.401 ns 
vga_driver/v_count__i7/D                 |    2.401 ns 
vga_driver/v_count__i6/D                 |    2.401 ns 
vga_driver/v_count__i5/D                 |    2.401 ns 
vga_driver/v_count__i4/D                 |    2.401 ns 
vga_driver/v_count__i1/D                 |    2.401 ns 
vga_driver/vga_vsync/DO0                 |    2.401 ns 
vga_driver/v_count__i0/D                 |    2.401 ns 
vga_driver/h_count_145__i9/D             |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
paddle_one/timer_146__i7/Q              |    No arrival or required
paddle_one/timer_146__i6/Q              |    No arrival or required
paddle_one/timer_146__i5/Q              |    No arrival or required
paddle_one/timer_146__i4/Q              |    No arrival or required
paddle_one/timer_146__i3/Q              |    No arrival or required
paddle_one/timer_146__i2/Q              |    No arrival or required
paddle_one/timer_146__i1/Q              |    No arrival or required
paddle_one/timer_146__i0/Q              |    No arrival or required
paddle_two/timer_147__i7/Q              |    No arrival or required
paddle_two/timer_147__i6/Q              |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        38
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
paddle_one/posy_i9/D                    |    No arrival or required
paddle_one/posy_i8/D                    |    No arrival or required
paddle_one/posy_i7/D                    |    No arrival or required
paddle_one/posy_i6/D                    |    No arrival or required
paddle_one/posy_i5/D                    |    No arrival or required
paddle_one/posy_i4/D                    |    No arrival or required
paddle_one/posy_i3/D                    |    No arrival or required
paddle_one/posy_i2/D                    |    No arrival or required
paddle_one/posy_i1/D                    |    No arrival or required
paddle_one/posy_i0/D                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        72
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 9 Start or End Points      |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         9
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
34 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/vga_vsync/CE
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 66.4% (route), 33.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.337 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.187
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.913

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        20.276
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.576

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n1583                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n3511                                          NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.883  2       
vga_driver/n1585                                          NET DELAY         0.280        16.163  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        16.640  4       
vga_vsync_N_175[9]                                        NET DELAY         0.280        16.920  1       
vga_driver/i23_4_lut/B->vga_driver/i23_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        17.397  1       
vga_driver/n12_adj_491                                    NET DELAY         2.075        19.472  1       
vga_driver/i1_4_lut_adj_28/B->vga_driver/i1_4_lut_adj_28/Z
                                          LUT4            B_TO_Z_DELAY      0.477        19.949  1       
vga_driver/n5                                             NET DELAY         2.075        22.024  1       
vga_driver/i3_4_lut/A->vga_driver/i3_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        22.501  1       
vga_driver/pll_clock_enable_1                             NET DELAY         2.075        24.576  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 15
Delay Ratio      : 66.8% (route), 33.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.883 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        19.718
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.018

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n1583                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n3511                                          NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        16.082  3       
vga_vsync_N_175[8]                                        NET DELAY         0.280        16.362  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        16.839  1       
n14                                                       NET DELAY         2.075        18.914  1       
i7_4_lut/B->i7_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.391  3       
n2420                                                     NET DELAY         2.075        21.466  1       
i454_3_lut/C->i454_3_lut/Z                LUT4            C_TO_Z_DELAY      0.477        21.943  1       
n962                                                      NET DELAY         2.075        24.018  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 15
Delay Ratio      : 66.8% (route), 33.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.883 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        19.718
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.018

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n1583                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n3511                                          NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        16.082  3       
vga_vsync_N_175[8]                                        NET DELAY         0.280        16.362  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        16.839  1       
n14                                                       NET DELAY         2.075        18.914  1       
i7_4_lut/B->i7_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.391  3       
n2420                                                     NET DELAY         2.075        21.466  1       
vga_driver/i461_3_lut_4_lut/B->vga_driver/i461_3_lut_4_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        21.943  1       
vga_driver/n969                                           NET DELAY         2.075        24.018  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 15
Delay Ratio      : 66.8% (route), 33.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.883 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        19.718
------------------------------------------------------   ------
End-of-path arrival time( ns )                           24.018

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n1583                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n3511                                          NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        16.082  3       
vga_vsync_N_175[8]                                        NET DELAY         0.280        16.362  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        16.839  1       
n14                                                       NET DELAY         2.075        18.914  1       
i7_4_lut/B->i7_4_lut/Z                    LUT4            B_TO_Z_DELAY      0.477        19.391  3       
n2420                                                     NET DELAY         2.075        21.466  1       
vga_driver/i462_2_lut_3_lut/B->vga_driver/i462_2_lut_3_lut/Z
                                          LUT4            B_TO_Z_DELAY      0.477        21.943  1       
vga_driver/n970                                           NET DELAY         2.075        24.018  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 12
Delay Ratio      : 57.6% (route), 42.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.539 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        12.062
------------------------------------------------------   ------
End-of-path arrival time( ns )                           16.362

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n1583                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.325  2       
vga_driver/n3511                                          NET DELAY         0.280        15.605  1       
vga_driver/add_48_add_5_9/D1->vga_driver/add_48_add_5_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        16.082  3       
vga_vsync_N_175[8]                                        NET DELAY         0.280        16.362  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 11
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.097 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        11.504
------------------------------------------------------   ------
End-of-path arrival time( ns )                           15.804

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.767  2       
vga_driver/n1583                                          NET DELAY         0.280        15.047  1       
vga_driver/add_48_add_5_9/D0->vga_driver/add_48_add_5_9/S0
                                          FA2             D0_TO_S0_DELAY    0.477        15.524  3       
vga_vsync_N_175[7]                                        NET DELAY         0.280        15.804  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 10
Delay Ratio      : 58.4% (route), 41.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 28.655 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        10.946
------------------------------------------------------   ------
End-of-path arrival time( ns )                           15.246

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.209  2       
vga_driver/n3508                                          NET DELAY         0.280        14.489  1       
vga_driver/add_48_add_5_7/D1->vga_driver/add_48_add_5_7/S1
                                          FA2             D1_TO_S1_DELAY    0.477        14.966  3       
vga_vsync_N_175[6]                                        NET DELAY         0.280        15.246  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 9
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.213 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                        10.388
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.688

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.651  2       
vga_driver/n1581                                          NET DELAY         0.280        13.931  1       
vga_driver/add_48_add_5_7/D0->vga_driver/add_48_add_5_7/S0
                                          FA2             D0_TO_S0_DELAY    0.477        14.408  3       
vga_vsync_N_175[5]                                        NET DELAY         0.280        14.688  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i7/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 8
Delay Ratio      : 59.3% (route), 40.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.771 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         9.830
------------------------------------------------------   ------
End-of-path arrival time( ns )                           14.130

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
vga_driver/h_count_145__i7/CK->vga_driver/h_count_145__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         5.691  6       
vga_driver/h_count[7]                                     NET DELAY         0.280         5.971  1       
vga_driver/i2_3_lut_4_lut/D->vga_driver/i2_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY      0.477         6.448  1       
vga_driver/n7                                             NET DELAY         2.075         8.523  1       
vga_driver/i2157_4_lut/A->vga_driver/i2157_4_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477         9.000  11      
vga_driver/vga_hsync_N_159                                NET DELAY         2.075        11.075  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344        11.419  2       
vga_driver/n1577                                          NET DELAY         0.280        11.699  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.977  2       
vga_driver/n3502                                          NET DELAY         0.280        12.257  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        12.535  2       
vga_driver/n1579                                          NET DELAY         0.280        12.815  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.093  2       
vga_driver/n3505                                          NET DELAY         0.280        13.373  1       
vga_driver/add_48_add_5_5/D1->vga_driver/add_48_add_5_5/S1
                                          FA2             D1_TO_S1_DELAY    0.477        13.850  3       
vga_vsync_N_175[4]                                        NET DELAY         0.280        14.130  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i8/Q
Path End         : vga_driver/vga_hsync/CE
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 4
Delay Ratio      : 69.7% (route), 30.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 30.286 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Generated Clock Source Latency                                2.225
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
- Setup Time                                                    0.187
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.913

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Generated Clock Source Latency                          2.225
+ Source Clock Path Delay                                 2.075
+ Data Path Delay                                         9.327
------------------------------------------------------   ------
End-of-path arrival time( ns )                           13.627

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_145__i8/CK->vga_driver/h_count_145__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  6       
vga_driver/h_count[8]                                     NET DELAY      0.280         5.971  1       
vga_driver/i1999_4_lut/A->vga_driver/i1999_4_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477         6.448  1       
vga_driver/n2861                                          NET DELAY      2.075         8.523  1       
vga_driver/i1_4_lut_adj_26/B->vga_driver/i1_4_lut_adj_26/Z
                                          LUT4            B_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n7_adj_478                                     NET DELAY      2.075        11.075  1       
vga_driver/i5_4_lut/B->vga_driver/i5_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  1       
vga_driver/pll_clock_enable_2                             NET DELAY      2.075        13.627  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
29 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i12/Q
Path End         : tick_c/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 71.255 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.879
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.954

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_144__i12/CK->timer_clock_144__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[12]                                           NET DELAY      0.280         3.746  1       
i1831_4_lut/B->i1831_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n2648                                                     NET DELAY      2.075         6.298  1       
i1835_4_lut/A->i1835_4_lut/Z              LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n2652                                                     NET DELAY      2.075         8.850  1       
i2161_4_lut/B->i2161_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         9.327  15      
n959                                                      NET DELAY      2.075        11.402  1       
i1_2_lut_adj_30/B->i1_2_lut_adj_30/Z      LUT4            B_TO_Z_DELAY   0.477        11.879  1       
tick_N_30                                                 NET DELAY      2.075        13.954  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i13/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 71.591 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          11.543
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.618

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n1642                                                     NET DELAY         0.280         4.370  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n3544                                                     NET DELAY         0.280         4.928  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n1644                                                     NET DELAY         0.280         5.486  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n3547                                                     NET DELAY         0.280         6.044  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n1646                                                     NET DELAY         0.280         6.602  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n3550                                                     NET DELAY         0.280         7.160  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n1648                                                     NET DELAY         0.280         7.718  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n3553                                                     NET DELAY         0.280         8.276  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n1650                                                     NET DELAY         0.280         8.834  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n3556                                                     NET DELAY         0.280         9.392  1       
timer_clock_144_add_4_11/CI1->timer_clock_144_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.670  2       
n1652                                                     NET DELAY         0.280         9.950  1       
timer_clock_144_add_4_13/CI0->timer_clock_144_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.228  2       
n3559                                                     NET DELAY         0.280        10.508  1       
timer_clock_144_add_4_13/CI1->timer_clock_144_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        10.786  2       
n1654                                                     NET DELAY         0.280        11.066  1       
timer_clock_144_add_4_15/D0->timer_clock_144_add_4_15/S0
                                          FA2             D0_TO_S0_DELAY    0.477        11.543  1       
n62_2                                                     NET DELAY         2.075        13.618  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i12/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 14
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.149 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          10.985
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             13.060

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n1642                                                     NET DELAY         0.280         4.370  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n3544                                                     NET DELAY         0.280         4.928  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n1644                                                     NET DELAY         0.280         5.486  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n3547                                                     NET DELAY         0.280         6.044  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n1646                                                     NET DELAY         0.280         6.602  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n3550                                                     NET DELAY         0.280         7.160  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n1648                                                     NET DELAY         0.280         7.718  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n3553                                                     NET DELAY         0.280         8.276  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n1650                                                     NET DELAY         0.280         8.834  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n3556                                                     NET DELAY         0.280         9.392  1       
timer_clock_144_add_4_11/CI1->timer_clock_144_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.670  2       
n1652                                                     NET DELAY         0.280         9.950  1       
timer_clock_144_add_4_13/CI0->timer_clock_144_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.228  2       
n3559                                                     NET DELAY         0.280        10.508  1       
timer_clock_144_add_4_13/D1->timer_clock_144_add_4_13/S1
                                          FA2             D1_TO_S1_DELAY    0.477        10.985  1       
n63                                                       NET DELAY         2.075        13.060  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i11/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 13
Delay Ratio      : 52.1% (route), 47.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 72.707 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                          10.427
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             12.502

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n1642                                                     NET DELAY         0.280         4.370  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n3544                                                     NET DELAY         0.280         4.928  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n1644                                                     NET DELAY         0.280         5.486  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n3547                                                     NET DELAY         0.280         6.044  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n1646                                                     NET DELAY         0.280         6.602  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n3550                                                     NET DELAY         0.280         7.160  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n1648                                                     NET DELAY         0.280         7.718  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n3553                                                     NET DELAY         0.280         8.276  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n1650                                                     NET DELAY         0.280         8.834  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n3556                                                     NET DELAY         0.280         9.392  1       
timer_clock_144_add_4_11/CI1->timer_clock_144_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.670  2       
n1652                                                     NET DELAY         0.280         9.950  1       
timer_clock_144_add_4_13/D0->timer_clock_144_add_4_13/S0
                                          FA2             D0_TO_S0_DELAY    0.477        10.427  1       
n64                                                       NET DELAY         2.075        12.502  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i10/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 12
Delay Ratio      : 52.2% (route), 47.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.265 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.199
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  85.209

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                           9.869
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             11.944

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         3.466  2       
timer_clock[0]                                            NET DELAY         0.280         3.746  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         4.090  2       
n1642                                                     NET DELAY         0.280         4.370  1       
timer_clock_144_add_4_3/CI0->timer_clock_144_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.648  2       
n3544                                                     NET DELAY         0.280         4.928  1       
timer_clock_144_add_4_3/CI1->timer_clock_144_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.206  2       
n1644                                                     NET DELAY         0.280         5.486  1       
timer_clock_144_add_4_5/CI0->timer_clock_144_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         5.764  2       
n3547                                                     NET DELAY         0.280         6.044  1       
timer_clock_144_add_4_5/CI1->timer_clock_144_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         6.322  2       
n1646                                                     NET DELAY         0.280         6.602  1       
timer_clock_144_add_4_7/CI0->timer_clock_144_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.880  2       
n3550                                                     NET DELAY         0.280         7.160  1       
timer_clock_144_add_4_7/CI1->timer_clock_144_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.438  2       
n1648                                                     NET DELAY         0.280         7.718  1       
timer_clock_144_add_4_9/CI0->timer_clock_144_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         7.996  2       
n3553                                                     NET DELAY         0.280         8.276  1       
timer_clock_144_add_4_9/CI1->timer_clock_144_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         8.554  2       
n1650                                                     NET DELAY         0.280         8.834  1       
timer_clock_144_add_4_11/CI0->timer_clock_144_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         9.112  2       
n3556                                                     NET DELAY         0.280         9.392  1       
timer_clock_144_add_4_11/D1->timer_clock_144_add_4_11/S1
                                          FA2             D1_TO_S1_DELAY    0.477         9.869  1       
n65                                                       NET DELAY         2.075        11.944  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i12/Q
Path End         : timer_clock_144__i0/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                           9.300
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_144__i12/CK->timer_clock_144__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[12]                                           NET DELAY      0.280         3.746  1       
i1831_4_lut/B->i1831_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n2648                                                     NET DELAY      2.075         6.298  1       
i1835_4_lut/A->i1835_4_lut/Z              LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n2652                                                     NET DELAY      2.075         8.850  1       
i2161_4_lut/B->i2161_4_lut/Z              LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n959                                                      NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i12/Q
Path End         : timer_clock_144__i1/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                           9.300
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_144__i12/CK->timer_clock_144__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[12]                                           NET DELAY      0.280         3.746  1       
i1831_4_lut/B->i1831_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n2648                                                     NET DELAY      2.075         6.298  1       
i1835_4_lut/A->i1835_4_lut/Z              LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n2652                                                     NET DELAY      2.075         8.850  1       
i2161_4_lut/B->i2161_4_lut/Z              LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n959                                                      NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i12/Q
Path End         : timer_clock_144__i2/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                           9.300
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_144__i12/CK->timer_clock_144__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[12]                                           NET DELAY      0.280         3.746  1       
i1831_4_lut/B->i1831_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n2648                                                     NET DELAY      2.075         6.298  1       
i1835_4_lut/A->i1835_4_lut/Z              LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n2652                                                     NET DELAY      2.075         8.850  1       
i2161_4_lut/B->i2161_4_lut/Z              LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n959                                                      NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i12/Q
Path End         : timer_clock_144__i3/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                           9.300
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_144__i12/CK->timer_clock_144__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[12]                                           NET DELAY      0.280         3.746  1       
i1831_4_lut/B->i1831_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n2648                                                     NET DELAY      2.075         6.298  1       
i1835_4_lut/A->i1835_4_lut/Z              LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n2652                                                     NET DELAY      2.075         8.850  1       
i2161_4_lut/B->i2161_4_lut/Z              LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n959                                                      NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i12/Q
Path End         : timer_clock_144__i4/SR
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 4
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 73.503 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#2)    83.333
+ Destination Clock Source Latency                                                0.000
- Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
- Setup Time                                                                      0.530
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                  84.878

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                               0.000
+ Source Clock Path Delay                                                   2.075
+ Data Path Delay                                                           9.300
------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                             11.375

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_144__i12/CK->timer_clock_144__i12/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[12]                                           NET DELAY      0.280         3.746  1       
i1831_4_lut/B->i1831_4_lut/Z              LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n2648                                                     NET DELAY      2.075         6.298  1       
i1835_4_lut/A->i1835_4_lut/Z              LUT4            A_TO_Z_DELAY   0.477         6.775  1       
n2652                                                     NET DELAY      2.075         8.850  1       
i2161_4_lut/B->i2161_4_lut/Z              LUT4            B_TO_Z_DELAY   0.450         9.300  15      
n959                                                      NET DELAY      2.075        11.375  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
34 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i0/Q
Path End         : vga_driver/vga_hsync/DO0
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        1.671
------------------------------------------------------   -----
End-of-path arrival time( ns )                           5.971

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/h_count_145__i0/CK->vga_driver/h_count_145__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  5       
vga_driver/h_count[0]                                     NET DELAY      0.280         5.971  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i0/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i0/CK->vga_driver/v_count__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[0]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_1/B1->vga_driver/add_48_add_5_1/S1
                                          FA2             B1_TO_S1_DELAY  0.450         6.421  3       
vga_vsync_N_175[0]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i1/Q
Path End         : vga_driver/vga_vsync/DO0
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i1/CK->vga_driver/v_count__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[1]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_3/B0->vga_driver/add_48_add_5_3/S0
                                          FA2             B0_TO_S0_DELAY  0.450         6.421  4       
vga_vsync_N_175[1]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i1/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i1/CK->vga_driver/v_count__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[1]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_3/B0->vga_driver/add_48_add_5_3/S0
                                          FA2             B0_TO_S0_DELAY  0.450         6.421  4       
vga_vsync_N_175[1]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i4/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i4/CK->vga_driver/v_count__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[4]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_5/B1->vga_driver/add_48_add_5_5/S1
                                          FA2             B1_TO_S1_DELAY  0.450         6.421  3       
vga_vsync_N_175[4]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i5/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i5/CK->vga_driver/v_count__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  4       
vga_driver/v_count[5]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_7/B0->vga_driver/add_48_add_5_7/S0
                                          FA2             B0_TO_S0_DELAY  0.450         6.421  3       
vga_vsync_N_175[5]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i6/CK->vga_driver/v_count__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[6]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_7/B1->vga_driver/add_48_add_5_7/S1
                                          FA2             B1_TO_S1_DELAY  0.450         6.421  3       
vga_vsync_N_175[6]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[7]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_9/B0->vga_driver/add_48_add_5_9/S0
                                          FA2             B0_TO_S0_DELAY  0.450         6.421  3       
vga_vsync_N_175[7]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i8/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 23.3% (route), 76.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.401 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        2.401
------------------------------------------------------   -----
End-of-path arrival time( ns )                           6.701

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/v_count__i8/CK->vga_driver/v_count__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  3       
vga_driver/v_count[8]                                     NET DELAY       0.280         5.971  1       
vga_driver/add_48_add_5_9/B1->vga_driver/add_48_add_5_9/S1
                                          FA2             B1_TO_S1_DELAY  0.450         6.421  3       
vga_vsync_N_175[8]                                        NET DELAY       0.280         6.701  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_145__i0/Q
Path End         : vga_driver/h_count_145__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Generated Clock Source Latency                                2.225
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  2.075
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)   0.000
+ Generated Clock Source Latency                         2.225
+ Source Clock Path Delay                                2.075
+ Data Path Delay                                        4.196
------------------------------------------------------   -----
End-of-path arrival time( ns )                           8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_145__i0/CK->vga_driver/h_count_145__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  5       
vga_driver/h_count[0]                                     NET DELAY       0.280         5.971  1       
vga_driver/h_count_145_add_4_1/C1->vga_driver/h_count_145_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[0]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  22      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {vga_driver/vga_clock/lscc_pll_inst/clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
29 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i0/Q
Path End         : timer_clock_144__i0/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i0/CK->timer_clock_144__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[0]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_1/C1->timer_clock_144_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n75                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i1/Q
Path End         : timer_clock_144__i1/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i1/CK->timer_clock_144__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[1]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_3/C0->timer_clock_144_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n74                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i2/Q
Path End         : timer_clock_144__i2/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i2/CK->timer_clock_144__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[2]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_3/C1->timer_clock_144_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n73                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i3/Q
Path End         : timer_clock_144__i3/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i3/CK->timer_clock_144__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[3]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_5/C0->timer_clock_144_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n72                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i4/Q
Path End         : timer_clock_144__i4/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i4/CK->timer_clock_144__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[4]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_5/C1->timer_clock_144_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n71                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i5/Q
Path End         : timer_clock_144__i5/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i5/CK->timer_clock_144__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[5]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_7/C0->timer_clock_144_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n70                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i6/Q
Path End         : timer_clock_144__i6/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i6/CK->timer_clock_144__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[6]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_7/C1->timer_clock_144_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n69                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i7/Q
Path End         : timer_clock_144__i7/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i7/CK->timer_clock_144__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[7]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_9/C0->timer_clock_144_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n68                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i8/Q
Path End         : timer_clock_144__i8/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i8/CK->timer_clock_144__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[8]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_9/C1->timer_clock_144_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n67                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_144__i9/Q
Path End         : timer_clock_144__i9/D
Source Clock     : vga_driver/vga_clock/lscc_pll_inst/clk
Destination Clock: vga_driver/vga_clock/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                                0.000
+ Destination Clock Uncertainty                                                   0.000
+ Destination Clock Path Delay                                                    2.075
+ Hold Time                                                                      -0.000
-----------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                   2.075

  Source Clock Arrival Time (vga_driver/vga_clock/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                              0.000
+ Source Clock Path Delay                                                  2.075
+ Data Path Delay                                                          4.196
------------------------------------------------------------------------   -----
End-of-path arrival time( ns )                                             6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_144__i9/CK->timer_clock_144__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[9]                                            NET DELAY       0.280         3.746  1       
timer_clock_144_add_4_11/C0->timer_clock_144_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n66                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  16      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

