$comment
	File created using the following command:
		vcd file Part4.msim.vcd -direction
$end
$date
	Sat Nov 17 15:27:24 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Part4_vlg_vec_tst $end
$var reg 8 ! SW [7:0] $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 conv_out [3] $end
$var wire 1 1 conv_out [2] $end
$var wire 1 2 conv_out [1] $end
$var wire 1 3 conv_out [0] $end
$var wire 1 4 sum [4] $end
$var wire 1 5 sum [3] $end
$var wire 1 6 sum [2] $end
$var wire 1 7 sum [1] $end
$var wire 1 8 sum [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? HEX0[0]~output_o $end
$var wire 1 @ HEX0[1]~output_o $end
$var wire 1 A HEX0[2]~output_o $end
$var wire 1 B HEX0[3]~output_o $end
$var wire 1 C HEX0[4]~output_o $end
$var wire 1 D HEX0[5]~output_o $end
$var wire 1 E HEX0[6]~output_o $end
$var wire 1 F HEX1[0]~output_o $end
$var wire 1 G HEX1[1]~output_o $end
$var wire 1 H HEX1[2]~output_o $end
$var wire 1 I HEX1[3]~output_o $end
$var wire 1 J HEX1[4]~output_o $end
$var wire 1 K HEX1[5]~output_o $end
$var wire 1 L HEX1[6]~output_o $end
$var wire 1 M conv_out[0]~output_o $end
$var wire 1 N conv_out[1]~output_o $end
$var wire 1 O conv_out[2]~output_o $end
$var wire 1 P conv_out[3]~output_o $end
$var wire 1 Q sum[0]~output_o $end
$var wire 1 R sum[1]~output_o $end
$var wire 1 S sum[2]~output_o $end
$var wire 1 T sum[3]~output_o $end
$var wire 1 U sum[4]~output_o $end
$var wire 1 V SW[4]~input_o $end
$var wire 1 W SW[0]~input_o $end
$var wire 1 X comb_11|comb_4|out~0_combout $end
$var wire 1 Y SW[7]~input_o $end
$var wire 1 Z SW[3]~input_o $end
$var wire 1 [ SW[6]~input_o $end
$var wire 1 \ SW[2]~input_o $end
$var wire 1 ] SW[5]~input_o $end
$var wire 1 ^ SW[1]~input_o $end
$var wire 1 _ comb_11|comb_4|out~1 $end
$var wire 1 ` comb_11|comb_4|out~3 $end
$var wire 1 a comb_11|comb_4|out~5 $end
$var wire 1 b comb_11|comb_4|out~6_combout $end
$var wire 1 c comb_11|comb_4|out~7 $end
$var wire 1 d comb_11|comb_4|out~8_combout $end
$var wire 1 e comb_11|comb_4|out~2_combout $end
$var wire 1 f comb_11|comb_4|out~4_combout $end
$var wire 1 g comb_12|comb_3|out~0_combout $end
$var wire 1 h comb_12|comb_5|out[1]~3_combout $end
$var wire 1 i comb_12|comb_4|out[3]~0_combout $end
$var wire 1 j comb_12|comb_5|out[3]~1_combout $end
$var wire 1 k comb_12|comb_5|out[2]~0_combout $end
$var wire 1 l comb_12|comb_4|out~1_combout $end
$var wire 1 m comb_12|comb_5|out[0]~2_combout $end
$var wire 1 n comb_12|comb_6|Add14~0_combout $end
$var wire 1 o comb_12|comb_6|Add11~0_combout $end
$var wire 1 p comb_12|comb_6|out~0_combout $end
$var wire 1 q comb_12|comb_6|Add6~0_combout $end
$var wire 1 r comb_12|comb_6|Add3~0_combout $end
$var wire 1 s comb_12|comb_6|Add0~0_combout $end
$var wire 1 t comb_12|comb_4|out[1]~2_combout $end
$var wire 1 u comb_12|comb_4|out [3] $end
$var wire 1 v comb_12|comb_4|out [2] $end
$var wire 1 w comb_12|comb_4|out [1] $end
$var wire 1 x comb_12|comb_4|out [0] $end
$var wire 1 y comb_12|comb_6|out [6] $end
$var wire 1 z comb_12|comb_6|out [5] $end
$var wire 1 { comb_12|comb_6|out [4] $end
$var wire 1 | comb_12|comb_6|out [3] $end
$var wire 1 } comb_12|comb_6|out [2] $end
$var wire 1 ~ comb_12|comb_6|out [1] $end
$var wire 1 !! comb_12|comb_6|out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
1/
1.
1-
1,
1+
1*
1)
03
12
11
00
08
07
06
05
04
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
0C
0D
1E
1F
1G
1H
1I
1J
1K
1L
0M
1N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0x
zw
1v
zu
z!!
z~
z}
z|
0{
zz
zy
$end
#2000
b10000000 !
b10001000 !
b10001001 !
1W
1Z
1Y
1l
0c
1X
1Q
1t
1m
18
1d
0v
0O
1U
0N
1g
02
14
01
1r
1{
1q
1n
1?
1B
1C
1D
0H
0G
0m
0.
0-
1#
1$
1%
1(
0r
0{
0q
0n
0?
0B
0C
0D
0#
0$
0%
0(
#4000
b1001 !
b1 !
b0 !
0W
0Z
0Y
0l
1c
0X
0Q
0t
1k
1h
08
0d
1v
1O
0U
1N
1s
0g
12
04
11
1o
1@
1H
1G
0E
0k
0h
0"
1.
1-
1'
0s
0o
0@
1E
1"
0'
#10000
