#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Dec  1 15:18:06 2024
# Process ID: 13968
# Current directory: E:/vivado_project/tixijiegou-lab1/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22176 E:\vivado_project\tixijiegou-lab1\lab1\lab1.xpr
# Log file: E:/vivado_project/tixijiegou-lab1/lab1/vivado.log
# Journal file: E:/vivado_project/tixijiegou-lab1/lab1\vivado.jou
# Running On: PC-202307112002, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 6, Host memory: 16897 MB
#-----------------------------------------------------------
start_gui
open_project E:/vivado_project/tixijiegou-lab1/lab1/lab1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Vitis/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/lcd_controller/lcd_controller.srcs/sources_1'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ma_river_core/ma_river_core.srcs/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lcd_controller/lcd_controller.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ma_river_core/ma_river_core.srcs/sources_1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'axi_bus' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_bus' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'ma_river_core_0' is locked:
* IP definition 'ma_river_core (1.0)' for IP 'ma_river_core_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'ma_river_core_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'lcd_controller_0' is locked:
* IP definition 'lcd_controller (1.0)' for IP 'lcd_controller_0' (customized with software release 2019.2) was not found in the IP Catalog. * IP 'lcd_controller_0' contains one or more locked subcores.
WARNING: [IP_Flow 19-2162] IP 'cpu_data_ram' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_data_ram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'mr_bram' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'mr_bram' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst0_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst1_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_inst2_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_inst2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans0_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_ans0_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans1_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_ans1_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cpu_ans2_rom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'cpu_ans2_rom' (customized with software release 2019.2) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1637.043 ; gain = 388.789
update_compile_order -fileset sources_1
reset_run lcd_controller_0_synth_1
reset_run mr_bram_synth_1
reset_run cpu_inst0_rom_synth_1
reset_run cpu_inst2_rom_synth_1
reset_run cpu_ans2_rom_synth_1
WARNING: [Vivado 12-4144] IP run lcd_controller_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run mr_bram_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run cpu_inst0_rom_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run cpu_inst2_rom_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Vivado 12-4144] IP run cpu_ans2_rom_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.xci
E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.xci
E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.xci
E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.xci
E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.xci

WARNING: [IP_Flow 19-2162] IP 'axi_bus' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'axi_bus' (customized with software release 2019.2) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'clk_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_pll' (customized with software release 2019.2) has a different revision in the IP Catalog.
Top: soc_top
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2500.793 ; gain = 424.578
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'we' is used before its declaration [E:/vivado_project/tixijiegou-lab1/lab1/cpu.v:78]
WARNING: [Synth 8-6901] identifier 'waddr' is used before its declaration [E:/vivado_project/tixijiegou-lab1/lab1/cpu.v:79]
WARNING: [Synth 8-6901] identifier 'wdata' is used before its declaration [E:/vivado_project/tixijiegou-lab1/lab1/cpu.v:80]
INFO: [Synth 8-6157] synthesizing module 'soc_top' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mr_bram' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/mr_bram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mr_bram' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/mr_bram_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'lcd_controller_0' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/lcd_controller_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lcd_controller_0' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/lcd_controller_0_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'rid' does not match port width (6) of module 'lcd_controller_0' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:211]
WARNING: [Synth 8-689] width (4) of port connection 'bid' does not match port width (6) of module 'lcd_controller_0' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:234]
WARNING: [Synth 8-7071] port 'dma_start_en' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'dma_address' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'dma_length' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'dma_iack' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'dma_ready_dev' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'grc_io_port_raddress' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'grc_io_port_waddress' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'grc_io_port_wenable' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7071] port 'grc_io_port_wdataword' of module 'lcd_controller_0' is unconnected for instance 'lcd' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
WARNING: [Synth 8-7023] instance 'lcd' of module 'lcd_controller_0' has 59 connections declared, but only 50 given [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:180]
INFO: [Synth 8-6157] synthesizing module 'ma_river_core_0' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/ma_river_core_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ma_river_core_0' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/ma_river_core_0_stub.v:5]
WARNING: [Synth 8-7071] port 'debug_wb_pc0' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wen0' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wnum0' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wdata0' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_pc1' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wen1' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wnum1' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wdata1' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_pc' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wen' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wnum' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7071] port 'debug_wb_rf_wdata' of module 'ma_river_core_0' is unconnected for instance 'mrcore' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
WARNING: [Synth 8-7023] instance 'mrcore' of module 'ma_river_core_0' has 51 connections declared, but only 39 given [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:283]
INFO: [Synth 8-6157] synthesizing module 'checker_wrapper' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/imports/new/checker_wrapper.v:131]
INFO: [Synth 8-6155] done synthesizing module 'checker_wrapper' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/imports/new/checker_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'axi_bus' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/axi_bus_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_bus' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/axi_bus_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'axi_bus' is unconnected for instance 'axib' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:429]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'axi_bus' is unconnected for instance 'axib' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:429]
WARNING: [Synth 8-7023] instance 'axib' of module 'axi_bus' has 78 connections declared, but only 76 given [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:429]
INFO: [Synth 8-6157] synthesizing module 'cpu_inst_rom' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/cpu_inst_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_inst0_rom' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_inst0_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_inst0_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_inst0_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_inst1_rom' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_inst1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_inst1_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_inst1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_inst2_rom' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_inst2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_inst2_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_inst2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_inst_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/cpu_inst_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu_data_ram' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_data_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_data_ram' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_data_ram_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'a' does not match port width (7) of module 'cpu_data_ram' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/vivado_project/tixijiegou-lab1/lab1/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX' [E:/vivado_project/tixijiegou-lab1/lab1/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'conflict' [E:/vivado_project/tixijiegou-lab1/lab1/conflict.v:1]
INFO: [Synth 8-6155] done synthesizing module 'conflict' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/conflict.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [E:/vivado_project/tixijiegou-lab1/lab1/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/regfile.v:1]
WARNING: [Synth 8-689] width (6) of port connection 'waddr' does not match port width (5) of module 'register' [E:/vivado_project/tixijiegou-lab1/lab1/cpu.v:139]
INFO: [Synth 8-6157] synthesizing module 'my_extend' [E:/vivado_project/tixijiegou-lab1/lab1/extend.v:1]
INFO: [Synth 8-6155] done synthesizing module 'my_extend' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/extend.v:1]
INFO: [Synth 8-6157] synthesizing module 'cond_mux' [E:/vivado_project/tixijiegou-lab1/lab1/cond_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cond_mux' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/cond_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado_project/tixijiegou-lab1/lab1/alu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/alu.v:10]
INFO: [Synth 8-6157] synthesizing module 'ZERO' [E:/vivado_project/tixijiegou-lab1/lab1/zero.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ZERO' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/zero.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_checker' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/cpu_checker.v:42]
	Parameter SIMULATION bound to: 0 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'addr' does not match port width (5) of module 'cpu_inst_rom' [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/cpu_checker.v:137]
INFO: [Synth 8-6157] synthesizing module 'cpu_ans0_rom' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_ans0_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ans0_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_ans0_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_ans1_rom' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_ans1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ans1_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_ans1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_ans2_rom' [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_ans2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_ans2_rom' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/.Xil/Vivado-13968-PC-202307112002/realtime/cpu_ans2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_checker' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/cpu_checker.v:42]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (0#1) [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/new/soc_top.v:11]
WARNING: [Synth 8-7129] Port checker_raddr[31] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[30] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[29] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[28] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[27] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[26] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[25] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[24] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[23] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[22] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[21] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[20] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[19] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[18] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[17] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_raddr[16] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[31] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[30] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[29] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[28] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[27] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[26] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[25] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[24] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[23] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[22] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[21] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[20] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[19] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[18] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[17] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port checker_waddr[16] in module cpu_checker is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[31] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[30] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[29] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[28] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[27] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[26] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[25] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[24] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[23] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[22] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[21] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[20] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[19] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[18] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[17] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[16] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[15] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[14] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[13] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[12] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[11] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[10] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[9] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[8] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[7] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[6] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2[5] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[25] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[24] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[23] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[22] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[21] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[20] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[19] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[18] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[17] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[16] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[15] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[14] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[13] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[12] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[11] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[10] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[9] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[8] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[7] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[6] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[5] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[4] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[3] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[2] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[1] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[0] in module ZERO is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[15] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[14] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[13] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[12] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[11] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[10] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[9] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[8] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[7] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[6] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[5] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[4] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[3] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[2] in module conflict is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR1[1] in module conflict is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2614.172 ; gain = 537.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2614.172 ; gain = 537.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2614.172 ; gain = 537.957
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/mr_bram/mr_bram.dcp' for cell 'ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/lcd_controller_0/lcd_controller_0.dcp' for cell 'lcd'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/ma_river_core_0/ma_river_core_0.dcp' for cell 'mrcore'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/axi_bus/axi_bus.dcp' for cell 'axib'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_data_ram/cpu_data_ram.dcp' for cell 'data_sram'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_inst0_rom/cpu_inst0_rom.dcp' for cell 'inst_sram/i0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_inst1_rom/cpu_inst1_rom.dcp' for cell 'inst_sram/i1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_inst2_rom/cpu_inst2_rom.dcp' for cell 'inst_sram/i2'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_ans0_rom/cpu_ans0_rom.dcp' for cell 'checker/_a0'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_ans1_rom/cpu_ans1_rom.dcp' for cell 'checker/_a1'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/cpu_ans2_rom/cpu_ans2_rom.dcp' for cell 'checker/_a2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 2614.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
Finished Parsing XDC File [e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc] for cell 'pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/sources_1/ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/constrs_1/imports/new/cons.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/constrs_1/imports/new/cons.xdc:3]
Finished Parsing XDC File [E:/vivado_project/tixijiegou-lab1/lab1/lab1.srcs/constrs_1/imports/new/cons.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2766.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 602 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 427 instances
  RAM64M => RAM64M (RAMD64E(x4)): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 13 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.660 ; gain = 821.445
73 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2897.660 ; gain = 1244.242
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  1 15:23:13 2024...
