# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8_bit_counter_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/seven_segment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:54 on Oct 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/seven_segment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity seven_segment
# -- Compiling architecture Behavioral of seven_segment
# End time: 19:28:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/eight_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:54 on Oct 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/eight_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eight_bit
# -- Compiling architecture Structural of eight_bit
# End time: 19:28:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:54 on Oct 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter
# -- Compiling architecture Behavioral of counter
# End time: 19:28:54 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/clk_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:55 on Oct 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/clk_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_divider
# -- Compiling architecture Behavioral of clk_divider
# End time: 19:28:55 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/eight_bit_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:28:55 on Oct 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Habsyi/Documents/ELKA/PKT/Tugas3PKT_Board/eight_bit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity eight_bit_tb
# -- Compiling architecture Behavioral of eight_bit_tb
# End time: 19:28:55 on Oct 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  eight_bit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" eight_bit_tb 
# Start time: 19:28:56 on Oct 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.eight_bit_tb(behavioral)
# Loading work.eight_bit(structural)
# Loading work.clk_divider(behavioral)
# Loading work.counter(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.seven_segment(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /eight_bit_tb/uut/seven_segment_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /eight_bit_tb/uut/seven_segment_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /eight_bit_tb/uut/seven_segment_inst
# End time: 19:29:19 on Oct 18,2024, Elapsed time: 0:00:23
# Errors: 0, Warnings: 3
