[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
E:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver/src/SPI_cont.v=S
E:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver/src/card_driver.v=S
E:\GIT\my_projects\FPGA\Verilog\card_driver\card_driver\card_driver/src/card_driver_tb.v=S
