// Seed: 1631538555
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri id_8
    , id_14,
    output supply1 id_9,
    input wor id_10,
    input wire id_11,
    input supply0 id_12
);
  assign id_14 = -1;
  tri id_15 = (id_2) == id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wand id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    output uwire id_10,
    input tri id_11,
    output supply1 id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15,
    input wor id_16,
    input tri id_17,
    output wor id_18,
    output logic id_19,
    input wand id_20,
    input tri1 id_21,
    input wand id_22
);
  final id_19 <= id_4;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_13,
      id_6,
      id_11,
      id_0,
      id_13,
      id_17,
      id_10,
      id_2,
      id_11,
      id_8,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
