#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Feb 22 15:40:31 2023
# Process ID: 4850
# Current directory: /home/ispr/Documentos/ispr/tutorials/lab3/hw
# Command line: vivado
# Log file: /home/ispr/Documentos/ispr/tutorials/lab3/hw/vivado.log
# Journal file: /home/ispr/Documentos/ispr/tutorials/lab3/hw/vivado.jou
# Running On: pc-b042-18, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 6, Host memory: 16654 MB
#-----------------------------------------------------------
start_gui
create_project lab3 /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:2.0 [current_project]
set_property  ip_repo_paths  /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/ip [current_project]
update_ip_catalog
create_bd_design "system"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fir_top:1.0 fir_top_0
endgroup
set_property location {1 72 -253} [get_bd_cells fir_top_0]
set_property location {0.5 -140 -259} [get_bd_cells fir_top_0]
set_property location {1.5 212 -103} [get_bd_cells processing_system7_0]
set_property name fir_left [get_bd_cells fir_top_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:fir_top:1.0 fir_top_0
endgroup
set_property location {3.5 728 -303} [get_bd_cells fir_top_0]
set_property location {0.5 -144 -312} [get_bd_cells fir_left]
set_property location {1.5 138 -114} [get_bd_cells processing_system7_0]
set_property location {2.5 409 -315} [get_bd_cells fir_top_0]
set_property location {2.5 273 -311} [get_bd_cells fir_top_0]
set_property name fir_right [get_bd_cells fir_top_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_left/s_axi_fir_io} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fir_left/s_axi_fir_io]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_right/s_axi_fir_io} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fir_right/s_axi_fir_io]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
undo
undo
redo
redo
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
undo
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_left/s_axi_fir_io} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fir_left/s_axi_fir_io]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/fir_right/s_axi_fir_io} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins fir_right/s_axi_fir_io]
endgroup
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/hdl/system_wrapper.v
write_project_tcl {/home/ispr/Documentos/ispr/tutorials/lab3/hw/creat_project.tcl}
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_xbar_0_synth_1
reset_run system_rst_ps7_0_50M_1_synth_1
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
make_wrapper -files [get_files /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd}
make_wrapper -files [get_files /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.srcs/sources_1/bd/system/system.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/ispr/Documentos/ispr/tutorials/lab3/hw//system_wrapper.xsa
