{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 08:31:24 2017 " "Info: Processing started: Wed Nov 08 08:31:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE1_Segment_Timer -c DE1_Segment_Timer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_Segment_Timer -c DE1_Segment_Timer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_100K " "Info: Detected ripple clock \"clk_100K\" as buffer" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 13 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_100K" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1K " "Info: Detected ripple clock \"clk_1K\" as buffer" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1K" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_10 " "Info: Detected ripple clock \"clk_10\" as buffer" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 15 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1 " "Info: Detected ripple clock \"clk_1\" as buffer" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 16 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 register cnt_100K\[5\] register clk_1K 96.222 ns " "Info: Slack time is 96.222 ns for clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" between source register \"cnt_100K\[5\]\" and destination register \"clk_1K\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "264.69 MHz 3.778 ns " "Info: Fmax is 264.69 MHz (period= 3.778 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "98.036 ns + Largest register register " "Info: + Largest register to register requirement is 98.036 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.581 ns " "Info: + Latch edge is 97.581 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.725 ns + Largest " "Info: + Largest clock skew is -1.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 destination 3.894 ns + Shortest register " "Info: + Shortest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to destination register is 3.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.879 ns) 2.793 ns clk_100K 3 REG LCFF_X24_Y22_N31 3 " "Info: 3: + IC(0.985 ns) + CELL(0.879 ns) = 2.793 ns; Loc. = LCFF_X24_Y22_N31; Fanout = 3; REG Node = 'clk_100K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.602 ns) 3.894 ns clk_1K 4 REG LCFF_X25_Y22_N13 3 " "Info: 4: + IC(0.499 ns) + CELL(0.602 ns) = 3.894 ns; Loc. = LCFF_X25_Y22_N13; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { clk_100K clk_1K } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 38.03 % ) " "Info: Total cell delay = 1.481 ns ( 38.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.413 ns ( 61.97 % ) " "Info: Total interconnect delay = 2.413 ns ( 61.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_1K } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_1K {} } { 0.000ns 0.929ns 0.985ns 0.499ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 source 5.619 ns - Longest register " "Info: - Longest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to source register is 5.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.879 ns) 2.793 ns clk_100K 3 REG LCFF_X24_Y22_N31 3 " "Info: 3: + IC(0.985 ns) + CELL(0.879 ns) = 2.793 ns; Loc. = LCFF_X24_Y22_N31; Fanout = 3; REG Node = 'clk_100K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.000 ns) 4.039 ns clk_100K~clkctrl 4 COMB CLKCTRL_G8 6 " "Info: 4: + IC(1.246 ns) + CELL(0.000 ns) = 4.039 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'clk_100K~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { clk_100K clk_100K~clkctrl } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 5.619 ns cnt_100K\[5\] 5 REG LCFF_X25_Y22_N23 2 " "Info: 5: + IC(0.978 ns) + CELL(0.602 ns) = 5.619 ns; Loc. = LCFF_X25_Y22_N23; Fanout = 2; REG Node = 'cnt_100K\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk_100K~clkctrl cnt_100K[5] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 26.36 % ) " "Info: Total cell delay = 1.481 ns ( 26.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 73.64 % ) " "Info: Total interconnect delay = 4.138 ns ( 73.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_100K~clkctrl cnt_100K[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_100K~clkctrl {} cnt_100K[5] {} } { 0.000ns 0.929ns 0.985ns 1.246ns 0.978ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_1K } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_1K {} } { 0.000ns 0.929ns 0.985ns 0.499ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_100K~clkctrl cnt_100K[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_100K~clkctrl {} cnt_100K[5] {} } { 0.000ns 0.929ns 0.985ns 1.246ns 0.978ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 91 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_1K } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_1K {} } { 0.000ns 0.929ns 0.985ns 0.499ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_100K~clkctrl cnt_100K[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_100K~clkctrl {} cnt_100K[5] {} } { 0.000ns 0.929ns 0.985ns 1.246ns 0.978ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns - Longest register register " "Info: - Longest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_100K\[5\] 1 REG LCFF_X25_Y22_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y22_N23; Fanout = 2; REG Node = 'cnt_100K\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_100K[5] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.477 ns) 0.841 ns Equal1~0 2 COMB LCCOMB_X25_Y22_N24 4 " "Info: 2: + IC(0.364 ns) + CELL(0.477 ns) = 0.841 ns; Loc. = LCCOMB_X25_Y22_N24; Fanout = 4; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { cnt_100K[5] Equal1~0 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.545 ns) 1.718 ns clk_1K~0 3 COMB LCCOMB_X25_Y22_N12 1 " "Info: 3: + IC(0.332 ns) + CELL(0.545 ns) = 1.718 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 1; COMB Node = 'clk_1K~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { Equal1~0 clk_1K~0 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.814 ns clk_1K 4 REG LCFF_X25_Y22_N13 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.814 ns; Loc. = LCFF_X25_Y22_N13; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk_1K~0 clk_1K } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 61.63 % ) " "Info: Total cell delay = 1.118 ns ( 61.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 38.37 % ) " "Info: Total interconnect delay = 0.696 ns ( 38.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { cnt_100K[5] Equal1~0 clk_1K~0 clk_1K } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { cnt_100K[5] {} Equal1~0 {} clk_1K~0 {} clk_1K {} } { 0.000ns 0.364ns 0.332ns 0.000ns } { 0.000ns 0.477ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_1K } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.894 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_1K {} } { 0.000ns 0.929ns 0.985ns 0.499ns } { 0.000ns 0.000ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_100K~clkctrl cnt_100K[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.619 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_100K~clkctrl {} cnt_100K[5] {} } { 0.000ns 0.929ns 0.985ns 1.246ns 0.978ns } { 0.000ns 0.000ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { cnt_100K[5] Equal1~0 clk_1K~0 clk_1K } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { cnt_100K[5] {} Equal1~0 {} clk_1K~0 {} clk_1K {} } { 0.000ns 0.364ns 0.332ns 0.000ns } { 0.000ns 0.477ns 0.545ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_50M " "Info: No valid register-to-register data paths exist for clock \"clk_50M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 register cnt_10M\[1\] register cnt_10M\[1\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" between source register \"cnt_10M\[1\]\" and destination register \"cnt_10M\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_10M\[1\] 1 REG LCFF_X24_Y22_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N27; Fanout = 6; REG Node = 'cnt_10M\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_10M[1] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns cnt_10M~0 2 COMB LCCOMB_X24_Y22_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'cnt_10M~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { cnt_10M[1] cnt_10M~0 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns cnt_10M\[1\] 3 REG LCFF_X24_Y22_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y22_N27; Fanout = 6; REG Node = 'cnt_10M\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { cnt_10M~0 cnt_10M[1] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { cnt_10M[1] cnt_10M~0 cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { cnt_10M[1] {} cnt_10M~0 {} cnt_10M[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.419 ns " "Info: + Latch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Destination clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.419 ns " "Info: - Launch edge is -2.419 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 100.000 ns -2.419 ns  50 " "Info: Clock period of Source clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 destination 2.516 ns + Longest register " "Info: + Longest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to destination register is 2.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.516 ns cnt_10M\[1\] 3 REG LCFF_X24_Y22_N27 6 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.516 ns; Loc. = LCFF_X24_Y22_N27; Fanout = 6; REG Node = 'cnt_10M\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.93 % ) " "Info: Total cell delay = 0.602 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.914 ns ( 76.07 % ) " "Info: Total interconnect delay = 1.914 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 source 2.516 ns - Shortest register " "Info: - Shortest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to source register is 2.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.516 ns cnt_10M\[1\] 3 REG LCFF_X24_Y22_N27 6 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.516 ns; Loc. = LCFF_X24_Y22_N27; Fanout = 6; REG Node = 'cnt_10M\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.93 % ) " "Info: Total cell delay = 0.602 ns ( 23.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.914 ns ( 76.07 % ) " "Info: Total interconnect delay = 1.914 ns ( 76.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 72 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 72 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { cnt_10M[1] cnt_10M~0 cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { cnt_10M[1] {} cnt_10M~0 {} cnt_10M[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl cnt_10M[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.516 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} cnt_10M[1] {} } { 0.000ns 0.929ns 0.985ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50M segment_100\[4\] m_cnt\[3\] 24.739 ns register " "Info: tco from clock \"clk_50M\" to destination pin \"segment_100\[4\]\" through register \"m_cnt\[3\]\" is 24.739 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_50M my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 -2.419 ns + " "Info: + Offset between input clock \"clk_50M\" and output clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" is -2.419 ns" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 3 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 source 9.807 ns + Longest register " "Info: + Longest clock path from clock \"my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0\" to source register is 9.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 0.929 ns my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'my_clock_gen:clock_gen\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.879 ns) 2.793 ns clk_100K 3 REG LCFF_X24_Y22_N31 3 " "Info: 3: + IC(0.985 ns) + CELL(0.879 ns) = 2.793 ns; Loc. = LCFF_X24_Y22_N31; Fanout = 3; REG Node = 'clk_100K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.879 ns) 4.171 ns clk_1K 4 REG LCFF_X25_Y22_N13 3 " "Info: 4: + IC(0.499 ns) + CELL(0.879 ns) = 4.171 ns; Loc. = LCFF_X25_Y22_N13; Fanout = 3; REG Node = 'clk_1K'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { clk_100K clk_1K } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.879 ns) 5.987 ns clk_10 5 REG LCFF_X24_Y26_N15 3 " "Info: 5: + IC(0.937 ns) + CELL(0.879 ns) = 5.987 ns; Loc. = LCFF_X24_Y26_N15; Fanout = 3; REG Node = 'clk_10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { clk_1K clk_10 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.879 ns) 7.365 ns clk_1 6 REG LCFF_X25_Y26_N13 2 " "Info: 6: + IC(0.499 ns) + CELL(0.879 ns) = 7.365 ns; Loc. = LCFF_X25_Y26_N13; Fanout = 2; REG Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { clk_10 clk_1 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.000 ns) 8.233 ns clk_1~clkctrl 7 COMB CLKCTRL_G9 12 " "Info: 7: + IC(0.868 ns) + CELL(0.000 ns) = 8.233 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.602 ns) 9.807 ns m_cnt\[3\] 8 REG LCFF_X24_Y19_N3 8 " "Info: 8: + IC(0.972 ns) + CELL(0.602 ns) = 9.807 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 8; REG Node = 'm_cnt\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_1~clkctrl m_cnt[3] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.118 ns ( 41.99 % ) " "Info: Total cell delay = 4.118 ns ( 41.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.689 ns ( 58.01 % ) " "Info: Total interconnect delay = 5.689 ns ( 58.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.807 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.807 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[3] {} } { 0.000ns 0.929ns 0.985ns 0.499ns 0.937ns 0.499ns 0.868ns 0.972ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.074 ns + Longest register pin " "Info: + Longest register to pin delay is 17.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns m_cnt\[3\] 1 REG LCFF_X24_Y19_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y19_N3; Fanout = 8; REG Node = 'm_cnt\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { m_cnt[3] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.495 ns) 1.712 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X24_Y22_N6 2 " "Info: 2: + IC(1.217 ns) + CELL(0.495 ns) = 1.712 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { m_cnt[3] lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.792 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X24_Y22_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.792 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.872 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X24_Y22_N10 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.872 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.330 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X24_Y22_N12 18 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.330 ns; Loc. = LCCOMB_X24_Y22_N12; Fanout = 18; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.521 ns) 4.312 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[16\]~20 6 COMB LCCOMB_X14_Y22_N24 2 " "Info: 6: + IC(1.461 ns) + CELL(0.521 ns) = 4.312 ns; Loc. = LCCOMB_X14_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[16\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.517 ns) 5.673 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[2\]~3 7 COMB LCCOMB_X15_Y22_N2 2 " "Info: 7: + IC(0.844 ns) + CELL(0.517 ns) = 5.673 ns; Loc. = LCCOMB_X15_Y22_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.753 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5 8 COMB LCCOMB_X15_Y22_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.753 ns; Loc. = LCCOMB_X15_Y22_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.833 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7 9 COMB LCCOMB_X15_Y22_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.833 ns; Loc. = LCCOMB_X15_Y22_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.291 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8 10 COMB LCCOMB_X15_Y22_N8 17 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 6.291 ns; Loc. = LCCOMB_X15_Y22_N8; Fanout = 17; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.513 ns) 7.729 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~27 11 COMB LCCOMB_X14_Y22_N30 1 " "Info: 11: + IC(0.925 ns) + CELL(0.513 ns) = 7.729 ns; Loc. = LCCOMB_X14_Y22_N30; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|StageOut\[20\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~27 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 68 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.517 ns) 8.735 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1 12 COMB LCCOMB_X15_Y22_N16 1 " "Info: 12: + IC(0.489 ns) + CELL(0.517 ns) = 8.735 ns; Loc. = LCCOMB_X15_Y22_N16; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~27 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.815 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3 13 COMB LCCOMB_X15_Y22_N18 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.815 ns; Loc. = LCCOMB_X15_Y22_N18; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.895 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5 14 COMB LCCOMB_X15_Y22_N20 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.895 ns; Loc. = LCCOMB_X15_Y22_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.975 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7 15 COMB LCCOMB_X15_Y22_N22 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.975 ns; Loc. = LCCOMB_X15_Y22_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.433 ns lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8 16 COMB LCCOMB_X15_Y22_N24 10 " "Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 9.433 ns; Loc. = LCCOMB_X15_Y22_N24; Fanout = 10; COMB Node = 'lpm_divide:Div0\|lpm_divide_vcm:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kve:divider\|add_sub_5_result_int\[5\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_kve.tdf" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/db/alt_u_div_kve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.516 ns) 11.624 ns Add1~3 17 COMB LCCOMB_X1_Y22_N30 1 " "Info: 17: + IC(1.675 ns) + CELL(0.516 ns) = 11.624 ns; Loc. = LCCOMB_X1_Y22_N30; Fanout = 1; COMB Node = 'Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.191 ns" { lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 Add1~3 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.516 ns) 12.430 ns Add1~4 18 COMB LCCOMB_X1_Y22_N24 7 " "Info: 18: + IC(0.290 ns) + CELL(0.516 ns) = 12.430 ns; Loc. = LCCOMB_X1_Y22_N24; Fanout = 7; COMB Node = 'Add1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.806 ns" { Add1~3 Add1~4 } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.319 ns) 13.120 ns bcd_7segment:bcd_7segment_100\|WideOr2~0 19 COMB LCCOMB_X1_Y22_N10 1 " "Info: 19: + IC(0.371 ns) + CELL(0.319 ns) = 13.120 ns; Loc. = LCCOMB_X1_Y22_N10; Fanout = 1; COMB Node = 'bcd_7segment:bcd_7segment_100\|WideOr2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Add1~4 bcd_7segment:bcd_7segment_100|WideOr2~0 } "NODE_NAME" } } { "bcd_7segment.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/bcd_7segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(2.840 ns) 17.074 ns segment_100\[4\] 20 PIN PIN_E3 0 " "Info: 20: + IC(1.114 ns) + CELL(2.840 ns) = 17.074 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'segment_100\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { bcd_7segment:bcd_7segment_100|WideOr2~0 segment_100[4] } "NODE_NAME" } } { "DE1_Segment_Timer.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/DE1_Segment_Timer/DE1_Segment_Timer.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.688 ns ( 50.88 % ) " "Info: Total cell delay = 8.688 ns ( 50.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.386 ns ( 49.12 % ) " "Info: Total interconnect delay = 8.386 ns ( 49.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.074 ns" { m_cnt[3] lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~27 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 Add1~3 Add1~4 bcd_7segment:bcd_7segment_100|WideOr2~0 segment_100[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.074 ns" { m_cnt[3] {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~27 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} Add1~3 {} Add1~4 {} bcd_7segment:bcd_7segment_100|WideOr2~0 {} segment_100[4] {} } { 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 1.461ns 0.844ns 0.000ns 0.000ns 0.000ns 0.925ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns 1.675ns 0.290ns 0.371ns 1.114ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.458ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.516ns 0.516ns 0.319ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.807 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl clk_100K clk_1K clk_10 clk_1 clk_1~clkctrl m_cnt[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.807 ns" { my_clock_gen:clock_gen|altpll:altpll_component|_clk0 {} my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl {} clk_100K {} clk_1K {} clk_10 {} clk_1 {} clk_1~clkctrl {} m_cnt[3] {} } { 0.000ns 0.929ns 0.985ns 0.499ns 0.937ns 0.499ns 0.868ns 0.972ns } { 0.000ns 0.000ns 0.879ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.074 ns" { m_cnt[3] lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~27 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 Add1~3 Add1~4 bcd_7segment:bcd_7segment_100|WideOr2~0 segment_100[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.074 ns" { m_cnt[3] {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_3_result_int[4]~6 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[16]~20 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_4_result_int[5]~8 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|StageOut[20]~27 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[1]~1 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[2]~3 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[3]~5 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[4]~7 {} lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kve:divider|add_sub_5_result_int[5]~8 {} Add1~3 {} Add1~4 {} bcd_7segment:bcd_7segment_100|WideOr2~0 {} segment_100[4] {} } { 0.000ns 1.217ns 0.000ns 0.000ns 0.000ns 1.461ns 0.844ns 0.000ns 0.000ns 0.000ns 0.925ns 0.489ns 0.000ns 0.000ns 0.000ns 0.000ns 1.675ns 0.290ns 0.371ns 1.114ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.458ns 0.521ns 0.517ns 0.080ns 0.080ns 0.458ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.516ns 0.516ns 0.319ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 08:31:25 2017 " "Info: Processing ended: Wed Nov 08 08:31:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
