  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=distortion.h' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/distortion.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=test_distortion.cpp' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/test_distortion.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=distortion' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a35tcpg236-1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/ZachKrueger/Documents/AI/axis_distortion/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_distortion.cpp
   Compiling distortion.cpp_pre.cpp.tb.cpp
   Compiling apatb_distortion_util.cpp
   Compiling test_distortion.cpp_pre.cpp.tb.cpp
   Compiling apatb_distortion_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Input: 0 Output: 0
Input: 313952 Output: 313952
Input: 626666 Output: 626666
Input: 936906 Output: 936906
Input: 1243449 Output: 1243449
Input: 1545084 Output: 1545084
Input: 1840622 Output: 1840622
Input: 2128896 Output: 2128896
Input: 2408768 Output: 2408768
Input: 2679133 Output: 2679133
Input: 2938926 Output: 2938926
Input: 3187119 Output: 3187119
Input: 3422735 Output: 3422735
Input: 3644843 Output: 3644843
Input: 3852566 Output: 3852566
Input: 4045084 Output: 4000000
Input: 4221639 Output: 4000000
Input: 4381533 Output: 4000000
Input: 4524135 Output: 4000000
Input: 4648882 Output: 4000000
Input: 4755282 Output: 4000000
Input: 4842915 Output: 4000000
Input: 4911436 Output: 4000000
Input: 4960573 Output: 4000000
Input: 4990133 Output: 4000000
Input: 5000000 Output: 4000000
Input: 4990133 Output: 4000000
Input: 4960573 Output: 4000000
Input: 4911436 Output: 4000000
Input: 4842915 Output: 4000000
Input: 4755282 Output: 4000000
Input: 4648882 Output: 4000000
Input: 4524135 Output: 4000000
Input: 4381533 Output: 4000000
Input: 4221639 Output: 4000000
Input: 4045084 Output: 4000000
Input: 3852566 Output: 3852566
Input: 3644843 Output: 3644843
Input: 3422735 Output: 3422735
Input: 3187119 Output: 3187119
Input: 2938926 Output: 2938926
Input: 2679133 Output: 2679133
Input: 2408768 Output: 2408768
Input: 2128896 Output: 2128896
Input: 1840622 Output: 1840622
Input: 1545084 Output: 1545084
Input: 1243449 Output: 1243449
Input: 936906 Output: 936906
Input: 626666 Output: 626666
Input: 313952 Output: 313952
Input: 0 Output: 0
Input: -313952 Output: -313952
Input: -626666 Output: -626666
Input: -936906 Output: -936906
Input: -1243449 Output: -1243449
Input: -1545084 Output: -1545084
Input: -1840622 Output: -1840622
Input: -2128896 Output: -2128896
Input: -2408768 Output: -2408768
Input: -2679133 Output: -2679133
Input: -2938926 Output: -2938926
Input: -3187119 Output: -3187119
Input: -3422735 Output: -3422735
Input: -3644843 Output: -3644843
Input: -3852566 Output: -3852566
Input: -4045084 Output: -4000000
Input: -4221639 Output: -4000000
Input: -4381533 Output: -4000000
Input: -4524135 Output: -4000000
Input: -4648882 Output: -4000000
Input: -4755282 Output: -4000000
Input: -4842915 Output: -4000000
Input: -4911436 Output: -4000000
Input: -4960573 Output: -4000000
Input: -4990133 Output: -4000000
Input: -5000000 Output: -4000000
Input: -4990133 Output: -4000000
Input: -4960573 Output: -4000000
Input: -4911436 Output: -4000000
Input: -4842915 Output: -4000000
Input: -4755282 Output: -4000000
Input: -4648882 Output: -4000000
Input: -4524135 Output: -4000000
Input: -4381533 Output: -4000000
Input: -4221639 Output: -4000000
Input: -4045084 Output: -4000000
Input: -3852566 Output: -3852566
Input: -3644843 Output: -3644843
Input: -3422735 Output: -3422735
Input: -3187119 Output: -3187119
Input: -2938926 Output: -2938926
Input: -2679133 Output: -2679133
Input: -2408768 Output: -2408768
Input: -2128896 Output: -2128896
Input: -1840622 Output: -1840622
Input: -1545084 Output: -1545084
Input: -1243449 Output: -1243449
Input: -936906 Output: -936906
Input: -626666 Output: -626666
Input: -313952 Output: -313952
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 100
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: C:/Xilinx/Vivado/2024.2/tps/win64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb 19 12:02:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/.autopilot/db/ip_tmp'
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 369.719 ; gain = 65.016
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'distortion_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'distortion_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'distortion_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'distortion_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'distortion_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'distortion_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'distortion_fdiv_32ns_32ns_32_16_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'distortion_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'distortion_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'distortion_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'distortion_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'distortion_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'distortion_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'distortion_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'distortion_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'distortion_sitodp_32s_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'distortion_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'distortion_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 12:03:08 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\ZachKrueger\Documents\AI\axis_distortion\axis_distortion\hls\sim\verilog>set PATH= 

C:\Users\ZachKrueger\Documents\AI\axis_distortion\axis_distortion\hls\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_distortion_top glbl -Oenable_linking_all_libraries  -prj distortion.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s distortion  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_distortion_top glbl -Oenable_linking_all_libraries -prj distortion.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s distortion 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/ip/xil_defaultlib/distortion_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/ip/xil_defaultlib/distortion_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fadd_32ns_32ns_32_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/ip/xil_defaultlib/distortion_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/ip/xil_defaultlib/distortion_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/ip/xil_defaultlib/distortion_fptrunc_64ns_32_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fptrunc_64ns_32_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/ip/xil_defaultlib/distortion_sitodp_32s_64_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_sitodp_32s_64_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_distortion_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_fptrunc_64ns_32_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_fptrunc_64ns_32_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_sitodp_32s_64_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_sitodp_32s_64_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion_sparsemux_9_3_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion_sparsemux_9_3_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_exp_table...
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_pkg
Compiling package floating_point_v7_1_19.flt_utils
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_19.vt2mutils
Compiling package floating_point_v7_1_19.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a35t...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_19.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_19.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_19.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.distortion_fadd_32ns_32ns_32_7_f...
Compiling module xil_defaultlib.distortion_fadd_32ns_32ns_32_7_f...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_19.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_19.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_19.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.distortion_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.distortion_fmul_32ns_32ns_32_4_m...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_19.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.distortion_fdiv_32ns_32ns_32_16_...
Compiling module xil_defaultlib.distortion_fdiv_32ns_32ns_32_16_...
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.distortion_fptrunc_64ns_32_2_no_...
Compiling module xil_defaultlib.distortion_fptrunc_64ns_32_2_no_...
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_19.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_19.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=64,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.distortion_dmul_64ns_64ns_64_7_m...
Compiling module xil_defaultlib.distortion_dmul_64ns_64ns_64_7_m...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_19.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_19.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_19.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_19.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_19.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_19.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.distortion_sitodp_32s_64_6_no_ds...
Compiling module xil_defaultlib.distortion_sitodp_32s_64_6_no_ds...
Compiling module xil_defaultlib.distortion_sparsemux_9_3_24_1_1(...
Compiling module xil_defaultlib.distortion_regslice_both(DataWid...
Compiling module xil_defaultlib.distortion
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_distortion_top
Compiling module work.glbl
Built simulation snapshot distortion

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb 19 12:03:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/distortion/xsim_script.tcl
# xsim {distortion} -autoloadwcfg -tclbatch {distortion.tcl}
Time resolution is 1 ps
source distortion.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "125000"
// RTL Simulation : 1 / 100 [97.78%] @ "605000"
// RTL Simulation : 2 / 100 [97.78%] @ "615000"
// RTL Simulation : 3 / 100 [97.78%] @ "625000"
// RTL Simulation : 4 / 100 [97.78%] @ "635000"
// RTL Simulation : 5 / 100 [97.78%] @ "645000"
// RTL Simulation : 6 / 100 [97.78%] @ "655000"
// RTL Simulation : 7 / 100 [97.78%] @ "665000"
// RTL Simulation : 8 / 100 [97.78%] @ "675000"
// RTL Simulation : 9 / 100 [97.78%] @ "685000"
// RTL Simulation : 10 / 100 [97.78%] @ "695000"
// RTL Simulation : 11 / 100 [97.78%] @ "705000"
// RTL Simulation : 12 / 100 [97.78%] @ "715000"
// RTL Simulation : 13 / 100 [97.78%] @ "725000"
// RTL Simulation : 14 / 100 [97.78%] @ "735000"
// RTL Simulation : 15 / 100 [97.78%] @ "745000"
// RTL Simulation : 16 / 100 [97.78%] @ "755000"
// RTL Simulation : 17 / 100 [97.78%] @ "765000"
// RTL Simulation : 18 / 100 [97.78%] @ "775000"
// RTL Simulation : 19 / 100 [97.78%] @ "785000"
// RTL Simulation : 20 / 100 [97.78%] @ "795000"
// RTL Simulation : 21 / 100 [97.78%] @ "805000"
// RTL Simulation : 22 / 100 [97.78%] @ "815000"
// RTL Simulation : 23 / 100 [97.78%] @ "825000"
// RTL Simulation : 24 / 100 [97.78%] @ "835000"
// RTL Simulation : 25 / 100 [97.78%] @ "845000"
// RTL Simulation : 26 / 100 [97.78%] @ "855000"
// RTL Simulation : 27 / 100 [97.78%] @ "865000"
// RTL Simulation : 28 / 100 [97.78%] @ "875000"
// RTL Simulation : 29 / 100 [97.78%] @ "885000"
// RTL Simulation : 30 / 100 [97.78%] @ "895000"
// RTL Simulation : 31 / 100 [97.78%] @ "905000"
// RTL Simulation : 32 / 100 [97.78%] @ "915000"
// RTL Simulation : 33 / 100 [97.78%] @ "925000"
// RTL Simulation : 34 / 100 [97.78%] @ "935000"
// RTL Simulation : 35 / 100 [97.78%] @ "945000"
// RTL Simulation : 36 / 100 [97.78%] @ "955000"
// RTL Simulation : 37 / 100 [97.78%] @ "965000"
// RTL Simulation : 38 / 100 [97.78%] @ "975000"
// RTL Simulation : 39 / 100 [97.78%] @ "985000"
// RTL Simulation : 40 / 100 [97.78%] @ "995000"
// RTL Simulation : 41 / 100 [97.78%] @ "1005000"
// RTL Simulation : 42 / 100 [97.78%] @ "1015000"
// RTL Simulation : 43 / 100 [97.78%] @ "1025000"
// RTL Simulation : 44 / 100 [97.78%] @ "1035000"
// RTL Simulation : 45 / 100 [97.78%] @ "1045000"
// RTL Simulation : 46 / 100 [97.78%] @ "1055000"
// RTL Simulation : 47 / 100 [97.78%] @ "1065000"
// RTL Simulation : 48 / 100 [97.78%] @ "1075000"
// RTL Simulation : 49 / 100 [97.78%] @ "1085000"
// RTL Simulation : 50 / 100 [97.78%] @ "1095000"
// RTL Simulation : 51 / 100 [97.78%] @ "1105000"
// RTL Simulation : 52 / 100 [97.78%] @ "1115000"
// RTL Simulation : 53 / 100 [97.78%] @ "1125000"
// RTL Simulation : 54 / 100 [97.78%] @ "1135000"
// RTL Simulation : 55 / 100 [97.78%] @ "1145000"
// RTL Simulation : 56 / 100 [97.78%] @ "1155000"
// RTL Simulation : 57 / 100 [97.78%] @ "1165000"
// RTL Simulation : 58 / 100 [97.78%] @ "1175000"
// RTL Simulation : 59 / 100 [97.78%] @ "1185000"
// RTL Simulation : 60 / 100 [97.78%] @ "1195000"
// RTL Simulation : 61 / 100 [97.78%] @ "1205000"
// RTL Simulation : 62 / 100 [97.78%] @ "1215000"
// RTL Simulation : 63 / 100 [97.78%] @ "1225000"
// RTL Simulation : 64 / 100 [97.78%] @ "1235000"
// RTL Simulation : 65 / 100 [97.78%] @ "1245000"
// RTL Simulation : 66 / 100 [97.78%] @ "1255000"
// RTL Simulation : 67 / 100 [97.78%] @ "1265000"
// RTL Simulation : 68 / 100 [97.78%] @ "1275000"
// RTL Simulation : 69 / 100 [97.78%] @ "1285000"
// RTL Simulation : 70 / 100 [97.78%] @ "1295000"
// RTL Simulation : 71 / 100 [97.78%] @ "1305000"
// RTL Simulation : 72 / 100 [97.78%] @ "1315000"
// RTL Simulation : 73 / 100 [97.78%] @ "1325000"
// RTL Simulation : 74 / 100 [97.78%] @ "1335000"
// RTL Simulation : 75 / 100 [97.78%] @ "1345000"
// RTL Simulation : 76 / 100 [97.78%] @ "1355000"
// RTL Simulation : 77 / 100 [97.78%] @ "1365000"
// RTL Simulation : 78 / 100 [97.78%] @ "1375000"
// RTL Simulation : 79 / 100 [97.78%] @ "1385000"
// RTL Simulation : 80 / 100 [97.78%] @ "1395000"
// RTL Simulation : 81 / 100 [97.78%] @ "1405000"
// RTL Simulation : 82 / 100 [97.78%] @ "1415000"
// RTL Simulation : 83 / 100 [97.78%] @ "1425000"
// RTL Simulation : 84 / 100 [97.78%] @ "1435000"
// RTL Simulation : 85 / 100 [97.78%] @ "1445000"
// RTL Simulation : 86 / 100 [97.78%] @ "1455000"
// RTL Simulation : 87 / 100 [97.78%] @ "1465000"
// RTL Simulation : 88 / 100 [97.78%] @ "1475000"
// RTL Simulation : 89 / 100 [97.78%] @ "1485000"
// RTL Simulation : 90 / 100 [97.78%] @ "1495000"
// RTL Simulation : 91 / 100 [97.78%] @ "1505000"
// RTL Simulation : 92 / 100 [97.78%] @ "1515000"
// RTL Simulation : 93 / 100 [97.78%] @ "1525000"
// RTL Simulation : 94 / 100 [97.78%] @ "1535000"
// RTL Simulation : 95 / 100 [97.78%] @ "1545000"
// RTL Simulation : 96 / 100 [97.78%] @ "1555000"
// RTL Simulation : 97 / 100 [97.78%] @ "1565000"
// RTL Simulation : 98 / 100 [97.78%] @ "1575000"
// RTL Simulation : 99 / 100 [97.78%] @ "1585000"
// RTL Simulation : 100 / 100 [100.00%] @ "1595000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1655 ns : File "C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/sim/verilog/distortion.autotb.v" Line 309
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 19 12:03:59 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Output: 0
Output: 313952
Output: 626666
Output: 936906
Output: 1243449
Output: 1545084
Output: 1840622
Output: 2128896
Output: 2408768
Output: 2679133
Output: 2938926
Output: 3187119
Output: 3422735
Output: 3644843
Output: 3852566
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 4000000
Output: 3852566
Output: 3644843
Output: 3422735
Output: 3187119
Output: 2938926
Output: 2679133
Output: 2408768
Output: 2128896
Output: 1840622
Output: 1545084
Output: 1243449
Output: 936906
Output: 626666
Output: 313952
Output: 0
Output: -313952
Output: -626666
Output: -936906
Output: -1243449
Output: -1545084
Output: -1840622
Output: -2128896
Output: -2408768
Output: -2679133
Output: -2938926
Output: -3187119
Output: -3422735
Output: -3644843
Output: -3852566
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -4000000
Output: -3852566
Output: -3644843
Output: -3422735
Output: -3187119
Output: -2938926
Output: -2679133
Output: -2408768
Output: -2128896
Output: -1840622
Output: -1545084
Output: -1243449
Output: -936906
Output: -626666
Output: -313952
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 100
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 4 seconds. Total elapsed time: 119.123 seconds; peak allocated memory: 231.926 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 2m 4s
