blk_mem_logo.v,verilog,xil_defaultlib,../../../../zedboard.srcs/sources_1/ip/blk_mem_logo/sim/blk_mem_logo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
