///Register `RCFGLOCKR` reader
pub type R = crate::R<RCFGLOCKRrs>;
///Register `RCFGLOCKR` writer
pub type W = crate::W<RCFGLOCKRrs>;
///Field `LOCK0` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK0_R = crate::BitReader;
///Field `LOCK0` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK0_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK1` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK1_R = crate::BitReader;
///Field `LOCK1` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK1_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK2` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK2_R = crate::BitReader;
///Field `LOCK2` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK2_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK3` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK3_R = crate::BitReader;
///Field `LOCK3` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK3_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK4` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK4_R = crate::BitReader;
///Field `LOCK4` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK4_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK5` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK5_R = crate::BitReader;
///Field `LOCK5` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK5_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK6` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK6_R = crate::BitReader;
///Field `LOCK6` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK6_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK7` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK7_R = crate::BitReader;
///Field `LOCK7` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK7_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK8` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK8_R = crate::BitReader;
///Field `LOCK8` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK8_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK9` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK9_R = crate::BitReader;
///Field `LOCK9` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK9_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK10` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK10_R = crate::BitReader;
///Field `LOCK10` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK10_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK11` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK11_R = crate::BitReader;
///Field `LOCK11` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK11_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK12` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK12_R = crate::BitReader;
///Field `LOCK12` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK12_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK13` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK13_R = crate::BitReader;
///Field `LOCK13` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK13_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK14` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK14_R = crate::BitReader;
///Field `LOCK14` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK14_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `LOCK15` reader - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK15_R = crate::BitReader;
///Field `LOCK15` writer - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
pub type LOCK15_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock0(&self) -> LOCK0_R {
        LOCK0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock1(&self) -> LOCK1_R {
        LOCK1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock2(&self) -> LOCK2_R {
        LOCK2_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock3(&self) -> LOCK3_R {
        LOCK3_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock4(&self) -> LOCK4_R {
        LOCK4_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock5(&self) -> LOCK5_R {
        LOCK5_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock6(&self) -> LOCK6_R {
        LOCK6_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock7(&self) -> LOCK7_R {
        LOCK7_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock8(&self) -> LOCK8_R {
        LOCK8_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock9(&self) -> LOCK9_R {
        LOCK9_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock10(&self) -> LOCK10_R {
        LOCK10_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock11(&self) -> LOCK11_R {
        LOCK11_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock12(&self) -> LOCK12_R {
        LOCK12_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock13(&self) -> LOCK13_R {
        LOCK13_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock14(&self) -> LOCK14_R {
        LOCK14_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock15(&self) -> LOCK15_R {
        LOCK15_R::new(((self.bits >> 15) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RCFGLOCKR")
            .field("lock0", &self.lock0())
            .field("lock1", &self.lock1())
            .field("lock2", &self.lock2())
            .field("lock3", &self.lock3())
            .field("lock4", &self.lock4())
            .field("lock5", &self.lock5())
            .field("lock6", &self.lock6())
            .field("lock7", &self.lock7())
            .field("lock8", &self.lock8())
            .field("lock9", &self.lock9())
            .field("lock10", &self.lock10())
            .field("lock11", &self.lock11())
            .field("lock12", &self.lock12())
            .field("lock13", &self.lock13())
            .field("lock14", &self.lock14())
            .field("lock15", &self.lock15())
            .finish()
    }
}
impl W {
    ///Bit 0 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock0(&mut self) -> LOCK0_W<RCFGLOCKRrs> {
        LOCK0_W::new(self, 0)
    }
    ///Bit 1 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock1(&mut self) -> LOCK1_W<RCFGLOCKRrs> {
        LOCK1_W::new(self, 1)
    }
    ///Bit 2 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock2(&mut self) -> LOCK2_W<RCFGLOCKRrs> {
        LOCK2_W::new(self, 2)
    }
    ///Bit 3 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock3(&mut self) -> LOCK3_W<RCFGLOCKRrs> {
        LOCK3_W::new(self, 3)
    }
    ///Bit 4 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock4(&mut self) -> LOCK4_W<RCFGLOCKRrs> {
        LOCK4_W::new(self, 4)
    }
    ///Bit 5 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock5(&mut self) -> LOCK5_W<RCFGLOCKRrs> {
        LOCK5_W::new(self, 5)
    }
    ///Bit 6 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock6(&mut self) -> LOCK6_W<RCFGLOCKRrs> {
        LOCK6_W::new(self, 6)
    }
    ///Bit 7 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock7(&mut self) -> LOCK7_W<RCFGLOCKRrs> {
        LOCK7_W::new(self, 7)
    }
    ///Bit 8 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock8(&mut self) -> LOCK8_W<RCFGLOCKRrs> {
        LOCK8_W::new(self, 8)
    }
    ///Bit 9 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock9(&mut self) -> LOCK9_W<RCFGLOCKRrs> {
        LOCK9_W::new(self, 9)
    }
    ///Bit 10 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock10(&mut self) -> LOCK10_W<RCFGLOCKRrs> {
        LOCK10_W::new(self, 10)
    }
    ///Bit 11 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock11(&mut self) -> LOCK11_W<RCFGLOCKRrs> {
        LOCK11_W::new(self, 11)
    }
    ///Bit 12 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock12(&mut self) -> LOCK12_W<RCFGLOCKRrs> {
        LOCK12_W::new(self, 12)
    }
    ///Bit 13 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock13(&mut self) -> LOCK13_W<RCFGLOCKRrs> {
        LOCK13_W::new(self, 13)
    }
    ///Bit 14 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock14(&mut self) -> LOCK14_W<RCFGLOCKRrs> {
        LOCK14_W::new(self, 14)
    }
    ///Bit 15 - lock the configuration of HPDMA_SECCFGR.SECx, HPDMA_PRIVCFGR.PRIVx, and HPDMA_CxCIDCFGR until a global HPDMA reset
    #[inline(always)]
    pub fn lock15(&mut self) -> LOCK15_W<RCFGLOCKRrs> {
        LOCK15_W::new(self, 15)
    }
}
/**HPDMA configuration lock register

You can [`read`](crate::Reg::read) this register and get [`rcfglockr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rcfglockr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N645.html#HPDMA:RCFGLOCKR)*/
pub struct RCFGLOCKRrs;
impl crate::RegisterSpec for RCFGLOCKRrs {
    type Ux = u32;
}
///`read()` method returns [`rcfglockr::R`](R) reader structure
impl crate::Readable for RCFGLOCKRrs {}
///`write(|w| ..)` method takes [`rcfglockr::W`](W) writer structure
impl crate::Writable for RCFGLOCKRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets RCFGLOCKR to value 0
impl crate::Resettable for RCFGLOCKRrs {}
