digraph "CFG for '_Z10vector_eluifPKfiiPfii' function" {
	label="CFG for '_Z10vector_eluifPKfiiPfii' function";

	Node0x64c0b10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = icmp slt i32 %17, %0\l  br i1 %18, label %19, label %55\l|{<s0>T|<s1>F}}"];
	Node0x64c0b10:s0 -> Node0x64c2a40;
	Node0x64c0b10:s1 -> Node0x64c2ad0;
	Node0x64c2a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%19:\l19:                                               \l  %20 = mul nsw i32 %17, %4\l  %21 = add nsw i32 %20, %3\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds float, float addrspace(1)* %2, i64 %22\l  %24 = load float, float addrspace(1)* %23, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fmul float %24, 0x3FF7154760000000\l  %26 = tail call float @llvm.rint.f32(float %25)\l  %27 = fneg float %26\l  %28 = tail call float @llvm.fma.f32(float %27, float 0x3FE62E4300000000,\l... float %24)\l  %29 = tail call float @llvm.fma.f32(float %27, float 0xBE205C6100000000,\l... float %28)\l  %30 = tail call float @llvm.fmuladd.f32(float %29, float 0x3F2A267620000000,\l... float 0x3F56D2E000000000)\l  %31 = tail call float @llvm.fmuladd.f32(float %29, float %30, float\l... 0x3F8110FF20000000)\l  %32 = tail call float @llvm.fmuladd.f32(float %29, float %31, float\l... 0x3FA5555020000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %29, float %32, float\l... 0x3FC5555560000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %29, float %33, float\l... 5.000000e-01)\l  %35 = fmul float %29, %34\l  %36 = tail call float @llvm.fma.f32(float %29, float %35, float %29)\l  %37 = fcmp oeq float %26, 1.280000e+02\l  %38 = fptosi float %26 to i32\l  %39 = select i1 %37, i32 127, i32 %38\l  %40 = tail call float @llvm.amdgcn.ldexp.f32(float 1.000000e+00, i32 %39)\l  %41 = fadd float %40, -1.000000e+00\l  %42 = tail call float @llvm.fma.f32(float %40, float %36, float %41)\l  %43 = fmul float %42, 2.000000e+00\l  %44 = select i1 %37, float %43, float %42\l  %45 = fcmp ogt float %24, 0x40562E42E0000000\l  %46 = select i1 %45, float 0x7FF0000000000000, float %44\l  %47 = fcmp olt float %24, -1.700000e+01\l  %48 = select i1 %47, float -1.000000e+00, float %46\l  %49 = fmul contract float %48, %1\l  %50 = tail call float @llvm.maxnum.f32(float %24, float %49)\l  %51 = mul nsw i32 %17, %7\l  %52 = add nsw i32 %51, %6\l  %53 = sext i32 %52 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %5, i64 %53\l  store float %50, float addrspace(1)* %54, align 4, !tbaa !7\l  br label %55\l}"];
	Node0x64c2a40 -> Node0x64c2ad0;
	Node0x64c2ad0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
