// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/17/2025 23:51:52"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module bne_cpu (
	clk,
	reset,
	writedata,
	dataadr,
	memwrite);
input 	logic clk ;
input 	logic reset ;
output 	logic [31:0] writedata ;
output 	logic [31:0] dataadr ;
output 	logic memwrite ;

// Design Ports Information
// writedata[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[2]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[6]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[9]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[12]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[13]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[14]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[15]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[16]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[17]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[18]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[19]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[20]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[21]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[22]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[23]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[24]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[25]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[26]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[27]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[29]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[30]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[31]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[1]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[7]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[12]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[13]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[16]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[17]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[18]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[20]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[21]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[22]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[23]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[24]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[25]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[26]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[27]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[28]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[29]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[30]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataadr[31]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memwrite	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \writedata[0]~output_o ;
wire \writedata[1]~output_o ;
wire \writedata[2]~output_o ;
wire \writedata[3]~output_o ;
wire \writedata[4]~output_o ;
wire \writedata[5]~output_o ;
wire \writedata[6]~output_o ;
wire \writedata[7]~output_o ;
wire \writedata[8]~output_o ;
wire \writedata[9]~output_o ;
wire \writedata[10]~output_o ;
wire \writedata[11]~output_o ;
wire \writedata[12]~output_o ;
wire \writedata[13]~output_o ;
wire \writedata[14]~output_o ;
wire \writedata[15]~output_o ;
wire \writedata[16]~output_o ;
wire \writedata[17]~output_o ;
wire \writedata[18]~output_o ;
wire \writedata[19]~output_o ;
wire \writedata[20]~output_o ;
wire \writedata[21]~output_o ;
wire \writedata[22]~output_o ;
wire \writedata[23]~output_o ;
wire \writedata[24]~output_o ;
wire \writedata[25]~output_o ;
wire \writedata[26]~output_o ;
wire \writedata[27]~output_o ;
wire \writedata[28]~output_o ;
wire \writedata[29]~output_o ;
wire \writedata[30]~output_o ;
wire \writedata[31]~output_o ;
wire \dataadr[0]~output_o ;
wire \dataadr[1]~output_o ;
wire \dataadr[2]~output_o ;
wire \dataadr[3]~output_o ;
wire \dataadr[4]~output_o ;
wire \dataadr[5]~output_o ;
wire \dataadr[6]~output_o ;
wire \dataadr[7]~output_o ;
wire \dataadr[8]~output_o ;
wire \dataadr[9]~output_o ;
wire \dataadr[10]~output_o ;
wire \dataadr[11]~output_o ;
wire \dataadr[12]~output_o ;
wire \dataadr[13]~output_o ;
wire \dataadr[14]~output_o ;
wire \dataadr[15]~output_o ;
wire \dataadr[16]~output_o ;
wire \dataadr[17]~output_o ;
wire \dataadr[18]~output_o ;
wire \dataadr[19]~output_o ;
wire \dataadr[20]~output_o ;
wire \dataadr[21]~output_o ;
wire \dataadr[22]~output_o ;
wire \dataadr[23]~output_o ;
wire \dataadr[24]~output_o ;
wire \dataadr[25]~output_o ;
wire \dataadr[26]~output_o ;
wire \dataadr[27]~output_o ;
wire \dataadr[28]~output_o ;
wire \dataadr[29]~output_o ;
wire \dataadr[30]~output_o ;
wire \dataadr[31]~output_o ;
wire \memwrite~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cpu|dp|pcreg|q[2]~6_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \cpu|dp|pcreg|q[2]~7 ;
wire \cpu|dp|pcreg|q[3]~8_combout ;
wire \cpu|dp|pcreg|q[3]~9 ;
wire \cpu|dp|pcreg|q[4]~10_combout ;
wire \cpu|dp|pcreg|q[4]~11 ;
wire \cpu|dp|pcreg|q[5]~12_combout ;
wire \cpu|dp|pcreg|q[5]~13 ;
wire \cpu|dp|pcreg|q[6]~14_combout ;
wire \cpu|dp|pcreg|q[6]~15 ;
wire \cpu|dp|pcreg|q[7]~16_combout ;
wire \imem|RAM~4_combout ;
wire \imem|RAM~5_combout ;
wire \imem|RAM~0_combout ;
wire \imem|RAM~6_combout ;
wire \cpu|c|ad|Mux0~0_combout ;
wire \cpu|dp|rf|rd1[0]~95_combout ;
wire \cpu|dp|rf|rf~1049_combout ;
wire \imem|RAM~2_combout ;
wire \imem|RAM~3_combout ;
wire \cpu|c|md|WideOr1~2_combout ;
wire \cpu|c|md|Decoder0~2_combout ;
wire \cpu|c|md|Decoder0~3_combout ;
wire \imem|RAM~1_combout ;
wire \cpu|dp|rf|Equal0~0_combout ;
wire \cpu|dp|rf|rf~1147_combout ;
wire \cpu|dp|rf|rf~64_q ;
wire \cpu|dp|rf|always0~0_combout ;
wire \cpu|dp|rf|rf~1145_combout ;
wire \cpu|dp|rf|rf~1148_combout ;
wire \cpu|dp|rf|rf~32_q ;
wire \cpu|dp|rf|rf~1048_combout ;
wire \cpu|dp|rf|rf~1050_combout ;
wire \cpu|dp|alu|condinvb[0]~36_combout ;
wire \cpu|dp|alu|condinvb[0]~34_combout ;
wire \cpu|c|md|WideOr11~2_combout ;
wire \cpu|dp|alu|Add0~1_cout ;
wire \cpu|dp|alu|Add0~2_combout ;
wire \cpu|dp|alu|Mux0~0_combout ;
wire \cpu|dp|rf|rf~1146_combout ;
wire \cpu|dp|rf|rf~1150_combout ;
wire \cpu|dp|rf|rf~287_q ;
wire \cpu|dp|rf|rd1[31]~64_combout ;
wire \cpu|dp|rf|rf~1149_combout ;
wire \cpu|dp|rf|rf~351_q ;
wire \cpu|dp|rf|rf~1142_combout ;
wire \cpu|dp|rf|rf~1039_combout ;
wire \cpu|dp|rf|rf~1152_combout ;
wire \cpu|dp|rf|rf~319_q ;
wire \cpu|dp|rf|rd2[31]~63_combout ;
wire \cpu|dp|rf|rf~1151_combout ;
wire \cpu|dp|rf|rf~127_q ;
wire \cpu|dp|rf|rf~95_q ;
wire \cpu|dp|rf|rf~63_q ;
wire \cpu|dp|rf|rf~1143_combout ;
wire \cpu|dp|rf|rf~1144_combout ;
wire \cpu|dp|rf|Equal2~0_combout ;
wire \cpu|dp|rf|rd2[31]~64_combout ;
wire \cpu|dp|alu|condinvb[31]~4_combout ;
wire \cpu|dp|rf|rd1[30]~65_combout ;
wire \cpu|dp|rf|rf~285_q ;
wire \cpu|dp|rf|rd1[29]~66_combout ;
wire \cpu|dp|rf|rf~284_q ;
wire \cpu|dp|rf|rd1[28]~67_combout ;
wire \cpu|dp|rf|rf~123_q ;
wire \cpu|dp|rf|rf~91_q ;
wire \cpu|dp|rf|rf~59_q ;
wire \cpu|dp|rf|rf~1131_combout ;
wire \cpu|dp|rf|rf~1132_combout ;
wire \cpu|dp|rf|rf~315_q ;
wire \cpu|dp|rf|rf~347_q ;
wire \cpu|dp|rf|rf~1130_combout ;
wire \cpu|dp|rf|rd2[27]~55_combout ;
wire \cpu|dp|rf|rd2[27]~56_combout ;
wire \cpu|dp|alu|condinvb[27]~8_combout ;
wire \cpu|dp|rf|rf~122_q ;
wire \cpu|dp|rf|rf~90_q ;
wire \cpu|dp|rf|rf~58_q ;
wire \cpu|dp|rf|rf~1128_combout ;
wire \cpu|dp|rf|rf~1129_combout ;
wire \cpu|dp|rf|rf~314_q ;
wire \cpu|dp|rf|rf~346_q ;
wire \cpu|dp|rf|rf~1127_combout ;
wire \cpu|dp|rf|rd2[26]~53_combout ;
wire \cpu|dp|rf|rd2[26]~54_combout ;
wire \cpu|dp|alu|condinvb[26]~9_combout ;
wire \cpu|dp|rf|rf~121_q ;
wire \cpu|dp|rf|rf~57_q ;
wire \cpu|dp|rf|rf~1125_combout ;
wire \cpu|dp|rf|rf~89_q ;
wire \cpu|dp|rf|rf~1126_combout ;
wire \cpu|dp|rf|rf~345_q ;
wire \cpu|dp|rf|rf~1124_combout ;
wire \cpu|dp|rf|rf~313_q ;
wire \cpu|dp|rf|rd2[25]~51_combout ;
wire \cpu|dp|rf|rd2[25]~52_combout ;
wire \cpu|dp|alu|condinvb[25]~10_combout ;
wire \cpu|dp|rf|rf~120_q ;
wire \cpu|dp|rf|rf~88_q ;
wire \cpu|dp|rf|rf~56_q ;
wire \cpu|dp|rf|rf~1122_combout ;
wire \cpu|dp|rf|rf~1123_combout ;
wire \cpu|dp|rf|rf~312_q ;
wire \cpu|dp|rf|rf~344_q ;
wire \cpu|dp|rf|rf~1121_combout ;
wire \cpu|dp|rf|rd2[24]~49_combout ;
wire \cpu|dp|rf|rd2[24]~50_combout ;
wire \cpu|dp|alu|condinvb[24]~11_combout ;
wire \cpu|dp|rf|rf~279_q ;
wire \cpu|dp|rf|rd1[23]~72_combout ;
wire \cpu|dp|rf|rf~54_q ;
wire \cpu|dp|rf|rf~1116_combout ;
wire \cpu|dp|rf|rf~86_q ;
wire \cpu|dp|rf|rf~118_q ;
wire \cpu|dp|rf|rf~1117_combout ;
wire \cpu|dp|rf|rf~342_q ;
wire \cpu|dp|rf|rf~1115_combout ;
wire \cpu|dp|rf|rf~310_q ;
wire \cpu|dp|rf|rd2[22]~45_combout ;
wire \cpu|dp|rf|rd2[22]~46_combout ;
wire \cpu|dp|alu|condinvb[22]~13_combout ;
wire \cpu|dp|rf|rf~277_q ;
wire \cpu|dp|rf|rd1[21]~74_combout ;
wire \cpu|dp|rf|rf~276_q ;
wire \cpu|dp|rf|rd1[20]~75_combout ;
wire \cpu|dp|rf|rf~275_q ;
wire \cpu|dp|rf|rd1[19]~76_combout ;
wire \cpu|dp|rf|rf~274_q ;
wire \cpu|dp|rf|rd1[18]~77_combout ;
wire \cpu|dp|rf|rf~273_q ;
wire \cpu|dp|rf|rd1[17]~78_combout ;
wire \cpu|dp|rf|rd2[0]~3_combout ;
wire \cpu|dp|rf|rf~272_q ;
wire \cpu|dp|rf|rd1[16]~79_combout ;
wire \cpu|dp|rf|rf~111_q ;
wire \cpu|dp|rf|rf~47_q ;
wire \cpu|dp|rf|rf~1095_combout ;
wire \cpu|dp|rf|rf~79_q ;
wire \cpu|dp|rf|rf~1096_combout ;
wire \cpu|dp|rf|rf~335_q ;
wire \cpu|dp|rf|rf~1094_combout ;
wire \cpu|dp|rf|rf~303_q ;
wire \cpu|dp|rf|rd2[15]~31_combout ;
wire \cpu|dp|rf|rd2[15]~32_combout ;
wire \cpu|dp|alu|condinvb[15]~20_combout ;
wire \cpu|dp|rf|rf~110_q ;
wire \cpu|dp|rf|rf~46_q ;
wire \cpu|dp|rf|rf~1092_combout ;
wire \cpu|dp|rf|rf~78_q ;
wire \cpu|dp|rf|rf~1093_combout ;
wire \cpu|dp|rf|rf~334_q ;
wire \cpu|dp|rf|rf~1091_combout ;
wire \cpu|dp|rf|rf~302_q ;
wire \cpu|dp|rf|rd2[14]~29_combout ;
wire \cpu|dp|rf|rd2[14]~30_combout ;
wire \cpu|dp|alu|condinvb[14]~21_combout ;
wire \cpu|dp|rf|rf~269_q ;
wire \cpu|dp|rf|rd1[13]~82_combout ;
wire \cpu|dp|rf|rf~44_q ;
wire \cpu|dp|rf|rf~1086_combout ;
wire \cpu|dp|rf|rf~108feeder_combout ;
wire \cpu|dp|rf|rf~108_q ;
wire \cpu|dp|rf|rf~76_q ;
wire \cpu|dp|rf|rf~1087_combout ;
wire \cpu|dp|rf|rf~300_q ;
wire \cpu|dp|rf|rf~332_q ;
wire \cpu|dp|rf|rf~1085_combout ;
wire \cpu|dp|rf|rd2[12]~25_combout ;
wire \cpu|dp|rf|rd2[12]~26_combout ;
wire \cpu|dp|alu|condinvb[12]~23_combout ;
wire \cpu|dp|rf|rf~267_q ;
wire \cpu|dp|rf|rd1[11]~84_combout ;
wire \cpu|dp|rf|rf~266_q ;
wire \cpu|dp|rf|rd1[10]~85_combout ;
wire \cpu|dp|rf|rf~265_q ;
wire \cpu|dp|rf|rd1[9]~86_combout ;
wire \cpu|dp|rf|rf~264feeder_combout ;
wire \cpu|dp|rf|rf~264_q ;
wire \cpu|dp|rf|rd1[8]~87_combout ;
wire \cpu|dp|rf|rf~263_q ;
wire \cpu|dp|rf|rd1[7]~88_combout ;
wire \cpu|dp|rf|rf~262feeder_combout ;
wire \cpu|dp|rf|rf~262_q ;
wire \cpu|dp|rf|rd1[6]~89_combout ;
wire \cpu|dp|rf|rf~101feeder_combout ;
wire \cpu|dp|rf|rf~101_q ;
wire \cpu|dp|rf|rf~37_q ;
wire \cpu|dp|rf|rf~1065_combout ;
wire \cpu|dp|rf|rf~69_q ;
wire \cpu|dp|rf|rf~1066_combout ;
wire \cpu|dp|rf|rf~293_q ;
wire \cpu|dp|rf|rf~325_q ;
wire \cpu|dp|rf|rf~1064_combout ;
wire \cpu|dp|rf|rd2[5]~11_combout ;
wire \cpu|dp|rf|rd2[5]~12_combout ;
wire \cpu|dp|alu|condinvb[5]~30_combout ;
wire \cpu|dp|rf|rf~260_q ;
wire \cpu|dp|rf|rd1[4]~91_combout ;
wire \cpu|dp|rf|rf~259feeder_combout ;
wire \cpu|dp|rf|rf~259_q ;
wire \cpu|dp|rf|rd1[3]~92_combout ;
wire \imem|RAM~7_combout ;
wire \cpu|dp|rf|rf~258_q ;
wire \cpu|dp|rf|rd1[2]~93_combout ;
wire \cpu|dp|rf|rf~289_q ;
wire \cpu|dp|rf|rf~321_q ;
wire \cpu|dp|rf|rf~1052_combout ;
wire \cpu|dp|rf|rf~1053_combout ;
wire \cpu|dp|rf|rd2[1]~2_combout ;
wire \cpu|dp|rf|rf~97feeder_combout ;
wire \cpu|dp|rf|rf~97_q ;
wire \cpu|dp|rf|rf~65_q ;
wire \cpu|dp|rf|rf~33_q ;
wire \cpu|dp|rf|rf~1054_combout ;
wire \cpu|dp|rf|rf~1055_combout ;
wire \cpu|dp|rf|rd2[1]~4_combout ;
wire \cpu|dp|alu|condinvb[1]~33_combout ;
wire \cpu|dp|alu|Add0~3 ;
wire \cpu|dp|alu|Add0~4_combout ;
wire \cpu|dp|alu|Mux30~0_combout ;
wire \cpu|dp|rf|rf~257feeder_combout ;
wire \cpu|dp|rf|rf~257_q ;
wire \cpu|dp|rf|rd1[1]~94_combout ;
wire \cpu|dp|alu|Add0~5 ;
wire \cpu|dp|alu|Add0~6_combout ;
wire \cpu|dp|alu|Mux29~0_combout ;
wire \cpu|dp|rf|rf~66_q ;
wire \cpu|dp|rf|rf~98_q ;
wire \cpu|dp|rf|rf~34_q ;
wire \cpu|dp|rf|rf~1056_combout ;
wire \cpu|dp|rf|rd2[2]~5_combout ;
wire \cpu|dp|rf|rf~322_q ;
wire \cpu|dp|rf|rf~290_q ;
wire \cpu|dp|rf|rd2[2]~6_combout ;
wire \cpu|dp|rf|rd2[2]~7_combout ;
wire \cpu|dp|rf|rd2[2]~8_combout ;
wire \cpu|dp|alu|condinvb[2]~32_combout ;
wire \cpu|dp|alu|Add0~7 ;
wire \cpu|dp|alu|Add0~8_combout ;
wire \cpu|dp|alu|Mux28~0_combout ;
wire \cpu|dp|rf|rf~35_q ;
wire \cpu|dp|rf|rf~1057_combout ;
wire \cpu|dp|rf|rf~99feeder_combout ;
wire \cpu|dp|rf|rf~99_q ;
wire \cpu|dp|rf|rf~67_q ;
wire \cpu|dp|rf|rf~1058_combout ;
wire \cpu|dp|alu|condinvb[3]~35_combout ;
wire \cpu|dp|alu|Add0~9 ;
wire \cpu|dp|alu|Add0~10_combout ;
wire \cpu|dp|alu|Mux27~0_combout ;
wire \cpu|dp|rf|rf~292_q ;
wire \cpu|dp|rf|rf~324_q ;
wire \cpu|dp|rf|rf~1061_combout ;
wire \cpu|dp|rf|rd2[4]~9_combout ;
wire \cpu|dp|rf|rf~100feeder_combout ;
wire \cpu|dp|rf|rf~100_q ;
wire \cpu|dp|rf|rf~68_q ;
wire \cpu|dp|rf|rf~36_q ;
wire \cpu|dp|rf|rf~1062_combout ;
wire \cpu|dp|rf|rf~1063_combout ;
wire \cpu|dp|rf|rd2[4]~10_combout ;
wire \cpu|dp|alu|condinvb[4]~31_combout ;
wire \cpu|dp|alu|Add0~11 ;
wire \cpu|dp|alu|Add0~12_combout ;
wire \cpu|dp|alu|Mux26~0_combout ;
wire \cpu|dp|rf|rf~261_q ;
wire \cpu|dp|rf|rd1[5]~90_combout ;
wire \cpu|dp|alu|Add0~13 ;
wire \cpu|dp|alu|Add0~14_combout ;
wire \cpu|dp|alu|Mux25~0_combout ;
wire \cpu|dp|rf|rf~294_q ;
wire \cpu|dp|rf|rf~326_q ;
wire \cpu|dp|rf|rf~1067_combout ;
wire \cpu|dp|rf|rd2[6]~13_combout ;
wire \cpu|dp|rf|rf~38_q ;
wire \cpu|dp|rf|rf~1068_combout ;
wire \cpu|dp|rf|rf~102feeder_combout ;
wire \cpu|dp|rf|rf~102_q ;
wire \cpu|dp|rf|rf~70_q ;
wire \cpu|dp|rf|rf~1069_combout ;
wire \cpu|dp|rf|rd2[6]~14_combout ;
wire \cpu|dp|alu|condinvb[6]~29_combout ;
wire \cpu|dp|alu|Add0~15 ;
wire \cpu|dp|alu|Add0~16_combout ;
wire \cpu|dp|alu|Mux24~0_combout ;
wire \cpu|dp|rf|rf~39_q ;
wire \cpu|dp|rf|rf~1071_combout ;
wire \cpu|dp|rf|rf~103feeder_combout ;
wire \cpu|dp|rf|rf~103_q ;
wire \cpu|dp|rf|rf~71_q ;
wire \cpu|dp|rf|rf~1072_combout ;
wire \cpu|dp|rf|rf~295_q ;
wire \cpu|dp|rf|rf~327_q ;
wire \cpu|dp|rf|rf~1070_combout ;
wire \cpu|dp|rf|rd2[7]~15_combout ;
wire \cpu|dp|rf|rd2[7]~16_combout ;
wire \cpu|dp|alu|condinvb[7]~28_combout ;
wire \cpu|dp|alu|Add0~17 ;
wire \cpu|dp|alu|Add0~18_combout ;
wire \cpu|dp|alu|Mux23~0_combout ;
wire \cpu|dp|rf|rf~40_q ;
wire \cpu|dp|rf|rf~1074_combout ;
wire \cpu|dp|rf|rf~104feeder_combout ;
wire \cpu|dp|rf|rf~104_q ;
wire \cpu|dp|rf|rf~72_q ;
wire \cpu|dp|rf|rf~1075_combout ;
wire \cpu|dp|rf|rf~296_q ;
wire \cpu|dp|rf|rf~328_q ;
wire \cpu|dp|rf|rf~1073_combout ;
wire \cpu|dp|rf|rd2[8]~17_combout ;
wire \cpu|dp|rf|rd2[8]~18_combout ;
wire \cpu|dp|alu|condinvb[8]~27_combout ;
wire \cpu|dp|alu|Add0~19 ;
wire \cpu|dp|alu|Add0~20_combout ;
wire \cpu|dp|alu|Mux22~0_combout ;
wire \cpu|dp|rf|rf~105feeder_combout ;
wire \cpu|dp|rf|rf~105_q ;
wire \cpu|dp|rf|rf~41_q ;
wire \cpu|dp|rf|rf~1077_combout ;
wire \cpu|dp|rf|rf~73_q ;
wire \cpu|dp|rf|rf~1078_combout ;
wire \cpu|dp|rf|rf~297_q ;
wire \cpu|dp|rf|rf~329_q ;
wire \cpu|dp|rf|rf~1076_combout ;
wire \cpu|dp|rf|rd2[9]~19_combout ;
wire \cpu|dp|rf|rd2[9]~20_combout ;
wire \cpu|dp|alu|condinvb[9]~26_combout ;
wire \cpu|dp|alu|Add0~21 ;
wire \cpu|dp|alu|Add0~22_combout ;
wire \cpu|dp|alu|Mux21~0_combout ;
wire \cpu|dp|rf|rf~106feeder_combout ;
wire \cpu|dp|rf|rf~106_q ;
wire \cpu|dp|rf|rf~74_q ;
wire \cpu|dp|rf|rf~42_q ;
wire \cpu|dp|rf|rf~1080_combout ;
wire \cpu|dp|rf|rf~1081_combout ;
wire \cpu|dp|rf|rf~298_q ;
wire \cpu|dp|rf|rf~330_q ;
wire \cpu|dp|rf|rf~1079_combout ;
wire \cpu|dp|rf|rd2[10]~21_combout ;
wire \cpu|dp|rf|rd2[10]~22_combout ;
wire \cpu|dp|alu|condinvb[10]~25_combout ;
wire \cpu|dp|alu|Add0~23 ;
wire \cpu|dp|alu|Add0~24_combout ;
wire \cpu|dp|alu|Mux20~0_combout ;
wire \cpu|dp|rf|rf~107feeder_combout ;
wire \cpu|dp|rf|rf~107_q ;
wire \cpu|dp|rf|rf~75_q ;
wire \cpu|dp|rf|rf~43_q ;
wire \cpu|dp|rf|rf~1083_combout ;
wire \cpu|dp|rf|rf~1084_combout ;
wire \cpu|dp|rf|rf~299_q ;
wire \cpu|dp|rf|rf~331_q ;
wire \cpu|dp|rf|rf~1082_combout ;
wire \cpu|dp|rf|rd2[11]~23_combout ;
wire \cpu|dp|rf|rd2[11]~24_combout ;
wire \cpu|dp|alu|condinvb[11]~24_combout ;
wire \cpu|dp|alu|Add0~25 ;
wire \cpu|dp|alu|Add0~26_combout ;
wire \cpu|dp|alu|Mux19~0_combout ;
wire \cpu|dp|rf|rf~268_q ;
wire \cpu|dp|rf|rd1[12]~83_combout ;
wire \cpu|dp|alu|Add0~27 ;
wire \cpu|dp|alu|Add0~28_combout ;
wire \cpu|dp|alu|Mux18~0_combout ;
wire \cpu|dp|rf|rf~109feeder_combout ;
wire \cpu|dp|rf|rf~109_q ;
wire \cpu|dp|rf|rf~77_q ;
wire \cpu|dp|rf|rf~45_q ;
wire \cpu|dp|rf|rf~1089_combout ;
wire \cpu|dp|rf|rf~1090_combout ;
wire \cpu|dp|rf|rf~301_q ;
wire \cpu|dp|rf|rf~333_q ;
wire \cpu|dp|rf|rf~1088_combout ;
wire \cpu|dp|rf|rd2[13]~27_combout ;
wire \cpu|dp|rf|rd2[13]~28_combout ;
wire \cpu|dp|alu|condinvb[13]~22_combout ;
wire \cpu|dp|alu|Add0~29 ;
wire \cpu|dp|alu|Add0~30_combout ;
wire \cpu|dp|alu|Mux17~0_combout ;
wire \cpu|dp|rf|rf~270_q ;
wire \cpu|dp|rf|rd1[14]~81_combout ;
wire \cpu|dp|alu|Add0~31 ;
wire \cpu|dp|alu|Add0~32_combout ;
wire \cpu|dp|alu|Mux16~0_combout ;
wire \cpu|dp|rf|rf~271_q ;
wire \cpu|dp|rf|rd1[15]~80_combout ;
wire \cpu|dp|alu|Add0~33 ;
wire \cpu|dp|alu|Add0~34_combout ;
wire \cpu|dp|alu|Mux15~0_combout ;
wire \cpu|dp|rf|rf~304_q ;
wire \cpu|dp|rf|rf~336_q ;
wire \cpu|dp|rf|rf~1097_combout ;
wire \cpu|dp|rf|rd2[16]~33_combout ;
wire \cpu|dp|rf|rf~112feeder_combout ;
wire \cpu|dp|rf|rf~112_q ;
wire \cpu|dp|rf|rf~80_q ;
wire \cpu|dp|rf|rf~48_q ;
wire \cpu|dp|rf|rf~1098_combout ;
wire \cpu|dp|rf|rf~1099_combout ;
wire \cpu|dp|rf|rd2[16]~34_combout ;
wire \cpu|dp|alu|condinvb[16]~19_combout ;
wire \cpu|dp|alu|Add0~35 ;
wire \cpu|dp|alu|Add0~36_combout ;
wire \cpu|dp|alu|Mux14~0_combout ;
wire \cpu|dp|rf|rf~305feeder_combout ;
wire \cpu|dp|rf|rf~305_q ;
wire \cpu|dp|rf|rf~337_q ;
wire \cpu|dp|rf|rf~1100_combout ;
wire \cpu|dp|rf|rd2[17]~35_combout ;
wire \cpu|dp|rf|rf~81feeder_combout ;
wire \cpu|dp|rf|rf~81_q ;
wire \cpu|dp|rf|rf~113feeder_combout ;
wire \cpu|dp|rf|rf~113_q ;
wire \cpu|dp|rf|rf~49_q ;
wire \cpu|dp|rf|rf~1101_combout ;
wire \cpu|dp|rf|rf~1102_combout ;
wire \cpu|dp|rf|rd2[17]~36_combout ;
wire \cpu|dp|alu|condinvb[17]~18_combout ;
wire \cpu|dp|alu|Add0~37 ;
wire \cpu|dp|alu|Add0~38_combout ;
wire \cpu|dp|alu|Mux13~0_combout ;
wire \cpu|dp|rf|rf~114_q ;
wire \cpu|dp|rf|rf~50_q ;
wire \cpu|dp|rf|rf~1104_combout ;
wire \cpu|dp|rf|rf~82_q ;
wire \cpu|dp|rf|rf~1105_combout ;
wire \cpu|dp|rf|rf~338_q ;
wire \cpu|dp|rf|rf~1103_combout ;
wire \cpu|dp|rf|rf~306_q ;
wire \cpu|dp|rf|rd2[18]~37_combout ;
wire \cpu|dp|rf|rd2[18]~38_combout ;
wire \cpu|dp|alu|condinvb[18]~17_combout ;
wire \cpu|dp|alu|Add0~39 ;
wire \cpu|dp|alu|Add0~40_combout ;
wire \cpu|dp|alu|Mux12~0_combout ;
wire \cpu|dp|rf|rf~83_q ;
wire \cpu|dp|rf|rf~115_q ;
wire \cpu|dp|rf|rf~51_q ;
wire \cpu|dp|rf|rf~1107_combout ;
wire \cpu|dp|rf|rf~1108_combout ;
wire \cpu|dp|rf|rf~307_q ;
wire \cpu|dp|rf|rf~339_q ;
wire \cpu|dp|rf|rf~1106_combout ;
wire \cpu|dp|rf|rd2[19]~39_combout ;
wire \cpu|dp|rf|rd2[19]~40_combout ;
wire \cpu|dp|alu|condinvb[19]~16_combout ;
wire \cpu|dp|alu|Add0~41 ;
wire \cpu|dp|alu|Add0~42_combout ;
wire \cpu|dp|alu|Mux11~0_combout ;
wire \cpu|dp|rf|rf~116_q ;
wire \cpu|dp|rf|rf~84_q ;
wire \cpu|dp|rf|rf~52_q ;
wire \cpu|dp|rf|rf~1110_combout ;
wire \cpu|dp|rf|rf~1111_combout ;
wire \cpu|dp|rf|rf~308_q ;
wire \cpu|dp|rf|rf~340_q ;
wire \cpu|dp|rf|rf~1109_combout ;
wire \cpu|dp|rf|rd2[20]~41_combout ;
wire \cpu|dp|rf|rd2[20]~42_combout ;
wire \cpu|dp|alu|condinvb[20]~15_combout ;
wire \cpu|dp|alu|Add0~43 ;
wire \cpu|dp|alu|Add0~44_combout ;
wire \cpu|dp|alu|Mux10~0_combout ;
wire \cpu|dp|rf|rf~117_q ;
wire \cpu|dp|rf|rf~85_q ;
wire \cpu|dp|rf|rf~53_q ;
wire \cpu|dp|rf|rf~1113_combout ;
wire \cpu|dp|rf|rf~1114_combout ;
wire \cpu|dp|rf|rf~341_q ;
wire \cpu|dp|rf|rf~1112_combout ;
wire \cpu|dp|rf|rf~309_q ;
wire \cpu|dp|rf|rd2[21]~43_combout ;
wire \cpu|dp|rf|rd2[21]~44_combout ;
wire \cpu|dp|alu|condinvb[21]~14_combout ;
wire \cpu|dp|alu|Add0~45 ;
wire \cpu|dp|alu|Add0~46_combout ;
wire \cpu|dp|alu|Mux9~0_combout ;
wire \cpu|dp|rf|rf~278_q ;
wire \cpu|dp|rf|rd1[22]~73_combout ;
wire \cpu|dp|alu|Add0~47 ;
wire \cpu|dp|alu|Add0~48_combout ;
wire \cpu|dp|alu|Mux8~0_combout ;
wire \cpu|dp|rf|rf~119_q ;
wire \cpu|dp|rf|rf~87_q ;
wire \cpu|dp|rf|rf~55_q ;
wire \cpu|dp|rf|rf~1119_combout ;
wire \cpu|dp|rf|rf~1120_combout ;
wire \cpu|dp|rf|rf~343_q ;
wire \cpu|dp|rf|rf~1118_combout ;
wire \cpu|dp|rf|rf~311_q ;
wire \cpu|dp|rf|rd2[23]~47_combout ;
wire \cpu|dp|rf|rd2[23]~48_combout ;
wire \cpu|dp|alu|condinvb[23]~12_combout ;
wire \cpu|dp|alu|Add0~49 ;
wire \cpu|dp|alu|Add0~50_combout ;
wire \cpu|dp|alu|Mux7~0_combout ;
wire \cpu|dp|rf|rf~280_q ;
wire \cpu|dp|rf|rd1[24]~71_combout ;
wire \cpu|dp|alu|Add0~51 ;
wire \cpu|dp|alu|Add0~52_combout ;
wire \cpu|dp|alu|Mux6~0_combout ;
wire \cpu|dp|rf|rf~281_q ;
wire \cpu|dp|rf|rd1[25]~70_combout ;
wire \cpu|dp|alu|Add0~53 ;
wire \cpu|dp|alu|Add0~54_combout ;
wire \cpu|dp|alu|Mux5~0_combout ;
wire \cpu|dp|rf|rf~282_q ;
wire \cpu|dp|rf|rd1[26]~69_combout ;
wire \cpu|dp|alu|Add0~55 ;
wire \cpu|dp|alu|Add0~56_combout ;
wire \cpu|dp|alu|Mux4~0_combout ;
wire \cpu|dp|rf|rf~283_q ;
wire \cpu|dp|rf|rd1[27]~68_combout ;
wire \cpu|dp|alu|Add0~57 ;
wire \cpu|dp|alu|Add0~58_combout ;
wire \cpu|dp|alu|Mux3~0_combout ;
wire \cpu|dp|rf|rf~124_q ;
wire \cpu|dp|rf|rf~60_q ;
wire \cpu|dp|rf|rf~1134_combout ;
wire \cpu|dp|rf|rf~92_q ;
wire \cpu|dp|rf|rf~1135_combout ;
wire \cpu|dp|rf|rf~316_q ;
wire \cpu|dp|rf|rf~348_q ;
wire \cpu|dp|rf|rf~1133_combout ;
wire \cpu|dp|rf|rd2[28]~57_combout ;
wire \cpu|dp|rf|rd2[28]~58_combout ;
wire \cpu|dp|alu|condinvb[28]~7_combout ;
wire \cpu|dp|alu|Add0~59 ;
wire \cpu|dp|alu|Add0~60_combout ;
wire \cpu|dp|alu|Mux2~0_combout ;
wire \cpu|dp|rf|rf~125_q ;
wire \cpu|dp|rf|rf~61_q ;
wire \cpu|dp|rf|rf~1137_combout ;
wire \cpu|dp|rf|rf~93_q ;
wire \cpu|dp|rf|rf~1138_combout ;
wire \cpu|dp|rf|rf~317_q ;
wire \cpu|dp|rf|rf~349_q ;
wire \cpu|dp|rf|rf~1136_combout ;
wire \cpu|dp|rf|rd2[29]~59_combout ;
wire \cpu|dp|rf|rd2[29]~60_combout ;
wire \cpu|dp|alu|condinvb[29]~6_combout ;
wire \cpu|dp|alu|Add0~61 ;
wire \cpu|dp|alu|Add0~62_combout ;
wire \cpu|dp|alu|Mux1~0_combout ;
wire \cpu|dp|rf|rf~286_q ;
wire \cpu|dp|rf|rf~350_q ;
wire \cpu|dp|rf|rf~1139_combout ;
wire \cpu|dp|rf|rf~318_q ;
wire \cpu|dp|rf|rd2[30]~61_combout ;
wire \cpu|dp|rf|rf~62_q ;
wire \cpu|dp|rf|rf~1140_combout ;
wire \cpu|dp|rf|rf~126_q ;
wire \cpu|dp|rf|rf~94_q ;
wire \cpu|dp|rf|rf~1141_combout ;
wire \cpu|dp|rf|rd2[30]~62_combout ;
wire \cpu|dp|alu|condinvb[30]~5_combout ;
wire \cpu|dp|alu|Add0~63 ;
wire \cpu|dp|alu|Add0~64_combout ;
wire \cpu|dp|alu|Mux31~0_combout ;
wire \cpu|dp|rf|rf~256_q ;
wire \cpu|dp|rf|rf~320_q ;
wire \cpu|dp|rf|rf~1051_combout ;
wire \cpu|dp|rf|rf~288_q ;
wire \cpu|dp|rf|rd2[0]~66_combout ;
wire \cpu|dp|rf|rd2[0]~67_combout ;
wire \cpu|dp|rf|rf~323_q ;
wire \cpu|dp|rf|rf~1059_combout ;
wire \cpu|dp|rf|rf~291_q ;
wire \cpu|dp|rf|rf~1060_combout ;
wire \cpu|dp|rf|rd2[3]~65_combout ;
wire [31:0] \cpu|dp|pcreg|q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \writedata[0]~output (
	.i(\cpu|dp|rf|rd2[0]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[0]~output .bus_hold = "false";
defparam \writedata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N23
cycloneive_io_obuf \writedata[1]~output (
	.i(\cpu|dp|rf|rd2[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[1]~output .bus_hold = "false";
defparam \writedata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N16
cycloneive_io_obuf \writedata[2]~output (
	.i(\cpu|dp|rf|rd2[2]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[2]~output .bus_hold = "false";
defparam \writedata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N23
cycloneive_io_obuf \writedata[3]~output (
	.i(\cpu|dp|rf|rd2[3]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[3]~output .bus_hold = "false";
defparam \writedata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \writedata[4]~output (
	.i(\cpu|dp|rf|rd2[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[4]~output .bus_hold = "false";
defparam \writedata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N9
cycloneive_io_obuf \writedata[5]~output (
	.i(\cpu|dp|rf|rd2[5]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[5]~output .bus_hold = "false";
defparam \writedata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \writedata[6]~output (
	.i(\cpu|dp|rf|rd2[6]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[6]~output .bus_hold = "false";
defparam \writedata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \writedata[7]~output (
	.i(\cpu|dp|rf|rd2[7]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[7]~output .bus_hold = "false";
defparam \writedata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \writedata[8]~output (
	.i(\cpu|dp|rf|rd2[8]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[8]~output .bus_hold = "false";
defparam \writedata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \writedata[9]~output (
	.i(\cpu|dp|rf|rd2[9]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[9]~output .bus_hold = "false";
defparam \writedata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \writedata[10]~output (
	.i(\cpu|dp|rf|rd2[10]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[10]~output .bus_hold = "false";
defparam \writedata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \writedata[11]~output (
	.i(\cpu|dp|rf|rd2[11]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[11]~output .bus_hold = "false";
defparam \writedata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cycloneive_io_obuf \writedata[12]~output (
	.i(\cpu|dp|rf|rd2[12]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[12]~output .bus_hold = "false";
defparam \writedata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N9
cycloneive_io_obuf \writedata[13]~output (
	.i(\cpu|dp|rf|rd2[13]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[13]~output .bus_hold = "false";
defparam \writedata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \writedata[14]~output (
	.i(\cpu|dp|rf|rd2[14]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[14]~output .bus_hold = "false";
defparam \writedata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N2
cycloneive_io_obuf \writedata[15]~output (
	.i(\cpu|dp|rf|rd2[15]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[15]~output .bus_hold = "false";
defparam \writedata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \writedata[16]~output (
	.i(\cpu|dp|rf|rd2[16]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[16]~output .bus_hold = "false";
defparam \writedata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \writedata[17]~output (
	.i(\cpu|dp|rf|rd2[17]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[17]~output .bus_hold = "false";
defparam \writedata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \writedata[18]~output (
	.i(\cpu|dp|rf|rd2[18]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[18]~output .bus_hold = "false";
defparam \writedata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N9
cycloneive_io_obuf \writedata[19]~output (
	.i(\cpu|dp|rf|rd2[19]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[19]~output .bus_hold = "false";
defparam \writedata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \writedata[20]~output (
	.i(\cpu|dp|rf|rd2[20]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[20]~output .bus_hold = "false";
defparam \writedata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \writedata[21]~output (
	.i(\cpu|dp|rf|rd2[21]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[21]~output .bus_hold = "false";
defparam \writedata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \writedata[22]~output (
	.i(\cpu|dp|rf|rd2[22]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[22]~output .bus_hold = "false";
defparam \writedata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \writedata[23]~output (
	.i(\cpu|dp|rf|rd2[23]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[23]~output .bus_hold = "false";
defparam \writedata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \writedata[24]~output (
	.i(\cpu|dp|rf|rd2[24]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[24]~output .bus_hold = "false";
defparam \writedata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \writedata[25]~output (
	.i(\cpu|dp|rf|rd2[25]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[25]~output .bus_hold = "false";
defparam \writedata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \writedata[26]~output (
	.i(\cpu|dp|rf|rd2[26]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[26]~output .bus_hold = "false";
defparam \writedata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \writedata[27]~output (
	.i(\cpu|dp|rf|rd2[27]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[27]~output .bus_hold = "false";
defparam \writedata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \writedata[28]~output (
	.i(\cpu|dp|rf|rd2[28]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[28]~output .bus_hold = "false";
defparam \writedata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \writedata[29]~output (
	.i(\cpu|dp|rf|rd2[29]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[29]~output .bus_hold = "false";
defparam \writedata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y24_N9
cycloneive_io_obuf \writedata[30]~output (
	.i(\cpu|dp|rf|rd2[30]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[30]~output .bus_hold = "false";
defparam \writedata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cycloneive_io_obuf \writedata[31]~output (
	.i(\cpu|dp|rf|rd2[31]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writedata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \writedata[31]~output .bus_hold = "false";
defparam \writedata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \dataadr[0]~output (
	.i(\cpu|dp|alu|Mux31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[0]~output .bus_hold = "false";
defparam \dataadr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \dataadr[1]~output (
	.i(\cpu|dp|alu|Mux30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[1]~output .bus_hold = "false";
defparam \dataadr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \dataadr[2]~output (
	.i(\cpu|dp|alu|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[2]~output .bus_hold = "false";
defparam \dataadr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y24_N16
cycloneive_io_obuf \dataadr[3]~output (
	.i(\cpu|dp|alu|Mux28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[3]~output .bus_hold = "false";
defparam \dataadr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \dataadr[4]~output (
	.i(\cpu|dp|alu|Mux27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[4]~output .bus_hold = "false";
defparam \dataadr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N2
cycloneive_io_obuf \dataadr[5]~output (
	.i(\cpu|dp|alu|Mux26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[5]~output .bus_hold = "false";
defparam \dataadr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \dataadr[6]~output (
	.i(\cpu|dp|alu|Mux25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[6]~output .bus_hold = "false";
defparam \dataadr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \dataadr[7]~output (
	.i(\cpu|dp|alu|Mux24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[7]~output .bus_hold = "false";
defparam \dataadr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \dataadr[8]~output (
	.i(\cpu|dp|alu|Mux23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[8]~output .bus_hold = "false";
defparam \dataadr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \dataadr[9]~output (
	.i(\cpu|dp|alu|Mux22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[9]~output .bus_hold = "false";
defparam \dataadr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N16
cycloneive_io_obuf \dataadr[10]~output (
	.i(\cpu|dp|alu|Mux21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[10]~output .bus_hold = "false";
defparam \dataadr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \dataadr[11]~output (
	.i(\cpu|dp|alu|Mux20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[11]~output .bus_hold = "false";
defparam \dataadr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \dataadr[12]~output (
	.i(\cpu|dp|alu|Mux19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[12]~output .bus_hold = "false";
defparam \dataadr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cycloneive_io_obuf \dataadr[13]~output (
	.i(\cpu|dp|alu|Mux18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[13]~output .bus_hold = "false";
defparam \dataadr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \dataadr[14]~output (
	.i(\cpu|dp|alu|Mux17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[14]~output .bus_hold = "false";
defparam \dataadr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \dataadr[15]~output (
	.i(\cpu|dp|alu|Mux16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[15]~output .bus_hold = "false";
defparam \dataadr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \dataadr[16]~output (
	.i(\cpu|dp|alu|Mux15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[16]~output .bus_hold = "false";
defparam \dataadr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \dataadr[17]~output (
	.i(\cpu|dp|alu|Mux14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[17]~output .bus_hold = "false";
defparam \dataadr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \dataadr[18]~output (
	.i(\cpu|dp|alu|Mux13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[18]~output .bus_hold = "false";
defparam \dataadr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \dataadr[19]~output (
	.i(\cpu|dp|alu|Mux12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[19]~output .bus_hold = "false";
defparam \dataadr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \dataadr[20]~output (
	.i(\cpu|dp|alu|Mux11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[20]~output .bus_hold = "false";
defparam \dataadr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \dataadr[21]~output (
	.i(\cpu|dp|alu|Mux10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[21]~output .bus_hold = "false";
defparam \dataadr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \dataadr[22]~output (
	.i(\cpu|dp|alu|Mux9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[22]~output .bus_hold = "false";
defparam \dataadr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \dataadr[23]~output (
	.i(\cpu|dp|alu|Mux8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[23]~output .bus_hold = "false";
defparam \dataadr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \dataadr[24]~output (
	.i(\cpu|dp|alu|Mux7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[24]~output .bus_hold = "false";
defparam \dataadr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \dataadr[25]~output (
	.i(\cpu|dp|alu|Mux6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[25]~output .bus_hold = "false";
defparam \dataadr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N2
cycloneive_io_obuf \dataadr[26]~output (
	.i(\cpu|dp|alu|Mux5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[26]~output .bus_hold = "false";
defparam \dataadr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \dataadr[27]~output (
	.i(\cpu|dp|alu|Mux4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[27]~output .bus_hold = "false";
defparam \dataadr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \dataadr[28]~output (
	.i(\cpu|dp|alu|Mux3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[28]~output .bus_hold = "false";
defparam \dataadr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \dataadr[29]~output (
	.i(\cpu|dp|alu|Mux2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[29]~output .bus_hold = "false";
defparam \dataadr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \dataadr[30]~output (
	.i(\cpu|dp|alu|Mux1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[30]~output .bus_hold = "false";
defparam \dataadr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \dataadr[31]~output (
	.i(\cpu|dp|alu|Mux0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataadr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataadr[31]~output .bus_hold = "false";
defparam \dataadr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \memwrite~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memwrite~output_o ),
	.obar());
// synopsys translate_off
defparam \memwrite~output .bus_hold = "false";
defparam \memwrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \cpu|dp|pcreg|q[2]~6 (
// Equation(s):
// \cpu|dp|pcreg|q[2]~6_combout  = \cpu|dp|pcreg|q [2] $ (VCC)
// \cpu|dp|pcreg|q[2]~7  = CARRY(\cpu|dp|pcreg|q [2])

	.dataa(gnd),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|dp|pcreg|q[2]~6_combout ),
	.cout(\cpu|dp|pcreg|q[2]~7 ));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[2]~6 .lut_mask = 16'h33CC;
defparam \cpu|dp|pcreg|q[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \cpu|dp|pcreg|q[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|pcreg|q[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[2] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \cpu|dp|pcreg|q[3]~8 (
// Equation(s):
// \cpu|dp|pcreg|q[3]~8_combout  = (\cpu|dp|pcreg|q [3] & (!\cpu|dp|pcreg|q[2]~7 )) # (!\cpu|dp|pcreg|q [3] & ((\cpu|dp|pcreg|q[2]~7 ) # (GND)))
// \cpu|dp|pcreg|q[3]~9  = CARRY((!\cpu|dp|pcreg|q[2]~7 ) # (!\cpu|dp|pcreg|q [3]))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|pcreg|q[2]~7 ),
	.combout(\cpu|dp|pcreg|q[3]~8_combout ),
	.cout(\cpu|dp|pcreg|q[3]~9 ));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[3]~8 .lut_mask = 16'h5A5F;
defparam \cpu|dp|pcreg|q[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \cpu|dp|pcreg|q[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|pcreg|q[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[3] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \cpu|dp|pcreg|q[4]~10 (
// Equation(s):
// \cpu|dp|pcreg|q[4]~10_combout  = (\cpu|dp|pcreg|q [4] & (\cpu|dp|pcreg|q[3]~9  $ (GND))) # (!\cpu|dp|pcreg|q [4] & (!\cpu|dp|pcreg|q[3]~9  & VCC))
// \cpu|dp|pcreg|q[4]~11  = CARRY((\cpu|dp|pcreg|q [4] & !\cpu|dp|pcreg|q[3]~9 ))

	.dataa(gnd),
	.datab(\cpu|dp|pcreg|q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|pcreg|q[3]~9 ),
	.combout(\cpu|dp|pcreg|q[4]~10_combout ),
	.cout(\cpu|dp|pcreg|q[4]~11 ));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[4]~10 .lut_mask = 16'hC30C;
defparam \cpu|dp|pcreg|q[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \cpu|dp|pcreg|q[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|pcreg|q[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[4] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \cpu|dp|pcreg|q[5]~12 (
// Equation(s):
// \cpu|dp|pcreg|q[5]~12_combout  = (\cpu|dp|pcreg|q [5] & (!\cpu|dp|pcreg|q[4]~11 )) # (!\cpu|dp|pcreg|q [5] & ((\cpu|dp|pcreg|q[4]~11 ) # (GND)))
// \cpu|dp|pcreg|q[5]~13  = CARRY((!\cpu|dp|pcreg|q[4]~11 ) # (!\cpu|dp|pcreg|q [5]))

	.dataa(gnd),
	.datab(\cpu|dp|pcreg|q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|pcreg|q[4]~11 ),
	.combout(\cpu|dp|pcreg|q[5]~12_combout ),
	.cout(\cpu|dp|pcreg|q[5]~13 ));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[5]~12 .lut_mask = 16'h3C3F;
defparam \cpu|dp|pcreg|q[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \cpu|dp|pcreg|q[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|pcreg|q[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[5] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \cpu|dp|pcreg|q[6]~14 (
// Equation(s):
// \cpu|dp|pcreg|q[6]~14_combout  = (\cpu|dp|pcreg|q [6] & (\cpu|dp|pcreg|q[5]~13  $ (GND))) # (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q[5]~13  & VCC))
// \cpu|dp|pcreg|q[6]~15  = CARRY((\cpu|dp|pcreg|q [6] & !\cpu|dp|pcreg|q[5]~13 ))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|pcreg|q[5]~13 ),
	.combout(\cpu|dp|pcreg|q[6]~14_combout ),
	.cout(\cpu|dp|pcreg|q[6]~15 ));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[6]~14 .lut_mask = 16'hA50A;
defparam \cpu|dp|pcreg|q[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \cpu|dp|pcreg|q[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|pcreg|q[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[6] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \cpu|dp|pcreg|q[7]~16 (
// Equation(s):
// \cpu|dp|pcreg|q[7]~16_combout  = \cpu|dp|pcreg|q [7] $ (\cpu|dp|pcreg|q[6]~15 )

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu|dp|pcreg|q[6]~15 ),
	.combout(\cpu|dp|pcreg|q[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|pcreg|q[7]~16 .lut_mask = 16'h5A5A;
defparam \cpu|dp|pcreg|q[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \cpu|dp|pcreg|q[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|pcreg|q[7]~16_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|pcreg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|pcreg|q[7] .is_wysiwyg = "true";
defparam \cpu|dp|pcreg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \imem|RAM~4 (
// Equation(s):
// \imem|RAM~4_combout  = (!\cpu|dp|pcreg|q [5] & (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & !\cpu|dp|pcreg|q [4])))

	.dataa(\cpu|dp|pcreg|q [5]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|pcreg|q [6]),
	.datad(\cpu|dp|pcreg|q [4]),
	.cin(gnd),
	.combout(\imem|RAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~4 .lut_mask = 16'h0001;
defparam \imem|RAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \imem|RAM~5 (
// Equation(s):
// \imem|RAM~5_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & \imem|RAM~4_combout ))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(gnd),
	.datac(\cpu|dp|pcreg|q [3]),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\imem|RAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~5 .lut_mask = 16'h0A00;
defparam \imem|RAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \imem|RAM~0 (
// Equation(s):
// \imem|RAM~0_combout  = (\cpu|dp|pcreg|q [5]) # ((\cpu|dp|pcreg|q [4]) # ((\cpu|dp|pcreg|q [3] & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [5]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|pcreg|q [2]),
	.datad(\cpu|dp|pcreg|q [4]),
	.cin(gnd),
	.combout(\imem|RAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~0 .lut_mask = 16'hFFEA;
defparam \imem|RAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \imem|RAM~6 (
// Equation(s):
// \imem|RAM~6_combout  = (!\cpu|dp|pcreg|q [4] & (!\cpu|dp|pcreg|q [5] & (\cpu|dp|pcreg|q [3] $ (\cpu|dp|pcreg|q [2]))))

	.dataa(\cpu|dp|pcreg|q [4]),
	.datab(\cpu|dp|pcreg|q [5]),
	.datac(\cpu|dp|pcreg|q [3]),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\imem|RAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~6 .lut_mask = 16'h0110;
defparam \imem|RAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \cpu|c|ad|Mux0~0 (
// Equation(s):
// \cpu|c|ad|Mux0~0_combout  = (\cpu|dp|pcreg|q [6]) # ((\cpu|dp|pcreg|q [7]) # (\imem|RAM~0_combout  $ (\imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\imem|RAM~0_combout ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|c|ad|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|c|ad|Mux0~0 .lut_mask = 16'hEFFE;
defparam \cpu|c|ad|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \cpu|dp|rf|rd1[0]~95 (
// Equation(s):
// \cpu|dp|rf|rd1[0]~95_combout  = (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~256_q  & (!\cpu|dp|pcreg|q [7] & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|rf|rf~256_q ),
	.datac(\cpu|dp|pcreg|q [7]),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[0]~95 .lut_mask = 16'h0400;
defparam \cpu|dp|rf|rd1[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1049 (
// Equation(s):
// \cpu|dp|rf|rf~1049_combout  = (!\cpu|dp|pcreg|q [7] & !\cpu|dp|pcreg|q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|pcreg|q [7]),
	.datad(\cpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1049_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1049 .lut_mask = 16'h000F;
defparam \cpu|dp|rf|rf~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \imem|RAM~2 (
// Equation(s):
// \imem|RAM~2_combout  = (!\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [5] & !\cpu|dp|pcreg|q [7]))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(gnd),
	.datac(\cpu|dp|pcreg|q [5]),
	.datad(\cpu|dp|pcreg|q [7]),
	.cin(gnd),
	.combout(\imem|RAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~2 .lut_mask = 16'h0005;
defparam \imem|RAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \imem|RAM~3 (
// Equation(s):
// \imem|RAM~3_combout  = (!\cpu|dp|pcreg|q [4] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|pcreg|q [3] & \imem|RAM~2_combout )))

	.dataa(\cpu|dp|pcreg|q [4]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|pcreg|q [3]),
	.datad(\imem|RAM~2_combout ),
	.cin(gnd),
	.combout(\imem|RAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~3 .lut_mask = 16'h1000;
defparam \imem|RAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \cpu|c|md|WideOr1~2 (
// Equation(s):
// \cpu|c|md|WideOr1~2_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\imem|RAM~0_combout  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\imem|RAM~0_combout ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|c|md|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|c|md|WideOr1~2 .lut_mask = 16'h1000;
defparam \cpu|c|md|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \cpu|c|md|Decoder0~2 (
// Equation(s):
// \cpu|c|md|Decoder0~2_combout  = (\cpu|dp|pcreg|q [5]) # ((\cpu|dp|pcreg|q [2] & \cpu|dp|pcreg|q [3]))

	.dataa(gnd),
	.datab(\cpu|dp|pcreg|q [5]),
	.datac(\cpu|dp|pcreg|q [2]),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|c|md|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|c|md|Decoder0~2 .lut_mask = 16'hFCCC;
defparam \cpu|c|md|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \cpu|c|md|Decoder0~3 (
// Equation(s):
// \cpu|c|md|Decoder0~3_combout  = (\cpu|dp|pcreg|q [7]) # ((\cpu|c|md|Decoder0~2_combout ) # ((\cpu|dp|pcreg|q [6]) # (\cpu|dp|pcreg|q [4])))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|c|md|Decoder0~2_combout ),
	.datac(\cpu|dp|pcreg|q [6]),
	.datad(\cpu|dp|pcreg|q [4]),
	.cin(gnd),
	.combout(\cpu|c|md|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|c|md|Decoder0~3 .lut_mask = 16'hFFFE;
defparam \cpu|c|md|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \imem|RAM~1 (
// Equation(s):
// \imem|RAM~1_combout  = (\cpu|dp|pcreg|q [7]) # ((\cpu|dp|pcreg|q [6]) # (\imem|RAM~0_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|pcreg|q [6]),
	.datad(\imem|RAM~0_combout ),
	.cin(gnd),
	.combout(\imem|RAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~1 .lut_mask = 16'hFFFC;
defparam \imem|RAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneive_lcell_comb \cpu|dp|rf|Equal0~0 (
// Equation(s):
// \cpu|dp|rf|Equal0~0_combout  = (\cpu|c|md|Decoder0~3_combout ) # ((!\imem|RAM~5_combout  & \imem|RAM~1_combout ))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|c|md|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|Equal0~0 .lut_mask = 16'hDDCC;
defparam \cpu|dp|rf|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1147 (
// Equation(s):
// \cpu|dp|rf|rf~1147_combout  = (\imem|RAM~3_combout  & (!\cpu|c|md|WideOr1~2_combout  & (!\cpu|c|md|Decoder0~3_combout  & \cpu|dp|rf|Equal0~0_combout )))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|c|md|WideOr1~2_combout ),
	.datac(\cpu|c|md|Decoder0~3_combout ),
	.datad(\cpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1147 .lut_mask = 16'h0200;
defparam \cpu|dp|rf|rf~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \cpu|dp|rf|rf~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~64 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneive_lcell_comb \cpu|dp|rf|always0~0 (
// Equation(s):
// \cpu|dp|rf|always0~0_combout  = (\cpu|c|md|WideOr1~2_combout ) # ((\cpu|dp|rf|Equal0~0_combout  & ((\cpu|c|md|Decoder0~3_combout ) # (!\imem|RAM~3_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|c|md|WideOr1~2_combout ),
	.datac(\cpu|c|md|Decoder0~3_combout ),
	.datad(\cpu|dp|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|always0~0 .lut_mask = 16'hFDCC;
defparam \cpu|dp|rf|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1145 (
// Equation(s):
// \cpu|dp|rf|rf~1145_combout  = (\imem|RAM~1_combout  & (!\cpu|dp|rf|always0~0_combout  & (!\cpu|c|md|Decoder0~3_combout  & \imem|RAM~5_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|always0~0_combout ),
	.datac(\cpu|c|md|Decoder0~3_combout ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1145 .lut_mask = 16'h0200;
defparam \cpu|dp|rf|rf~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~1148 (
// Equation(s):
// \cpu|dp|rf|rf~1148_combout  = (\cpu|dp|rf|rf~1145_combout  & ((\cpu|c|md|Decoder0~3_combout ) # (!\imem|RAM~3_combout )))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|c|md|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|rf|rf~1145_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1148 .lut_mask = 16'hDD00;
defparam \cpu|dp|rf|rf~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \cpu|dp|rf|rf~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~32 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1048 (
// Equation(s):
// \cpu|dp|rf|rf~1048_combout  = (\cpu|dp|pcreg|q [2] & (((\cpu|dp|rf|rf~32_q  & !\cpu|dp|pcreg|q [3])))) # (!\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~64_q  & ((\cpu|dp|pcreg|q [3]))))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|rf|rf~64_q ),
	.datac(\cpu|dp|rf|rf~32_q ),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1048_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1048 .lut_mask = 16'h44A0;
defparam \cpu|dp|rf|rf~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~1050 (
// Equation(s):
// \cpu|dp|rf|rf~1050_combout  = (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~1049_combout  & (!\cpu|dp|pcreg|q [4] & \cpu|dp|rf|rf~1048_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|rf|rf~1049_combout ),
	.datac(\cpu|dp|pcreg|q [4]),
	.datad(\cpu|dp|rf|rf~1048_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1050_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1050 .lut_mask = 16'h0400;
defparam \cpu|dp|rf|rf~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \cpu|dp|alu|condinvb[0]~36 (
// Equation(s):
// \cpu|dp|alu|condinvb[0]~36_combout  = (!\imem|RAM~3_combout  & ((\cpu|dp|pcreg|q [3]) # ((!\imem|RAM~4_combout ) # (!\cpu|dp|pcreg|q [2]))))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\imem|RAM~3_combout ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[0]~36 .lut_mask = 16'h0B0F;
defparam \cpu|dp|alu|condinvb[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \cpu|dp|alu|condinvb[0]~34 (
// Equation(s):
// \cpu|dp|alu|condinvb[0]~34_combout  = \cpu|c|ad|Mux0~0_combout  $ ((((\cpu|dp|rf|rf~1050_combout  & !\cpu|dp|alu|condinvb[0]~36_combout )) # (!\imem|RAM~1_combout )))

	.dataa(\cpu|dp|rf|rf~1050_combout ),
	.datab(\cpu|dp|alu|condinvb[0]~36_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[0]~34 .lut_mask = 16'hD20F;
defparam \cpu|dp|alu|condinvb[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \cpu|c|md|WideOr11~2 (
// Equation(s):
// \cpu|c|md|WideOr11~2_combout  = (\cpu|dp|pcreg|q [6]) # ((\imem|RAM~0_combout ) # ((\cpu|dp|pcreg|q [7]) # (!\imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\imem|RAM~0_combout ),
	.datac(\cpu|dp|pcreg|q [7]),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|c|md|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|c|md|WideOr11~2 .lut_mask = 16'hFEFF;
defparam \cpu|c|md|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \cpu|dp|alu|Add0~1 (
// Equation(s):
// \cpu|dp|alu|Add0~1_cout  = CARRY((\cpu|c|ad|Mux0~0_combout ) # (!\cpu|c|md|WideOr11~2_combout ))

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(\cpu|c|md|WideOr11~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|dp|alu|Add0~1_cout ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~1 .lut_mask = 16'h00BB;
defparam \cpu|dp|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \cpu|dp|alu|Add0~2 (
// Equation(s):
// \cpu|dp|alu|Add0~2_combout  = (\cpu|dp|rf|rd1[0]~95_combout  & ((\cpu|dp|alu|condinvb[0]~34_combout  & (\cpu|dp|alu|Add0~1_cout  & VCC)) # (!\cpu|dp|alu|condinvb[0]~34_combout  & (!\cpu|dp|alu|Add0~1_cout )))) # (!\cpu|dp|rf|rd1[0]~95_combout  & 
// ((\cpu|dp|alu|condinvb[0]~34_combout  & (!\cpu|dp|alu|Add0~1_cout )) # (!\cpu|dp|alu|condinvb[0]~34_combout  & ((\cpu|dp|alu|Add0~1_cout ) # (GND)))))
// \cpu|dp|alu|Add0~3  = CARRY((\cpu|dp|rf|rd1[0]~95_combout  & (!\cpu|dp|alu|condinvb[0]~34_combout  & !\cpu|dp|alu|Add0~1_cout )) # (!\cpu|dp|rf|rd1[0]~95_combout  & ((!\cpu|dp|alu|Add0~1_cout ) # (!\cpu|dp|alu|condinvb[0]~34_combout ))))

	.dataa(\cpu|dp|rf|rd1[0]~95_combout ),
	.datab(\cpu|dp|alu|condinvb[0]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~1_cout ),
	.combout(\cpu|dp|alu|Add0~2_combout ),
	.cout(\cpu|dp|alu|Add0~3 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~2 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \cpu|dp|alu|Mux0~0 (
// Equation(s):
// \cpu|dp|alu|Mux0~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~64_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~64_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux0~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneive_lcell_comb \cpu|dp|rf|rf~1146 (
// Equation(s):
// \cpu|dp|rf|rf~1146_combout  = (!\imem|RAM~1_combout  & (!\cpu|dp|rf|always0~0_combout  & (!\cpu|c|md|Decoder0~3_combout  & !\imem|RAM~5_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|always0~0_combout ),
	.datac(\cpu|c|md|Decoder0~3_combout ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1146 .lut_mask = 16'h0001;
defparam \cpu|dp|rf|rf~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~1150 (
// Equation(s):
// \cpu|dp|rf|rf~1150_combout  = (\cpu|dp|rf|rf~1146_combout  & ((\cpu|c|md|Decoder0~3_combout ) # (!\imem|RAM~3_combout )))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|c|md|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|rf|rf~1146_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1150 .lut_mask = 16'hDD00;
defparam \cpu|dp|rf|rf~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \cpu|dp|rf|rf~287 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~287 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \cpu|dp|rf|rd1[31]~64 (
// Equation(s):
// \cpu|dp|rf|rd1[31]~64_combout  = (\cpu|dp|rf|rf~287_q  & (!\cpu|dp|pcreg|q [6] & (\imem|RAM~6_combout  & !\cpu|dp|pcreg|q [7])))

	.dataa(\cpu|dp|rf|rf~287_q ),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\imem|RAM~6_combout ),
	.datad(\cpu|dp|pcreg|q [7]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[31]~64 .lut_mask = 16'h0020;
defparam \cpu|dp|rf|rd1[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1149 (
// Equation(s):
// \cpu|dp|rf|rf~1149_combout  = (\imem|RAM~3_combout  & (!\cpu|c|md|Decoder0~3_combout  & \cpu|dp|rf|rf~1146_combout ))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|c|md|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|rf|rf~1146_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1149 .lut_mask = 16'h2200;
defparam \cpu|dp|rf|rf~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \cpu|dp|rf|rf~351 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~351 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1142 (
// Equation(s):
// \cpu|dp|rf|rf~1142_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~351_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~287_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~287_q ),
	.datac(\cpu|dp|rf|rf~351_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1142 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~1039 (
// Equation(s):
// \cpu|dp|rf|rf~1039_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [7] & !\cpu|dp|pcreg|q [5]))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(gnd),
	.datad(\cpu|dp|pcreg|q [5]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1039_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1039 .lut_mask = 16'h0022;
defparam \cpu|dp|rf|rf~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~1152 (
// Equation(s):
// \cpu|dp|rf|rf~1152_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [3] & (!\cpu|dp|pcreg|q [4] & \cpu|dp|rf|rf~1039_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|pcreg|q [4]),
	.datad(\cpu|dp|rf|rf~1039_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1152 .lut_mask = 16'h0100;
defparam \cpu|dp|rf|rf~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \cpu|dp|rf|rf~319 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~319 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[31]~63 (
// Equation(s):
// \cpu|dp|rf|rd2[31]~63_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (!\cpu|dp|rf|rf~1142_combout  & \cpu|dp|rf|rf~319_q )) # (!\imem|RAM~5_combout  & (\cpu|dp|rf|rf~1142_combout ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~1142_combout ),
	.datac(\cpu|dp|rf|rf~319_q ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[31]~63 .lut_mask = 16'h0064;
defparam \cpu|dp|rf|rd2[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1151 (
// Equation(s):
// \cpu|dp|rf|rf~1151_combout  = (\imem|RAM~3_combout  & (!\cpu|c|md|Decoder0~3_combout  & \cpu|dp|rf|rf~1145_combout ))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|c|md|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|rf|rf~1145_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1151 .lut_mask = 16'h2200;
defparam \cpu|dp|rf|rf~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \cpu|dp|rf|rf~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~127 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \cpu|dp|rf|rf~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~95 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \cpu|dp|rf|rf~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~63 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \cpu|dp|rf|rf~1143 (
// Equation(s):
// \cpu|dp|rf|rf~1143_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~63_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~63_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1143 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1144 (
// Equation(s):
// \cpu|dp|rf|rf~1144_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1143_combout  & (\cpu|dp|rf|rf~127_q )) # (!\cpu|dp|rf|rf~1143_combout  & ((\cpu|dp|rf|rf~95_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1143_combout ))))

	.dataa(\cpu|dp|rf|rf~127_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~95_q ),
	.datad(\cpu|dp|rf|rf~1143_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1144 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \cpu|dp|rf|Equal2~0 (
// Equation(s):
// \cpu|dp|rf|Equal2~0_combout  = (!\imem|RAM~5_combout  & (!\imem|RAM~3_combout  & \imem|RAM~1_combout ))

	.dataa(\imem|RAM~5_combout ),
	.datab(gnd),
	.datac(\imem|RAM~3_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|Equal2~0 .lut_mask = 16'h0500;
defparam \cpu|dp|rf|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \cpu|dp|rf|rd2[31]~64 (
// Equation(s):
// \cpu|dp|rf|rd2[31]~64_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[31]~63_combout ) # ((\cpu|dp|rf|rf~1144_combout  & \imem|RAM~1_combout ))))

	.dataa(\cpu|dp|rf|rd2[31]~63_combout ),
	.datab(\cpu|dp|rf|rf~1144_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[31]~64 .lut_mask = 16'h00EA;
defparam \cpu|dp|rf|rd2[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \cpu|dp|alu|condinvb[31]~4 (
// Equation(s):
// \cpu|dp|alu|condinvb[31]~4_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[31]~64_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[31]~64_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[31]~4 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \cpu|dp|rf|rd1[30]~65 (
// Equation(s):
// \cpu|dp|rf|rd1[30]~65_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~286_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~286_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[30]~65 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \cpu|dp|rf|rf~285 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~285 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \cpu|dp|rf|rd1[29]~66 (
// Equation(s):
// \cpu|dp|rf|rd1[29]~66_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~285_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~285_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[29]~66 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \cpu|dp|rf|rf~284 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~284 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \cpu|dp|rf|rd1[28]~67 (
// Equation(s):
// \cpu|dp|rf|rd1[28]~67_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~284_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~284_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[28]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[28]~67 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[28]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \cpu|dp|rf|rf~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~123 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \cpu|dp|rf|rf~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~91 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N21
dffeas \cpu|dp|rf|rf~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~59 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1131 (
// Equation(s):
// \cpu|dp|rf|rf~1131_combout  = (!\cpu|dp|pcreg|q [3] & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~59_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~59_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1131 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1132 (
// Equation(s):
// \cpu|dp|rf|rf~1132_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1131_combout  & (\cpu|dp|rf|rf~123_q )) # (!\cpu|dp|rf|rf~1131_combout  & ((\cpu|dp|rf|rf~91_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1131_combout ))))

	.dataa(\cpu|dp|rf|rf~123_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~91_q ),
	.datad(\cpu|dp|rf|rf~1131_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1132 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \cpu|dp|rf|rf~315 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~315 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \cpu|dp|rf|rf~347 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~347 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1130 (
// Equation(s):
// \cpu|dp|rf|rf~1130_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~347_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~283_q ))))

	.dataa(\cpu|dp|rf|rf~283_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~347_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1130 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \cpu|dp|rf|rd2[27]~55 (
// Equation(s):
// \cpu|dp|rf|rd2[27]~55_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~315_q  & !\cpu|dp|rf|rf~1130_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1130_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~315_q ),
	.datad(\cpu|dp|rf|rf~1130_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[27]~55 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \cpu|dp|rf|rd2[27]~56 (
// Equation(s):
// \cpu|dp|rf|rd2[27]~56_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[27]~55_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1132_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1132_combout ),
	.datad(\cpu|dp|rf|rd2[27]~55_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[27]~56 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \cpu|dp|alu|condinvb[27]~8 (
// Equation(s):
// \cpu|dp|alu|condinvb[27]~8_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[27]~56_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[27]~56_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[27]~8 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \cpu|dp|rf|rf~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~122 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \cpu|dp|rf|rf~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~90 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \cpu|dp|rf|rf~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~58 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \cpu|dp|rf|rf~1128 (
// Equation(s):
// \cpu|dp|rf|rf~1128_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~58_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~58_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1128 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~1129 (
// Equation(s):
// \cpu|dp|rf|rf~1129_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1128_combout  & (\cpu|dp|rf|rf~122_q )) # (!\cpu|dp|rf|rf~1128_combout  & ((\cpu|dp|rf|rf~90_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1128_combout ))))

	.dataa(\cpu|dp|rf|rf~122_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~90_q ),
	.datad(\cpu|dp|rf|rf~1128_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1129 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \cpu|dp|rf|rf~314 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~314 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \cpu|dp|rf|rf~346 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~346 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1127 (
// Equation(s):
// \cpu|dp|rf|rf~1127_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~346_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~282_q ))))

	.dataa(\cpu|dp|rf|rf~282_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~346_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1127 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \cpu|dp|rf|rd2[26]~53 (
// Equation(s):
// \cpu|dp|rf|rd2[26]~53_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~314_q  & !\cpu|dp|rf|rf~1127_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1127_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~314_q ),
	.datad(\cpu|dp|rf|rf~1127_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[26]~53 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \cpu|dp|rf|rd2[26]~54 (
// Equation(s):
// \cpu|dp|rf|rd2[26]~54_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[26]~53_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1129_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1129_combout ),
	.datad(\cpu|dp|rf|rd2[26]~53_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[26]~54 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \cpu|dp|alu|condinvb[26]~9 (
// Equation(s):
// \cpu|dp|alu|condinvb[26]~9_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[26]~54_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[26]~54_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[26]~9 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \cpu|dp|rf|rf~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~121 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \cpu|dp|rf|rf~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~57 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \cpu|dp|rf|rf~1125 (
// Equation(s):
// \cpu|dp|rf|rf~1125_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~57_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~57_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1125 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \cpu|dp|rf|rf~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~89 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~1126 (
// Equation(s):
// \cpu|dp|rf|rf~1126_combout  = (\cpu|dp|rf|rf~1125_combout  & ((\cpu|dp|rf|rf~121_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1125_combout  & (((\cpu|dp|rf|rf~89_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~121_q ),
	.datab(\cpu|dp|rf|rf~1125_combout ),
	.datac(\cpu|dp|rf|rf~89_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1126 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \cpu|dp|rf|rf~345 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~345 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1124 (
// Equation(s):
// \cpu|dp|rf|rf~1124_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~345_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~281_q ))))

	.dataa(\cpu|dp|rf|rf~281_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~345_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1124 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \cpu|dp|rf|rf~313 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~313 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \cpu|dp|rf|rd2[25]~51 (
// Equation(s):
// \cpu|dp|rf|rd2[25]~51_combout  = (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rf~1124_combout  & ((!\imem|RAM~5_combout ))) # (!\cpu|dp|rf|rf~1124_combout  & (\cpu|dp|rf|rf~313_q  & \imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~1124_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~313_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[25]~51 .lut_mask = 16'h1022;
defparam \cpu|dp|rf|rd2[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \cpu|dp|rf|rd2[25]~52 (
// Equation(s):
// \cpu|dp|rf|rd2[25]~52_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[25]~51_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1126_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1126_combout ),
	.datad(\cpu|dp|rf|rd2[25]~51_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[25]~52 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \cpu|dp|alu|condinvb[25]~10 (
// Equation(s):
// \cpu|dp|alu|condinvb[25]~10_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[25]~52_combout )))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[25]~52_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[25]~10 .lut_mask = 16'h3CCC;
defparam \cpu|dp|alu|condinvb[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \cpu|dp|rf|rf~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~120 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \cpu|dp|rf|rf~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~88 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \cpu|dp|rf|rf~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~56 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1122 (
// Equation(s):
// \cpu|dp|rf|rf~1122_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~56_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~56_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1122 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \cpu|dp|rf|rf~1123 (
// Equation(s):
// \cpu|dp|rf|rf~1123_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1122_combout  & (\cpu|dp|rf|rf~120_q )) # (!\cpu|dp|rf|rf~1122_combout  & ((\cpu|dp|rf|rf~88_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1122_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|dp|rf|rf~120_q ),
	.datac(\cpu|dp|rf|rf~88_q ),
	.datad(\cpu|dp|rf|rf~1122_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1123 .lut_mask = 16'hDDA0;
defparam \cpu|dp|rf|rf~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \cpu|dp|rf|rf~312 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~312 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \cpu|dp|rf|rf~344 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~344 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~1121 (
// Equation(s):
// \cpu|dp|rf|rf~1121_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~344_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~280_q ))))

	.dataa(\cpu|dp|rf|rf~280_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~344_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1121 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[24]~49 (
// Equation(s):
// \cpu|dp|rf|rd2[24]~49_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~312_q  & !\cpu|dp|rf|rf~1121_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1121_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~312_q ),
	.datad(\cpu|dp|rf|rf~1121_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[24]~49 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \cpu|dp|rf|rd2[24]~50 (
// Equation(s):
// \cpu|dp|rf|rd2[24]~50_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[24]~49_combout ) # ((\cpu|dp|rf|rf~1123_combout  & \imem|RAM~1_combout ))))

	.dataa(\cpu|dp|rf|Equal2~0_combout ),
	.datab(\cpu|dp|rf|rf~1123_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[24]~49_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[24]~50 .lut_mask = 16'h5540;
defparam \cpu|dp|rf|rd2[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \cpu|dp|alu|condinvb[24]~11 (
// Equation(s):
// \cpu|dp|alu|condinvb[24]~11_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[24]~50_combout )))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[24]~50_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[24]~11 .lut_mask = 16'h3CCC;
defparam \cpu|dp|alu|condinvb[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \cpu|dp|rf|rf~279 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~279 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \cpu|dp|rf|rd1[23]~72 (
// Equation(s):
// \cpu|dp|rf|rd1[23]~72_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~279_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~279_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[23]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[23]~72 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[23]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \cpu|dp|rf|rf~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~54 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1116 (
// Equation(s):
// \cpu|dp|rf|rf~1116_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~54_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~54_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1116 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \cpu|dp|rf|rf~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~86 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \cpu|dp|rf|rf~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~118 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1117 (
// Equation(s):
// \cpu|dp|rf|rf~1117_combout  = (\cpu|dp|rf|rf~1116_combout  & (((\cpu|dp|rf|rf~118_q )) # (!\imem|RAM~3_combout ))) # (!\cpu|dp|rf|rf~1116_combout  & (\imem|RAM~3_combout  & (\cpu|dp|rf|rf~86_q )))

	.dataa(\cpu|dp|rf|rf~1116_combout ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~86_q ),
	.datad(\cpu|dp|rf|rf~118_q ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1117 .lut_mask = 16'hEA62;
defparam \cpu|dp|rf|rf~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \cpu|dp|rf|rf~342 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~342 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~1115 (
// Equation(s):
// \cpu|dp|rf|rf~1115_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~342_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~278_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~278_q ),
	.datac(\cpu|dp|rf|rf~342_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1115 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \cpu|dp|rf|rf~310 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~310 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \cpu|dp|rf|rd2[22]~45 (
// Equation(s):
// \cpu|dp|rf|rd2[22]~45_combout  = (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rf~1115_combout  & ((!\imem|RAM~5_combout ))) # (!\cpu|dp|rf|rf~1115_combout  & (\cpu|dp|rf|rf~310_q  & \imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~1115_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~310_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[22]~45 .lut_mask = 16'h1022;
defparam \cpu|dp|rf|rd2[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \cpu|dp|rf|rd2[22]~46 (
// Equation(s):
// \cpu|dp|rf|rd2[22]~46_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[22]~45_combout ) # ((\cpu|dp|rf|rf~1117_combout  & \imem|RAM~1_combout ))))

	.dataa(\cpu|dp|rf|rf~1117_combout ),
	.datab(\cpu|dp|rf|rd2[22]~45_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[22]~46 .lut_mask = 16'h00EC;
defparam \cpu|dp|rf|rd2[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \cpu|dp|alu|condinvb[22]~13 (
// Equation(s):
// \cpu|dp|alu|condinvb[22]~13_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[22]~46_combout )))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[22]~46_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[22]~13 .lut_mask = 16'h3CCC;
defparam \cpu|dp|alu|condinvb[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \cpu|dp|rf|rf~277 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~277 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \cpu|dp|rf|rd1[21]~74 (
// Equation(s):
// \cpu|dp|rf|rd1[21]~74_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~277_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~277_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[21]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[21]~74 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[21]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \cpu|dp|rf|rf~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~276 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \cpu|dp|rf|rd1[20]~75 (
// Equation(s):
// \cpu|dp|rf|rd1[20]~75_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~276_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~276_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[20]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[20]~75 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[20]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \cpu|dp|rf|rf~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~275 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \cpu|dp|rf|rd1[19]~76 (
// Equation(s):
// \cpu|dp|rf|rd1[19]~76_combout  = (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~275_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|rf|rf~275_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[19]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[19]~76 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[19]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \cpu|dp|rf|rf~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~274 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \cpu|dp|rf|rd1[18]~77 (
// Equation(s):
// \cpu|dp|rf|rd1[18]~77_combout  = (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~274_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|rf|rf~274_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[18]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[18]~77 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[18]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \cpu|dp|rf|rf~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~273 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \cpu|dp|rf|rd1[17]~78 (
// Equation(s):
// \cpu|dp|rf|rd1[17]~78_combout  = (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~273_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|rf|rf~273_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[17]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[17]~78 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[17]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \cpu|dp|rf|rd2[0]~3 (
// Equation(s):
// \cpu|dp|rf|rd2[0]~3_combout  = (\imem|RAM~1_combout  & (\imem|RAM~4_combout  & (\cpu|dp|pcreg|q [3] $ (\cpu|dp|pcreg|q [2]))))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\imem|RAM~1_combout ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[0]~3 .lut_mask = 16'h6000;
defparam \cpu|dp|rf|rd2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \cpu|dp|rf|rf~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~272 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \cpu|dp|rf|rd1[16]~79 (
// Equation(s):
// \cpu|dp|rf|rd1[16]~79_combout  = (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~272_q  & (!\cpu|dp|pcreg|q [7] & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|rf|rf~272_q ),
	.datac(\cpu|dp|pcreg|q [7]),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[16]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[16]~79 .lut_mask = 16'h0400;
defparam \cpu|dp|rf|rd1[16]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \cpu|dp|rf|rf~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~111 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N13
dffeas \cpu|dp|rf|rf~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~47 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1095 (
// Equation(s):
// \cpu|dp|rf|rf~1095_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~47_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~47_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1095_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1095 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \cpu|dp|rf|rf~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~79 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~1096 (
// Equation(s):
// \cpu|dp|rf|rf~1096_combout  = (\cpu|dp|rf|rf~1095_combout  & ((\cpu|dp|rf|rf~111_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1095_combout  & (((\cpu|dp|rf|rf~79_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~111_q ),
	.datab(\cpu|dp|rf|rf~1095_combout ),
	.datac(\cpu|dp|rf|rf~79_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1096_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1096 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \cpu|dp|rf|rf~335 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~335 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1094 (
// Equation(s):
// \cpu|dp|rf|rf~1094_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~335_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~271_q ))))

	.dataa(\cpu|dp|rf|rf~271_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~335_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1094_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1094 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \cpu|dp|rf|rf~303 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~303 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \cpu|dp|rf|rd2[15]~31 (
// Equation(s):
// \cpu|dp|rf|rd2[15]~31_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (!\cpu|dp|rf|rf~1094_combout  & \cpu|dp|rf|rf~303_q )) # (!\imem|RAM~5_combout  & (\cpu|dp|rf|rf~1094_combout ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~1094_combout ),
	.datac(\cpu|dp|rf|rf~303_q ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[15]~31 .lut_mask = 16'h0064;
defparam \cpu|dp|rf|rd2[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \cpu|dp|rf|rd2[15]~32 (
// Equation(s):
// \cpu|dp|rf|rd2[15]~32_combout  = (\cpu|dp|rf|rd2[15]~31_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1096_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1096_combout ),
	.datad(\cpu|dp|rf|rd2[15]~31_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[15]~32 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneive_lcell_comb \cpu|dp|alu|condinvb[15]~20 (
// Equation(s):
// \cpu|dp|alu|condinvb[15]~20_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[15]~32_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|rf|rd2[15]~32_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[15]~20 .lut_mask = 16'h66CC;
defparam \cpu|dp|alu|condinvb[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \cpu|dp|rf|rf~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~110 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \cpu|dp|rf|rf~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~46 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1092 (
// Equation(s):
// \cpu|dp|rf|rf~1092_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~46_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~46_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1092_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1092 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \cpu|dp|rf|rf~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~78 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1093 (
// Equation(s):
// \cpu|dp|rf|rf~1093_combout  = (\cpu|dp|rf|rf~1092_combout  & ((\cpu|dp|rf|rf~110_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1092_combout  & (((\cpu|dp|rf|rf~78_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~110_q ),
	.datab(\cpu|dp|rf|rf~1092_combout ),
	.datac(\cpu|dp|rf|rf~78_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1093_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1093 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \cpu|dp|rf|rf~334 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~334 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1091 (
// Equation(s):
// \cpu|dp|rf|rf~1091_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~334_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~270_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~270_q ),
	.datac(\cpu|dp|rf|rf~334_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1091_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1091 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \cpu|dp|rf|rf~302 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~302 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[14]~29 (
// Equation(s):
// \cpu|dp|rf|rd2[14]~29_combout  = (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rf~1091_combout  & (!\imem|RAM~5_combout )) # (!\cpu|dp|rf|rf~1091_combout  & (\imem|RAM~5_combout  & \cpu|dp|rf|rf~302_q ))))

	.dataa(\cpu|dp|rf|rf~1091_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~302_q ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[14]~29 .lut_mask = 16'h0062;
defparam \cpu|dp|rf|rd2[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneive_lcell_comb \cpu|dp|rf|rd2[14]~30 (
// Equation(s):
// \cpu|dp|rf|rd2[14]~30_combout  = (\cpu|dp|rf|rd2[14]~29_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1093_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1093_combout ),
	.datad(\cpu|dp|rf|rd2[14]~29_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[14]~30 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \cpu|dp|alu|condinvb[14]~21 (
// Equation(s):
// \cpu|dp|alu|condinvb[14]~21_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[14]~30_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[14]~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[14]~21 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \cpu|dp|rf|rf~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~269 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \cpu|dp|rf|rd1[13]~82 (
// Equation(s):
// \cpu|dp|rf|rd1[13]~82_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~269_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~269_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[13]~82 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N29
dffeas \cpu|dp|rf|rf~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~44 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1086 (
// Equation(s):
// \cpu|dp|rf|rf~1086_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~44_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~44_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1086_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1086 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneive_lcell_comb \cpu|dp|rf|rf~108feeder (
// Equation(s):
// \cpu|dp|rf|rf~108feeder_combout  = \cpu|dp|alu|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux19~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~108feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \cpu|dp|rf|rf~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~108 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \cpu|dp|rf|rf~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~76 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1087 (
// Equation(s):
// \cpu|dp|rf|rf~1087_combout  = (\cpu|dp|rf|rf~1086_combout  & ((\cpu|dp|rf|rf~108_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1086_combout  & (((\cpu|dp|rf|rf~76_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~1086_combout ),
	.datab(\cpu|dp|rf|rf~108_q ),
	.datac(\cpu|dp|rf|rf~76_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1087_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1087 .lut_mask = 16'hD8AA;
defparam \cpu|dp|rf|rf~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \cpu|dp|rf|rf~300 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~300 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \cpu|dp|rf|rf~332 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~332 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~1085 (
// Equation(s):
// \cpu|dp|rf|rf~1085_combout  = (\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~332_q ) # (\imem|RAM~5_combout )))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~268_q  & ((!\imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~268_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~332_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1085_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1085 .lut_mask = 16'hCCE2;
defparam \cpu|dp|rf|rf~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \cpu|dp|rf|rd2[12]~25 (
// Equation(s):
// \cpu|dp|rf|rd2[12]~25_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~300_q  & !\cpu|dp|rf|rf~1085_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1085_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~300_q ),
	.datad(\cpu|dp|rf|rf~1085_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[12]~25 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \cpu|dp|rf|rd2[12]~26 (
// Equation(s):
// \cpu|dp|rf|rd2[12]~26_combout  = (\cpu|dp|rf|rd2[12]~25_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1087_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1087_combout ),
	.datad(\cpu|dp|rf|rd2[12]~25_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[12]~26 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \cpu|dp|alu|condinvb[12]~23 (
// Equation(s):
// \cpu|dp|alu|condinvb[12]~23_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[12]~26_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[12]~26_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[12]~23 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \cpu|dp|rf|rf~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~267 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \cpu|dp|rf|rd1[11]~84 (
// Equation(s):
// \cpu|dp|rf|rd1[11]~84_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~267_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~267_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[11]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[11]~84 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[11]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \cpu|dp|rf|rf~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~266 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \cpu|dp|rf|rd1[10]~85 (
// Equation(s):
// \cpu|dp|rf|rd1[10]~85_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~266_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~266_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[10]~85 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \cpu|dp|rf|rf~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~265 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \cpu|dp|rf|rd1[9]~86 (
// Equation(s):
// \cpu|dp|rf|rd1[9]~86_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~265_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~265_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[9]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[9]~86 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[9]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \cpu|dp|rf|rf~264feeder (
// Equation(s):
// \cpu|dp|rf|rf~264feeder_combout  = \cpu|dp|alu|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~264feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \cpu|dp|rf|rf~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~264 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \cpu|dp|rf|rd1[8]~87 (
// Equation(s):
// \cpu|dp|rf|rd1[8]~87_combout  = (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~264_q  & (!\cpu|dp|pcreg|q [6] & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|rf|rf~264_q ),
	.datac(\cpu|dp|pcreg|q [6]),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[8]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[8]~87 .lut_mask = 16'h0400;
defparam \cpu|dp|rf|rd1[8]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \cpu|dp|rf|rf~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~263 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \cpu|dp|rf|rd1[7]~88 (
// Equation(s):
// \cpu|dp|rf|rd1[7]~88_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~263_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~263_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[7]~88 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~262feeder (
// Equation(s):
// \cpu|dp|rf|rf~262feeder_combout  = \cpu|dp|alu|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux25~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~262feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \cpu|dp|rf|rf~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~262 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \cpu|dp|rf|rd1[6]~89 (
// Equation(s):
// \cpu|dp|rf|rd1[6]~89_combout  = (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~262_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|rf|rf~262_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[6]~89 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~101feeder (
// Equation(s):
// \cpu|dp|rf|rf~101feeder_combout  = \cpu|dp|alu|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux26~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~101feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \cpu|dp|rf|rf~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~101 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \cpu|dp|rf|rf~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~37 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1065 (
// Equation(s):
// \cpu|dp|rf|rf~1065_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~37_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~37_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1065_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1065 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \cpu|dp|rf|rf~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~69 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~1066 (
// Equation(s):
// \cpu|dp|rf|rf~1066_combout  = (\cpu|dp|rf|rf~1065_combout  & ((\cpu|dp|rf|rf~101_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1065_combout  & (((\cpu|dp|rf|rf~69_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~101_q ),
	.datab(\cpu|dp|rf|rf~1065_combout ),
	.datac(\cpu|dp|rf|rf~69_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1066_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1066 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \cpu|dp|rf|rf~293 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~293 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \cpu|dp|rf|rf~325 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~325 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \cpu|dp|rf|rf~1064 (
// Equation(s):
// \cpu|dp|rf|rf~1064_combout  = (\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~325_q ) # (\imem|RAM~5_combout )))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~261_q  & ((!\imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~261_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~325_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1064_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1064 .lut_mask = 16'hCCE2;
defparam \cpu|dp|rf|rf~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \cpu|dp|rf|rd2[5]~11 (
// Equation(s):
// \cpu|dp|rf|rd2[5]~11_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~293_q  & !\cpu|dp|rf|rf~1064_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1064_combout )))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~293_q ),
	.datad(\cpu|dp|rf|rf~1064_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[5]~11 .lut_mask = 16'h1140;
defparam \cpu|dp|rf|rd2[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \cpu|dp|rf|rd2[5]~12 (
// Equation(s):
// \cpu|dp|rf|rd2[5]~12_combout  = (\cpu|dp|rf|rd2[5]~11_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1066_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1066_combout ),
	.datad(\cpu|dp|rf|rd2[5]~11_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[5]~12 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \cpu|dp|alu|condinvb[5]~30 (
// Equation(s):
// \cpu|dp|alu|condinvb[5]~30_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[5]~12_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rd2[5]~12_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[5]~30 .lut_mask = 16'h3FC0;
defparam \cpu|dp|alu|condinvb[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \cpu|dp|rf|rf~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~260 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \cpu|dp|rf|rd1[4]~91 (
// Equation(s):
// \cpu|dp|rf|rd1[4]~91_combout  = (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~260_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|rf|rf~260_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[4]~91 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~259feeder (
// Equation(s):
// \cpu|dp|rf|rf~259feeder_combout  = \cpu|dp|alu|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~259feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \cpu|dp|rf|rf~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~259 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \cpu|dp|rf|rd1[3]~92 (
// Equation(s):
// \cpu|dp|rf|rd1[3]~92_combout  = (!\cpu|dp|pcreg|q [7] & (\imem|RAM~6_combout  & (\cpu|dp|rf|rf~259_q  & !\cpu|dp|pcreg|q [6])))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\imem|RAM~6_combout ),
	.datac(\cpu|dp|rf|rf~259_q ),
	.datad(\cpu|dp|pcreg|q [6]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[3]~92 .lut_mask = 16'h0040;
defparam \cpu|dp|rf|rd1[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \imem|RAM~7 (
// Equation(s):
// \imem|RAM~7_combout  = (!\cpu|dp|pcreg|q [2] & \imem|RAM~4_combout )

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\imem|RAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~7 .lut_mask = 16'h5500;
defparam \imem|RAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \cpu|dp|rf|rf~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~258 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \cpu|dp|rf|rd1[2]~93 (
// Equation(s):
// \cpu|dp|rf|rd1[2]~93_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~258_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~258_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[2]~93 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \cpu|dp|rf|rf~289 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~289 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \cpu|dp|rf|rf~321 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~321 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~1052 (
// Equation(s):
// \cpu|dp|rf|rf~1052_combout  = (\cpu|dp|pcreg|q [2] & (\cpu|dp|pcreg|q [3] & ((\cpu|dp|rf|rf~257_q )))) # (!\cpu|dp|pcreg|q [2] & ((\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~321_q )) # (!\cpu|dp|pcreg|q [3] & ((\cpu|dp|rf|rf~257_q )))))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~321_q ),
	.datad(\cpu|dp|rf|rf~257_q ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1052_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1052 .lut_mask = 16'hD940;
defparam \cpu|dp|rf|rf~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \cpu|dp|rf|rf~1053 (
// Equation(s):
// \cpu|dp|rf|rf~1053_combout  = (\imem|RAM~4_combout  & ((\cpu|dp|rf|rf~1052_combout ))) # (!\imem|RAM~4_combout  & (\cpu|dp|rf|rf~257_q ))

	.dataa(gnd),
	.datab(\cpu|dp|rf|rf~257_q ),
	.datac(\imem|RAM~4_combout ),
	.datad(\cpu|dp|rf|rf~1052_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1053_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1053 .lut_mask = 16'hFC0C;
defparam \cpu|dp|rf|rf~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[1]~2 (
// Equation(s):
// \cpu|dp|rf|rd2[1]~2_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~289_q  & !\cpu|dp|rf|rf~1053_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1053_combout )))))

	.dataa(\cpu|dp|rf|rf~289_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~1053_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[1]~2 .lut_mask = 16'h0038;
defparam \cpu|dp|rf|rd2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~97feeder (
// Equation(s):
// \cpu|dp|rf|rf~97feeder_combout  = \cpu|dp|alu|Mux30~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~97feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \cpu|dp|rf|rf~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~97 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \cpu|dp|rf|rf~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~65 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \cpu|dp|rf|rf~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~33 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~1054 (
// Equation(s):
// \cpu|dp|rf|rf~1054_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~33_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~33_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1054_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1054 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1055 (
// Equation(s):
// \cpu|dp|rf|rf~1055_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1054_combout  & (\cpu|dp|rf|rf~97_q )) # (!\cpu|dp|rf|rf~1054_combout  & ((\cpu|dp|rf|rf~65_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1054_combout ))))

	.dataa(\cpu|dp|rf|rf~97_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~65_q ),
	.datad(\cpu|dp|rf|rf~1054_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1055_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1055 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \cpu|dp|rf|rd2[1]~4 (
// Equation(s):
// \cpu|dp|rf|rd2[1]~4_combout  = (\cpu|dp|rf|rd2[1]~2_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1055_combout ))

	.dataa(\cpu|dp|rf|rd2[1]~2_combout ),
	.datab(\cpu|dp|rf|rd2[0]~3_combout ),
	.datac(gnd),
	.datad(\cpu|dp|rf|rf~1055_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[1]~4 .lut_mask = 16'hEEAA;
defparam \cpu|dp|rf|rd2[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \cpu|dp|alu|condinvb[1]~33 (
// Equation(s):
// \cpu|dp|alu|condinvb[1]~33_combout  = (\imem|RAM~1_combout  & (\cpu|dp|rf|rd2[1]~4_combout  $ (\cpu|c|ad|Mux0~0_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rd2[1]~4_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[1]~33 .lut_mask = 16'h0CC0;
defparam \cpu|dp|alu|condinvb[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \cpu|dp|alu|Add0~4 (
// Equation(s):
// \cpu|dp|alu|Add0~4_combout  = ((\cpu|dp|rf|rd1[1]~94_combout  $ (\cpu|dp|alu|condinvb[1]~33_combout  $ (!\cpu|dp|alu|Add0~3 )))) # (GND)
// \cpu|dp|alu|Add0~5  = CARRY((\cpu|dp|rf|rd1[1]~94_combout  & ((\cpu|dp|alu|condinvb[1]~33_combout ) # (!\cpu|dp|alu|Add0~3 ))) # (!\cpu|dp|rf|rd1[1]~94_combout  & (\cpu|dp|alu|condinvb[1]~33_combout  & !\cpu|dp|alu|Add0~3 )))

	.dataa(\cpu|dp|rf|rd1[1]~94_combout ),
	.datab(\cpu|dp|alu|condinvb[1]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~3 ),
	.combout(\cpu|dp|alu|Add0~4_combout ),
	.cout(\cpu|dp|alu|Add0~5 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~4 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \cpu|dp|alu|Mux30~0 (
// Equation(s):
// \cpu|dp|alu|Mux30~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux30~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~257feeder (
// Equation(s):
// \cpu|dp|rf|rf~257feeder_combout  = \cpu|dp|alu|Mux30~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux30~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~257feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \cpu|dp|rf|rf~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~257 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneive_lcell_comb \cpu|dp|rf|rd1[1]~94 (
// Equation(s):
// \cpu|dp|rf|rd1[1]~94_combout  = (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~257_q  & (!\cpu|dp|pcreg|q [7] & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|rf|rf~257_q ),
	.datac(\cpu|dp|pcreg|q [7]),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[1]~94 .lut_mask = 16'h0400;
defparam \cpu|dp|rf|rd1[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \cpu|dp|alu|Add0~6 (
// Equation(s):
// \cpu|dp|alu|Add0~6_combout  = (\cpu|dp|alu|condinvb[2]~32_combout  & ((\cpu|dp|rf|rd1[2]~93_combout  & (\cpu|dp|alu|Add0~5  & VCC)) # (!\cpu|dp|rf|rd1[2]~93_combout  & (!\cpu|dp|alu|Add0~5 )))) # (!\cpu|dp|alu|condinvb[2]~32_combout  & 
// ((\cpu|dp|rf|rd1[2]~93_combout  & (!\cpu|dp|alu|Add0~5 )) # (!\cpu|dp|rf|rd1[2]~93_combout  & ((\cpu|dp|alu|Add0~5 ) # (GND)))))
// \cpu|dp|alu|Add0~7  = CARRY((\cpu|dp|alu|condinvb[2]~32_combout  & (!\cpu|dp|rf|rd1[2]~93_combout  & !\cpu|dp|alu|Add0~5 )) # (!\cpu|dp|alu|condinvb[2]~32_combout  & ((!\cpu|dp|alu|Add0~5 ) # (!\cpu|dp|rf|rd1[2]~93_combout ))))

	.dataa(\cpu|dp|alu|condinvb[2]~32_combout ),
	.datab(\cpu|dp|rf|rd1[2]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~5 ),
	.combout(\cpu|dp|alu|Add0~6_combout ),
	.cout(\cpu|dp|alu|Add0~7 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~6 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cycloneive_lcell_comb \cpu|dp|alu|Mux29~0 (
// Equation(s):
// \cpu|dp|alu|Mux29~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux29~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \cpu|dp|rf|rf~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~66 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \cpu|dp|rf|rf~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~98 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \cpu|dp|rf|rf~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~34 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1056 (
// Equation(s):
// \cpu|dp|rf|rf~1056_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~34_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~34_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1056_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1056 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \cpu|dp|rf|rd2[2]~5 (
// Equation(s):
// \cpu|dp|rf|rd2[2]~5_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1056_combout  & ((\cpu|dp|rf|rf~98_q ))) # (!\cpu|dp|rf|rf~1056_combout  & (\cpu|dp|rf|rf~66_q )))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1056_combout ))))

	.dataa(\cpu|dp|rf|rf~66_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~98_q ),
	.datad(\cpu|dp|rf|rf~1056_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[2]~5 .lut_mask = 16'hF388;
defparam \cpu|dp|rf|rd2[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \cpu|dp|rf|rf~322 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~322 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N15
dffeas \cpu|dp|rf|rf~290 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~290 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[2]~6 (
// Equation(s):
// \cpu|dp|rf|rd2[2]~6_combout  = (\imem|RAM~5_combout  & (\cpu|dp|rf|rf~290_q )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~258_q )))

	.dataa(\cpu|dp|rf|rf~290_q ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~258_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[2]~6 .lut_mask = 16'hAAF0;
defparam \cpu|dp|rf|rd2[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \cpu|dp|rf|rd2[2]~7 (
// Equation(s):
// \cpu|dp|rf|rd2[2]~7_combout  = (\imem|RAM~3_combout  & (!\imem|RAM~5_combout  & (\cpu|dp|rf|rf~322_q ))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rd2[2]~6_combout ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~322_q ),
	.datad(\cpu|dp|rf|rd2[2]~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[2]~7 .lut_mask = 16'h7340;
defparam \cpu|dp|rf|rd2[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \cpu|dp|rf|rd2[2]~8 (
// Equation(s):
// \cpu|dp|rf|rd2[2]~8_combout  = (\cpu|dp|rf|rd2[2]~5_combout  & ((\cpu|dp|rf|rd2[0]~3_combout ) # ((!\imem|RAM~1_combout  & \cpu|dp|rf|rd2[2]~7_combout )))) # (!\cpu|dp|rf|rd2[2]~5_combout  & (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rd2[2]~7_combout ))))

	.dataa(\cpu|dp|rf|rd2[2]~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rd2[0]~3_combout ),
	.datad(\cpu|dp|rf|rd2[2]~7_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[2]~8 .lut_mask = 16'hB3A0;
defparam \cpu|dp|rf|rd2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \cpu|dp|alu|condinvb[2]~32 (
// Equation(s):
// \cpu|dp|alu|condinvb[2]~32_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & ((\cpu|dp|rf|rd2[2]~8_combout ))) # (!\imem|RAM~1_combout  & (\imem|RAM~7_combout ))))

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\imem|RAM~7_combout ),
	.datad(\cpu|dp|rf|rd2[2]~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[2]~32 .lut_mask = 16'h569A;
defparam \cpu|dp|alu|condinvb[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \cpu|dp|alu|Add0~8 (
// Equation(s):
// \cpu|dp|alu|Add0~8_combout  = ((\cpu|dp|alu|condinvb[3]~35_combout  $ (\cpu|dp|rf|rd1[3]~92_combout  $ (!\cpu|dp|alu|Add0~7 )))) # (GND)
// \cpu|dp|alu|Add0~9  = CARRY((\cpu|dp|alu|condinvb[3]~35_combout  & ((\cpu|dp|rf|rd1[3]~92_combout ) # (!\cpu|dp|alu|Add0~7 ))) # (!\cpu|dp|alu|condinvb[3]~35_combout  & (\cpu|dp|rf|rd1[3]~92_combout  & !\cpu|dp|alu|Add0~7 )))

	.dataa(\cpu|dp|alu|condinvb[3]~35_combout ),
	.datab(\cpu|dp|rf|rd1[3]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~7 ),
	.combout(\cpu|dp|alu|Add0~8_combout ),
	.cout(\cpu|dp|alu|Add0~9 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~8 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \cpu|dp|alu|Mux28~0 (
// Equation(s):
// \cpu|dp|alu|Mux28~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~8_combout )

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux28~0 .lut_mask = 16'h5500;
defparam \cpu|dp|alu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \cpu|dp|rf|rf~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~35 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~1057 (
// Equation(s):
// \cpu|dp|rf|rf~1057_combout  = (\imem|RAM~4_combout  & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~35_q  & !\cpu|dp|pcreg|q [3])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~35_q ),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1057_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1057 .lut_mask = 16'h0080;
defparam \cpu|dp|rf|rf~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \cpu|dp|rf|rf~99feeder (
// Equation(s):
// \cpu|dp|rf|rf~99feeder_combout  = \cpu|dp|alu|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~99feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \cpu|dp|rf|rf~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~99 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \cpu|dp|rf|rf~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~67 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1058 (
// Equation(s):
// \cpu|dp|rf|rf~1058_combout  = (\cpu|dp|rf|rf~1057_combout  & ((\cpu|dp|rf|rf~99_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1057_combout  & (((\cpu|dp|rf|rf~67_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~1057_combout ),
	.datab(\cpu|dp|rf|rf~99_q ),
	.datac(\cpu|dp|rf|rf~67_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1058_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1058 .lut_mask = 16'hD8AA;
defparam \cpu|dp|rf|rf~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \cpu|dp|alu|condinvb[3]~35 (
// Equation(s):
// \cpu|dp|alu|condinvb[3]~35_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\cpu|dp|rf|rd2[0]~3_combout  & (\cpu|dp|rf|rf~1058_combout  & \imem|RAM~1_combout ))))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(\cpu|dp|rf|rf~1058_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[3]~35 .lut_mask = 16'h78F0;
defparam \cpu|dp|alu|condinvb[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \cpu|dp|alu|Add0~10 (
// Equation(s):
// \cpu|dp|alu|Add0~10_combout  = (\cpu|dp|alu|condinvb[4]~31_combout  & ((\cpu|dp|rf|rd1[4]~91_combout  & (\cpu|dp|alu|Add0~9  & VCC)) # (!\cpu|dp|rf|rd1[4]~91_combout  & (!\cpu|dp|alu|Add0~9 )))) # (!\cpu|dp|alu|condinvb[4]~31_combout  & 
// ((\cpu|dp|rf|rd1[4]~91_combout  & (!\cpu|dp|alu|Add0~9 )) # (!\cpu|dp|rf|rd1[4]~91_combout  & ((\cpu|dp|alu|Add0~9 ) # (GND)))))
// \cpu|dp|alu|Add0~11  = CARRY((\cpu|dp|alu|condinvb[4]~31_combout  & (!\cpu|dp|rf|rd1[4]~91_combout  & !\cpu|dp|alu|Add0~9 )) # (!\cpu|dp|alu|condinvb[4]~31_combout  & ((!\cpu|dp|alu|Add0~9 ) # (!\cpu|dp|rf|rd1[4]~91_combout ))))

	.dataa(\cpu|dp|alu|condinvb[4]~31_combout ),
	.datab(\cpu|dp|rf|rd1[4]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~9 ),
	.combout(\cpu|dp|alu|Add0~10_combout ),
	.cout(\cpu|dp|alu|Add0~11 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~10 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \cpu|dp|alu|Mux27~0 (
// Equation(s):
// \cpu|dp|alu|Mux27~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~10_combout )

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux27~0 .lut_mask = 16'h5050;
defparam \cpu|dp|alu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \cpu|dp|rf|rf~292 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~292 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \cpu|dp|rf|rf~324 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~324 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \cpu|dp|rf|rf~1061 (
// Equation(s):
// \cpu|dp|rf|rf~1061_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~324_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~260_q ))))

	.dataa(\cpu|dp|rf|rf~260_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~324_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1061_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1061 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \cpu|dp|rf|rd2[4]~9 (
// Equation(s):
// \cpu|dp|rf|rd2[4]~9_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~292_q  & !\cpu|dp|rf|rf~1061_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1061_combout )))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~292_q ),
	.datad(\cpu|dp|rf|rf~1061_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[4]~9 .lut_mask = 16'h1140;
defparam \cpu|dp|rf|rd2[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~100feeder (
// Equation(s):
// \cpu|dp|rf|rf~100feeder_combout  = \cpu|dp|alu|Mux27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~100feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N23
dffeas \cpu|dp|rf|rf~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~100 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \cpu|dp|rf|rf~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~68 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \cpu|dp|rf|rf~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~36 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \cpu|dp|rf|rf~1062 (
// Equation(s):
// \cpu|dp|rf|rf~1062_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~36_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~36_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1062_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1062 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \cpu|dp|rf|rf~1063 (
// Equation(s):
// \cpu|dp|rf|rf~1063_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1062_combout  & (\cpu|dp|rf|rf~100_q )) # (!\cpu|dp|rf|rf~1062_combout  & ((\cpu|dp|rf|rf~68_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1062_combout ))))

	.dataa(\cpu|dp|rf|rf~100_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~68_q ),
	.datad(\cpu|dp|rf|rf~1062_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1063_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1063 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \cpu|dp|rf|rd2[4]~10 (
// Equation(s):
// \cpu|dp|rf|rd2[4]~10_combout  = (\cpu|dp|rf|rd2[4]~9_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1063_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|rf|rd2[0]~3_combout ),
	.datac(\cpu|dp|rf|rd2[4]~9_combout ),
	.datad(\cpu|dp|rf|rf~1063_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[4]~10 .lut_mask = 16'hFCF0;
defparam \cpu|dp|rf|rd2[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \cpu|dp|alu|condinvb[4]~31 (
// Equation(s):
// \cpu|dp|alu|condinvb[4]~31_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\cpu|dp|rf|rd2[4]~10_combout  & \imem|RAM~1_combout )))

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rd2[4]~10_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[4]~31 .lut_mask = 16'h5AAA;
defparam \cpu|dp|alu|condinvb[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \cpu|dp|alu|Add0~12 (
// Equation(s):
// \cpu|dp|alu|Add0~12_combout  = ((\cpu|dp|rf|rd1[5]~90_combout  $ (\cpu|dp|alu|condinvb[5]~30_combout  $ (!\cpu|dp|alu|Add0~11 )))) # (GND)
// \cpu|dp|alu|Add0~13  = CARRY((\cpu|dp|rf|rd1[5]~90_combout  & ((\cpu|dp|alu|condinvb[5]~30_combout ) # (!\cpu|dp|alu|Add0~11 ))) # (!\cpu|dp|rf|rd1[5]~90_combout  & (\cpu|dp|alu|condinvb[5]~30_combout  & !\cpu|dp|alu|Add0~11 )))

	.dataa(\cpu|dp|rf|rd1[5]~90_combout ),
	.datab(\cpu|dp|alu|condinvb[5]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~11 ),
	.combout(\cpu|dp|alu|Add0~12_combout ),
	.cout(\cpu|dp|alu|Add0~13 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~12 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \cpu|dp|alu|Mux26~0 (
// Equation(s):
// \cpu|dp|alu|Mux26~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~12_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux26~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \cpu|dp|rf|rf~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~261 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \cpu|dp|rf|rd1[5]~90 (
// Equation(s):
// \cpu|dp|rf|rd1[5]~90_combout  = (!\cpu|dp|pcreg|q [7] & (!\cpu|dp|pcreg|q [6] & (\cpu|dp|rf|rf~261_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [7]),
	.datab(\cpu|dp|pcreg|q [6]),
	.datac(\cpu|dp|rf|rf~261_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[5]~90 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \cpu|dp|alu|Add0~14 (
// Equation(s):
// \cpu|dp|alu|Add0~14_combout  = (\cpu|dp|alu|condinvb[6]~29_combout  & ((\cpu|dp|rf|rd1[6]~89_combout  & (\cpu|dp|alu|Add0~13  & VCC)) # (!\cpu|dp|rf|rd1[6]~89_combout  & (!\cpu|dp|alu|Add0~13 )))) # (!\cpu|dp|alu|condinvb[6]~29_combout  & 
// ((\cpu|dp|rf|rd1[6]~89_combout  & (!\cpu|dp|alu|Add0~13 )) # (!\cpu|dp|rf|rd1[6]~89_combout  & ((\cpu|dp|alu|Add0~13 ) # (GND)))))
// \cpu|dp|alu|Add0~15  = CARRY((\cpu|dp|alu|condinvb[6]~29_combout  & (!\cpu|dp|rf|rd1[6]~89_combout  & !\cpu|dp|alu|Add0~13 )) # (!\cpu|dp|alu|condinvb[6]~29_combout  & ((!\cpu|dp|alu|Add0~13 ) # (!\cpu|dp|rf|rd1[6]~89_combout ))))

	.dataa(\cpu|dp|alu|condinvb[6]~29_combout ),
	.datab(\cpu|dp|rf|rd1[6]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~13 ),
	.combout(\cpu|dp|alu|Add0~14_combout ),
	.cout(\cpu|dp|alu|Add0~15 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~14 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \cpu|dp|alu|Mux25~0 (
// Equation(s):
// \cpu|dp|alu|Mux25~0_combout  = (\cpu|dp|alu|Add0~14_combout  & !\cpu|c|ad|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~14_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux25~0 .lut_mask = 16'h00F0;
defparam \cpu|dp|alu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \cpu|dp|rf|rf~294 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~294 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \cpu|dp|rf|rf~326 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~326 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \cpu|dp|rf|rf~1067 (
// Equation(s):
// \cpu|dp|rf|rf~1067_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~326_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~262_q ))))

	.dataa(\cpu|dp|rf|rf~262_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~326_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1067_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1067 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \cpu|dp|rf|rd2[6]~13 (
// Equation(s):
// \cpu|dp|rf|rd2[6]~13_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~294_q  & !\cpu|dp|rf|rf~1067_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1067_combout )))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~294_q ),
	.datad(\cpu|dp|rf|rf~1067_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[6]~13 .lut_mask = 16'h1140;
defparam \cpu|dp|rf|rd2[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \cpu|dp|rf|rf~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~38 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~1068 (
// Equation(s):
// \cpu|dp|rf|rf~1068_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~38_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~38_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1068_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1068 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~102feeder (
// Equation(s):
// \cpu|dp|rf|rf~102feeder_combout  = \cpu|dp|alu|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux25~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~102feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \cpu|dp|rf|rf~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~102 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \cpu|dp|rf|rf~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~70 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1069 (
// Equation(s):
// \cpu|dp|rf|rf~1069_combout  = (\cpu|dp|rf|rf~1068_combout  & ((\cpu|dp|rf|rf~102_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1068_combout  & (((\cpu|dp|rf|rf~70_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~1068_combout ),
	.datab(\cpu|dp|rf|rf~102_q ),
	.datac(\cpu|dp|rf|rf~70_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1069_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1069 .lut_mask = 16'hD8AA;
defparam \cpu|dp|rf|rf~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \cpu|dp|rf|rd2[6]~14 (
// Equation(s):
// \cpu|dp|rf|rd2[6]~14_combout  = (\cpu|dp|rf|rd2[6]~13_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1069_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|rf|rd2[0]~3_combout ),
	.datac(\cpu|dp|rf|rd2[6]~13_combout ),
	.datad(\cpu|dp|rf|rf~1069_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[6]~14 .lut_mask = 16'hFCF0;
defparam \cpu|dp|rf|rd2[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \cpu|dp|alu|condinvb[6]~29 (
// Equation(s):
// \cpu|dp|alu|condinvb[6]~29_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[6]~14_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[6]~14_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[6]~29 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \cpu|dp|alu|Add0~16 (
// Equation(s):
// \cpu|dp|alu|Add0~16_combout  = ((\cpu|dp|alu|condinvb[7]~28_combout  $ (\cpu|dp|rf|rd1[7]~88_combout  $ (!\cpu|dp|alu|Add0~15 )))) # (GND)
// \cpu|dp|alu|Add0~17  = CARRY((\cpu|dp|alu|condinvb[7]~28_combout  & ((\cpu|dp|rf|rd1[7]~88_combout ) # (!\cpu|dp|alu|Add0~15 ))) # (!\cpu|dp|alu|condinvb[7]~28_combout  & (\cpu|dp|rf|rd1[7]~88_combout  & !\cpu|dp|alu|Add0~15 )))

	.dataa(\cpu|dp|alu|condinvb[7]~28_combout ),
	.datab(\cpu|dp|rf|rd1[7]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~15 ),
	.combout(\cpu|dp|alu|Add0~16_combout ),
	.cout(\cpu|dp|alu|Add0~17 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~16 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \cpu|dp|alu|Mux24~0 (
// Equation(s):
// \cpu|dp|alu|Mux24~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux24~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \cpu|dp|rf|rf~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~39 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \cpu|dp|rf|rf~1071 (
// Equation(s):
// \cpu|dp|rf|rf~1071_combout  = (\imem|RAM~4_combout  & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~39_q  & !\cpu|dp|pcreg|q [3])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~39_q ),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1071_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1071 .lut_mask = 16'h0080;
defparam \cpu|dp|rf|rf~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~103feeder (
// Equation(s):
// \cpu|dp|rf|rf~103feeder_combout  = \cpu|dp|alu|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux24~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~103feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \cpu|dp|rf|rf~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~103 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \cpu|dp|rf|rf~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~71 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1072 (
// Equation(s):
// \cpu|dp|rf|rf~1072_combout  = (\cpu|dp|rf|rf~1071_combout  & ((\cpu|dp|rf|rf~103_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1071_combout  & (((\cpu|dp|rf|rf~71_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~1071_combout ),
	.datab(\cpu|dp|rf|rf~103_q ),
	.datac(\cpu|dp|rf|rf~71_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1072_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1072 .lut_mask = 16'hD8AA;
defparam \cpu|dp|rf|rf~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \cpu|dp|rf|rf~295 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~295 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \cpu|dp|rf|rf~327 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~327 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1070 (
// Equation(s):
// \cpu|dp|rf|rf~1070_combout  = (\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~327_q ) # (\imem|RAM~5_combout )))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~263_q  & ((!\imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~263_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~327_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1070_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1070 .lut_mask = 16'hCCE2;
defparam \cpu|dp|rf|rf~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \cpu|dp|rf|rd2[7]~15 (
// Equation(s):
// \cpu|dp|rf|rd2[7]~15_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~295_q  & !\cpu|dp|rf|rf~1070_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1070_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~295_q ),
	.datad(\cpu|dp|rf|rf~1070_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[7]~15 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \cpu|dp|rf|rd2[7]~16 (
// Equation(s):
// \cpu|dp|rf|rd2[7]~16_combout  = (\cpu|dp|rf|rd2[7]~15_combout ) # ((\cpu|dp|rf|rf~1072_combout  & \cpu|dp|rf|rd2[0]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|rf|rf~1072_combout ),
	.datac(\cpu|dp|rf|rd2[0]~3_combout ),
	.datad(\cpu|dp|rf|rd2[7]~15_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[7]~16 .lut_mask = 16'hFFC0;
defparam \cpu|dp|rf|rd2[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \cpu|dp|alu|condinvb[7]~28 (
// Equation(s):
// \cpu|dp|alu|condinvb[7]~28_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[7]~16_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[7]~16_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[7]~28 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \cpu|dp|alu|Add0~18 (
// Equation(s):
// \cpu|dp|alu|Add0~18_combout  = (\cpu|dp|alu|condinvb[8]~27_combout  & ((\cpu|dp|rf|rd1[8]~87_combout  & (\cpu|dp|alu|Add0~17  & VCC)) # (!\cpu|dp|rf|rd1[8]~87_combout  & (!\cpu|dp|alu|Add0~17 )))) # (!\cpu|dp|alu|condinvb[8]~27_combout  & 
// ((\cpu|dp|rf|rd1[8]~87_combout  & (!\cpu|dp|alu|Add0~17 )) # (!\cpu|dp|rf|rd1[8]~87_combout  & ((\cpu|dp|alu|Add0~17 ) # (GND)))))
// \cpu|dp|alu|Add0~19  = CARRY((\cpu|dp|alu|condinvb[8]~27_combout  & (!\cpu|dp|rf|rd1[8]~87_combout  & !\cpu|dp|alu|Add0~17 )) # (!\cpu|dp|alu|condinvb[8]~27_combout  & ((!\cpu|dp|alu|Add0~17 ) # (!\cpu|dp|rf|rd1[8]~87_combout ))))

	.dataa(\cpu|dp|alu|condinvb[8]~27_combout ),
	.datab(\cpu|dp|rf|rd1[8]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~17 ),
	.combout(\cpu|dp|alu|Add0~18_combout ),
	.cout(\cpu|dp|alu|Add0~19 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~18 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \cpu|dp|alu|Mux23~0 (
// Equation(s):
// \cpu|dp|alu|Mux23~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~18_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\cpu|dp|alu|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux23~0 .lut_mask = 16'h3030;
defparam \cpu|dp|alu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \cpu|dp|rf|rf~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~40 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1074 (
// Equation(s):
// \cpu|dp|rf|rf~1074_combout  = (\imem|RAM~4_combout  & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~40_q  & !\cpu|dp|pcreg|q [3])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~40_q ),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1074_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1074 .lut_mask = 16'h0080;
defparam \cpu|dp|rf|rf~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~104feeder (
// Equation(s):
// \cpu|dp|rf|rf~104feeder_combout  = \cpu|dp|alu|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~104feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \cpu|dp|rf|rf~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~104 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \cpu|dp|rf|rf~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~72 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \cpu|dp|rf|rf~1075 (
// Equation(s):
// \cpu|dp|rf|rf~1075_combout  = (\cpu|dp|rf|rf~1074_combout  & ((\cpu|dp|rf|rf~104_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1074_combout  & (((\cpu|dp|rf|rf~72_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~1074_combout ),
	.datab(\cpu|dp|rf|rf~104_q ),
	.datac(\cpu|dp|rf|rf~72_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1075_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1075 .lut_mask = 16'hD8AA;
defparam \cpu|dp|rf|rf~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \cpu|dp|rf|rf~296 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~296 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \cpu|dp|rf|rf~328 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~328 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1073 (
// Equation(s):
// \cpu|dp|rf|rf~1073_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~328_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~264_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~264_q ),
	.datac(\cpu|dp|rf|rf~328_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1073_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1073 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \cpu|dp|rf|rd2[8]~17 (
// Equation(s):
// \cpu|dp|rf|rd2[8]~17_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~296_q  & !\cpu|dp|rf|rf~1073_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1073_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~296_q ),
	.datad(\cpu|dp|rf|rf~1073_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[8]~17 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \cpu|dp|rf|rd2[8]~18 (
// Equation(s):
// \cpu|dp|rf|rd2[8]~18_combout  = (\cpu|dp|rf|rd2[8]~17_combout ) # ((\cpu|dp|rf|rf~1075_combout  & \cpu|dp|rf|rd2[0]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|rf|rf~1075_combout ),
	.datac(\cpu|dp|rf|rd2[0]~3_combout ),
	.datad(\cpu|dp|rf|rd2[8]~17_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[8]~18 .lut_mask = 16'hFFC0;
defparam \cpu|dp|rf|rd2[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \cpu|dp|alu|condinvb[8]~27 (
// Equation(s):
// \cpu|dp|alu|condinvb[8]~27_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[8]~18_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[8]~18_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[8]~27 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \cpu|dp|alu|Add0~20 (
// Equation(s):
// \cpu|dp|alu|Add0~20_combout  = ((\cpu|dp|alu|condinvb[9]~26_combout  $ (\cpu|dp|rf|rd1[9]~86_combout  $ (!\cpu|dp|alu|Add0~19 )))) # (GND)
// \cpu|dp|alu|Add0~21  = CARRY((\cpu|dp|alu|condinvb[9]~26_combout  & ((\cpu|dp|rf|rd1[9]~86_combout ) # (!\cpu|dp|alu|Add0~19 ))) # (!\cpu|dp|alu|condinvb[9]~26_combout  & (\cpu|dp|rf|rd1[9]~86_combout  & !\cpu|dp|alu|Add0~19 )))

	.dataa(\cpu|dp|alu|condinvb[9]~26_combout ),
	.datab(\cpu|dp|rf|rd1[9]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~19 ),
	.combout(\cpu|dp|alu|Add0~20_combout ),
	.cout(\cpu|dp|alu|Add0~21 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~20 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \cpu|dp|alu|Mux22~0 (
// Equation(s):
// \cpu|dp|alu|Mux22~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~20_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux22~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~105feeder (
// Equation(s):
// \cpu|dp|rf|rf~105feeder_combout  = \cpu|dp|alu|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~105feeder .lut_mask = 16'hF0F0;
defparam \cpu|dp|rf|rf~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \cpu|dp|rf|rf~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~105 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \cpu|dp|rf|rf~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~41 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \cpu|dp|rf|rf~1077 (
// Equation(s):
// \cpu|dp|rf|rf~1077_combout  = (\imem|RAM~4_combout  & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~41_q  & !\cpu|dp|pcreg|q [3])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~41_q ),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1077_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1077 .lut_mask = 16'h0080;
defparam \cpu|dp|rf|rf~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \cpu|dp|rf|rf~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~73 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1078 (
// Equation(s):
// \cpu|dp|rf|rf~1078_combout  = (\cpu|dp|rf|rf~1077_combout  & ((\cpu|dp|rf|rf~105_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1077_combout  & (((\cpu|dp|rf|rf~73_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~105_q ),
	.datab(\cpu|dp|rf|rf~1077_combout ),
	.datac(\cpu|dp|rf|rf~73_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1078_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1078 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \cpu|dp|rf|rf~297 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~297 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \cpu|dp|rf|rf~329 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~329 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1076 (
// Equation(s):
// \cpu|dp|rf|rf~1076_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~329_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~265_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~265_q ),
	.datac(\cpu|dp|rf|rf~329_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1076_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1076 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \cpu|dp|rf|rd2[9]~19 (
// Equation(s):
// \cpu|dp|rf|rd2[9]~19_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~297_q  & !\cpu|dp|rf|rf~1076_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1076_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~297_q ),
	.datad(\cpu|dp|rf|rf~1076_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[9]~19 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \cpu|dp|rf|rd2[9]~20 (
// Equation(s):
// \cpu|dp|rf|rd2[9]~20_combout  = (\cpu|dp|rf|rd2[9]~19_combout ) # ((\cpu|dp|rf|rf~1078_combout  & \cpu|dp|rf|rd2[0]~3_combout ))

	.dataa(gnd),
	.datab(\cpu|dp|rf|rf~1078_combout ),
	.datac(\cpu|dp|rf|rd2[0]~3_combout ),
	.datad(\cpu|dp|rf|rd2[9]~19_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[9]~20 .lut_mask = 16'hFFC0;
defparam \cpu|dp|rf|rd2[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \cpu|dp|alu|condinvb[9]~26 (
// Equation(s):
// \cpu|dp|alu|condinvb[9]~26_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[9]~20_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[9]~20_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[9]~26 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \cpu|dp|alu|Add0~22 (
// Equation(s):
// \cpu|dp|alu|Add0~22_combout  = (\cpu|dp|alu|condinvb[10]~25_combout  & ((\cpu|dp|rf|rd1[10]~85_combout  & (\cpu|dp|alu|Add0~21  & VCC)) # (!\cpu|dp|rf|rd1[10]~85_combout  & (!\cpu|dp|alu|Add0~21 )))) # (!\cpu|dp|alu|condinvb[10]~25_combout  & 
// ((\cpu|dp|rf|rd1[10]~85_combout  & (!\cpu|dp|alu|Add0~21 )) # (!\cpu|dp|rf|rd1[10]~85_combout  & ((\cpu|dp|alu|Add0~21 ) # (GND)))))
// \cpu|dp|alu|Add0~23  = CARRY((\cpu|dp|alu|condinvb[10]~25_combout  & (!\cpu|dp|rf|rd1[10]~85_combout  & !\cpu|dp|alu|Add0~21 )) # (!\cpu|dp|alu|condinvb[10]~25_combout  & ((!\cpu|dp|alu|Add0~21 ) # (!\cpu|dp|rf|rd1[10]~85_combout ))))

	.dataa(\cpu|dp|alu|condinvb[10]~25_combout ),
	.datab(\cpu|dp|rf|rd1[10]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~21 ),
	.combout(\cpu|dp|alu|Add0~22_combout ),
	.cout(\cpu|dp|alu|Add0~23 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~22 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \cpu|dp|alu|Mux21~0 (
// Equation(s):
// \cpu|dp|alu|Mux21~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~22_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\cpu|dp|alu|Add0~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux21~0 .lut_mask = 16'h3030;
defparam \cpu|dp|alu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~106feeder (
// Equation(s):
// \cpu|dp|rf|rf~106feeder_combout  = \cpu|dp|alu|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~106feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \cpu|dp|rf|rf~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~106 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \cpu|dp|rf|rf~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~74 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \cpu|dp|rf|rf~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~42 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \cpu|dp|rf|rf~1080 (
// Equation(s):
// \cpu|dp|rf|rf~1080_combout  = (\cpu|dp|pcreg|q [2] & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~42_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [2]),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~42_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1080_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1080 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1081 (
// Equation(s):
// \cpu|dp|rf|rf~1081_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1080_combout  & (\cpu|dp|rf|rf~106_q )) # (!\cpu|dp|rf|rf~1080_combout  & ((\cpu|dp|rf|rf~74_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1080_combout ))))

	.dataa(\cpu|dp|rf|rf~106_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~74_q ),
	.datad(\cpu|dp|rf|rf~1080_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1081_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1081 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \cpu|dp|rf|rf~298 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~298 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \cpu|dp|rf|rf~330 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~330 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1079 (
// Equation(s):
// \cpu|dp|rf|rf~1079_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~330_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~266_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~266_q ),
	.datac(\cpu|dp|rf|rf~330_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1079_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1079 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[10]~21 (
// Equation(s):
// \cpu|dp|rf|rd2[10]~21_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~298_q  & !\cpu|dp|rf|rf~1079_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1079_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~298_q ),
	.datad(\cpu|dp|rf|rf~1079_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[10]~21 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cycloneive_lcell_comb \cpu|dp|rf|rd2[10]~22 (
// Equation(s):
// \cpu|dp|rf|rd2[10]~22_combout  = (\cpu|dp|rf|rd2[10]~21_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1081_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1081_combout ),
	.datad(\cpu|dp|rf|rd2[10]~21_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[10]~22 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \cpu|dp|alu|condinvb[10]~25 (
// Equation(s):
// \cpu|dp|alu|condinvb[10]~25_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[10]~22_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[10]~22_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[10]~25 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \cpu|dp|alu|Add0~24 (
// Equation(s):
// \cpu|dp|alu|Add0~24_combout  = ((\cpu|dp|alu|condinvb[11]~24_combout  $ (\cpu|dp|rf|rd1[11]~84_combout  $ (!\cpu|dp|alu|Add0~23 )))) # (GND)
// \cpu|dp|alu|Add0~25  = CARRY((\cpu|dp|alu|condinvb[11]~24_combout  & ((\cpu|dp|rf|rd1[11]~84_combout ) # (!\cpu|dp|alu|Add0~23 ))) # (!\cpu|dp|alu|condinvb[11]~24_combout  & (\cpu|dp|rf|rd1[11]~84_combout  & !\cpu|dp|alu|Add0~23 )))

	.dataa(\cpu|dp|alu|condinvb[11]~24_combout ),
	.datab(\cpu|dp|rf|rd1[11]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~23 ),
	.combout(\cpu|dp|alu|Add0~24_combout ),
	.cout(\cpu|dp|alu|Add0~25 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~24 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneive_lcell_comb \cpu|dp|alu|Mux20~0 (
// Equation(s):
// \cpu|dp|alu|Mux20~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~24_combout )

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux20~0 .lut_mask = 16'h5050;
defparam \cpu|dp|alu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneive_lcell_comb \cpu|dp|rf|rf~107feeder (
// Equation(s):
// \cpu|dp|rf|rf~107feeder_combout  = \cpu|dp|alu|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~107feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N11
dffeas \cpu|dp|rf|rf~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~107 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \cpu|dp|rf|rf~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~75 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N5
dffeas \cpu|dp|rf|rf~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~43 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1083 (
// Equation(s):
// \cpu|dp|rf|rf~1083_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~43_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~43_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1083_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1083 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~1084 (
// Equation(s):
// \cpu|dp|rf|rf~1084_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1083_combout  & (\cpu|dp|rf|rf~107_q )) # (!\cpu|dp|rf|rf~1083_combout  & ((\cpu|dp|rf|rf~75_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1083_combout ))))

	.dataa(\cpu|dp|rf|rf~107_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~75_q ),
	.datad(\cpu|dp|rf|rf~1083_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1084_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1084 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \cpu|dp|rf|rf~299 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~299 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \cpu|dp|rf|rf~331 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~331 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1082 (
// Equation(s):
// \cpu|dp|rf|rf~1082_combout  = (\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~331_q ) # (\imem|RAM~5_combout )))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~267_q  & ((!\imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~267_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~331_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1082_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1082 .lut_mask = 16'hCCE2;
defparam \cpu|dp|rf|rf~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \cpu|dp|rf|rd2[11]~23 (
// Equation(s):
// \cpu|dp|rf|rd2[11]~23_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~299_q  & !\cpu|dp|rf|rf~1082_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1082_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~299_q ),
	.datad(\cpu|dp|rf|rf~1082_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[11]~23 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \cpu|dp|rf|rd2[11]~24 (
// Equation(s):
// \cpu|dp|rf|rd2[11]~24_combout  = (\cpu|dp|rf|rd2[11]~23_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1084_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1084_combout ),
	.datad(\cpu|dp|rf|rd2[11]~23_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[11]~24 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \cpu|dp|alu|condinvb[11]~24 (
// Equation(s):
// \cpu|dp|alu|condinvb[11]~24_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[11]~24_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[11]~24_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[11]~24 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \cpu|dp|alu|Add0~26 (
// Equation(s):
// \cpu|dp|alu|Add0~26_combout  = (\cpu|dp|rf|rd1[12]~83_combout  & ((\cpu|dp|alu|condinvb[12]~23_combout  & (\cpu|dp|alu|Add0~25  & VCC)) # (!\cpu|dp|alu|condinvb[12]~23_combout  & (!\cpu|dp|alu|Add0~25 )))) # (!\cpu|dp|rf|rd1[12]~83_combout  & 
// ((\cpu|dp|alu|condinvb[12]~23_combout  & (!\cpu|dp|alu|Add0~25 )) # (!\cpu|dp|alu|condinvb[12]~23_combout  & ((\cpu|dp|alu|Add0~25 ) # (GND)))))
// \cpu|dp|alu|Add0~27  = CARRY((\cpu|dp|rf|rd1[12]~83_combout  & (!\cpu|dp|alu|condinvb[12]~23_combout  & !\cpu|dp|alu|Add0~25 )) # (!\cpu|dp|rf|rd1[12]~83_combout  & ((!\cpu|dp|alu|Add0~25 ) # (!\cpu|dp|alu|condinvb[12]~23_combout ))))

	.dataa(\cpu|dp|rf|rd1[12]~83_combout ),
	.datab(\cpu|dp|alu|condinvb[12]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~25 ),
	.combout(\cpu|dp|alu|Add0~26_combout ),
	.cout(\cpu|dp|alu|Add0~27 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~26 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneive_lcell_comb \cpu|dp|alu|Mux19~0 (
// Equation(s):
// \cpu|dp|alu|Mux19~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~26_combout )

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux19~0 .lut_mask = 16'h5500;
defparam \cpu|dp|alu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \cpu|dp|rf|rf~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~268 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \cpu|dp|rf|rd1[12]~83 (
// Equation(s):
// \cpu|dp|rf|rd1[12]~83_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~268_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~268_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[12]~83 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \cpu|dp|alu|Add0~28 (
// Equation(s):
// \cpu|dp|alu|Add0~28_combout  = ((\cpu|dp|alu|condinvb[13]~22_combout  $ (\cpu|dp|rf|rd1[13]~82_combout  $ (!\cpu|dp|alu|Add0~27 )))) # (GND)
// \cpu|dp|alu|Add0~29  = CARRY((\cpu|dp|alu|condinvb[13]~22_combout  & ((\cpu|dp|rf|rd1[13]~82_combout ) # (!\cpu|dp|alu|Add0~27 ))) # (!\cpu|dp|alu|condinvb[13]~22_combout  & (\cpu|dp|rf|rd1[13]~82_combout  & !\cpu|dp|alu|Add0~27 )))

	.dataa(\cpu|dp|alu|condinvb[13]~22_combout ),
	.datab(\cpu|dp|rf|rd1[13]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~27 ),
	.combout(\cpu|dp|alu|Add0~28_combout ),
	.cout(\cpu|dp|alu|Add0~29 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~28 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneive_lcell_comb \cpu|dp|alu|Mux18~0 (
// Equation(s):
// \cpu|dp|alu|Mux18~0_combout  = (\cpu|dp|alu|Add0~28_combout  & !\cpu|c|ad|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~28_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux18~0 .lut_mask = 16'h00F0;
defparam \cpu|dp|alu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~109feeder (
// Equation(s):
// \cpu|dp|rf|rf~109feeder_combout  = \cpu|dp|alu|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux18~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~109feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \cpu|dp|rf|rf~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~109 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \cpu|dp|rf|rf~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~77 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \cpu|dp|rf|rf~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~45 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1089 (
// Equation(s):
// \cpu|dp|rf|rf~1089_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~45_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~45_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1089_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1089 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1090 (
// Equation(s):
// \cpu|dp|rf|rf~1090_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1089_combout  & (\cpu|dp|rf|rf~109_q )) # (!\cpu|dp|rf|rf~1089_combout  & ((\cpu|dp|rf|rf~77_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1089_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|dp|rf|rf~109_q ),
	.datac(\cpu|dp|rf|rf~77_q ),
	.datad(\cpu|dp|rf|rf~1089_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1090_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1090 .lut_mask = 16'hDDA0;
defparam \cpu|dp|rf|rf~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \cpu|dp|rf|rf~301 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~301 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \cpu|dp|rf|rf~333 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~333 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1088 (
// Equation(s):
// \cpu|dp|rf|rf~1088_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~333_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~269_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~269_q ),
	.datac(\cpu|dp|rf|rf~333_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1088_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1088 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \cpu|dp|rf|rd2[13]~27 (
// Equation(s):
// \cpu|dp|rf|rd2[13]~27_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~301_q  & !\cpu|dp|rf|rf~1088_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1088_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~301_q ),
	.datad(\cpu|dp|rf|rf~1088_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[13]~27 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneive_lcell_comb \cpu|dp|rf|rd2[13]~28 (
// Equation(s):
// \cpu|dp|rf|rd2[13]~28_combout  = (\cpu|dp|rf|rd2[13]~27_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1090_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~1090_combout ),
	.datad(\cpu|dp|rf|rd2[13]~27_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[13]~28 .lut_mask = 16'hFFA0;
defparam \cpu|dp|rf|rd2[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \cpu|dp|alu|condinvb[13]~22 (
// Equation(s):
// \cpu|dp|alu|condinvb[13]~22_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[13]~28_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[13]~28_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[13]~22 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \cpu|dp|alu|Add0~30 (
// Equation(s):
// \cpu|dp|alu|Add0~30_combout  = (\cpu|dp|rf|rd1[14]~81_combout  & ((\cpu|dp|alu|condinvb[14]~21_combout  & (\cpu|dp|alu|Add0~29  & VCC)) # (!\cpu|dp|alu|condinvb[14]~21_combout  & (!\cpu|dp|alu|Add0~29 )))) # (!\cpu|dp|rf|rd1[14]~81_combout  & 
// ((\cpu|dp|alu|condinvb[14]~21_combout  & (!\cpu|dp|alu|Add0~29 )) # (!\cpu|dp|alu|condinvb[14]~21_combout  & ((\cpu|dp|alu|Add0~29 ) # (GND)))))
// \cpu|dp|alu|Add0~31  = CARRY((\cpu|dp|rf|rd1[14]~81_combout  & (!\cpu|dp|alu|condinvb[14]~21_combout  & !\cpu|dp|alu|Add0~29 )) # (!\cpu|dp|rf|rd1[14]~81_combout  & ((!\cpu|dp|alu|Add0~29 ) # (!\cpu|dp|alu|condinvb[14]~21_combout ))))

	.dataa(\cpu|dp|rf|rd1[14]~81_combout ),
	.datab(\cpu|dp|alu|condinvb[14]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~29 ),
	.combout(\cpu|dp|alu|Add0~30_combout ),
	.cout(\cpu|dp|alu|Add0~31 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~30 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneive_lcell_comb \cpu|dp|alu|Mux17~0 (
// Equation(s):
// \cpu|dp|alu|Mux17~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~30_combout )

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux17~0 .lut_mask = 16'h5500;
defparam \cpu|dp|alu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \cpu|dp|rf|rf~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~270 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \cpu|dp|rf|rd1[14]~81 (
// Equation(s):
// \cpu|dp|rf|rd1[14]~81_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~270_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~270_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[14]~81 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \cpu|dp|alu|Add0~32 (
// Equation(s):
// \cpu|dp|alu|Add0~32_combout  = ((\cpu|dp|rf|rd1[15]~80_combout  $ (\cpu|dp|alu|condinvb[15]~20_combout  $ (!\cpu|dp|alu|Add0~31 )))) # (GND)
// \cpu|dp|alu|Add0~33  = CARRY((\cpu|dp|rf|rd1[15]~80_combout  & ((\cpu|dp|alu|condinvb[15]~20_combout ) # (!\cpu|dp|alu|Add0~31 ))) # (!\cpu|dp|rf|rd1[15]~80_combout  & (\cpu|dp|alu|condinvb[15]~20_combout  & !\cpu|dp|alu|Add0~31 )))

	.dataa(\cpu|dp|rf|rd1[15]~80_combout ),
	.datab(\cpu|dp|alu|condinvb[15]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~31 ),
	.combout(\cpu|dp|alu|Add0~32_combout ),
	.cout(\cpu|dp|alu|Add0~33 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~32 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \cpu|dp|alu|Mux16~0 (
// Equation(s):
// \cpu|dp|alu|Mux16~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux16~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \cpu|dp|rf|rf~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~271 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \cpu|dp|rf|rd1[15]~80 (
// Equation(s):
// \cpu|dp|rf|rd1[15]~80_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~271_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~271_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[15]~80 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \cpu|dp|alu|Add0~34 (
// Equation(s):
// \cpu|dp|alu|Add0~34_combout  = (\cpu|dp|alu|condinvb[16]~19_combout  & ((\cpu|dp|rf|rd1[16]~79_combout  & (\cpu|dp|alu|Add0~33  & VCC)) # (!\cpu|dp|rf|rd1[16]~79_combout  & (!\cpu|dp|alu|Add0~33 )))) # (!\cpu|dp|alu|condinvb[16]~19_combout  & 
// ((\cpu|dp|rf|rd1[16]~79_combout  & (!\cpu|dp|alu|Add0~33 )) # (!\cpu|dp|rf|rd1[16]~79_combout  & ((\cpu|dp|alu|Add0~33 ) # (GND)))))
// \cpu|dp|alu|Add0~35  = CARRY((\cpu|dp|alu|condinvb[16]~19_combout  & (!\cpu|dp|rf|rd1[16]~79_combout  & !\cpu|dp|alu|Add0~33 )) # (!\cpu|dp|alu|condinvb[16]~19_combout  & ((!\cpu|dp|alu|Add0~33 ) # (!\cpu|dp|rf|rd1[16]~79_combout ))))

	.dataa(\cpu|dp|alu|condinvb[16]~19_combout ),
	.datab(\cpu|dp|rf|rd1[16]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~33 ),
	.combout(\cpu|dp|alu|Add0~34_combout ),
	.cout(\cpu|dp|alu|Add0~35 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~34 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneive_lcell_comb \cpu|dp|alu|Mux15~0 (
// Equation(s):
// \cpu|dp|alu|Mux15~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~34_combout )

	.dataa(\cpu|c|ad|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux15~0 .lut_mask = 16'h5500;
defparam \cpu|dp|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \cpu|dp|rf|rf~304 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~304 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \cpu|dp|rf|rf~336 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~336 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \cpu|dp|rf|rf~1097 (
// Equation(s):
// \cpu|dp|rf|rf~1097_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~336_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~272_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~272_q ),
	.datac(\cpu|dp|rf|rf~336_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1097_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1097 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \cpu|dp|rf|rd2[16]~33 (
// Equation(s):
// \cpu|dp|rf|rd2[16]~33_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~304_q  & !\cpu|dp|rf|rf~1097_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1097_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~304_q ),
	.datad(\cpu|dp|rf|rf~1097_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[16]~33 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~112feeder (
// Equation(s):
// \cpu|dp|rf|rf~112feeder_combout  = \cpu|dp|alu|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~112feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \cpu|dp|rf|rf~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~112 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \cpu|dp|rf|rf~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~80 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \cpu|dp|rf|rf~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~48 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneive_lcell_comb \cpu|dp|rf|rf~1098 (
// Equation(s):
// \cpu|dp|rf|rf~1098_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~48_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~48_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1098_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1098 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1099 (
// Equation(s):
// \cpu|dp|rf|rf~1099_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1098_combout  & (\cpu|dp|rf|rf~112_q )) # (!\cpu|dp|rf|rf~1098_combout  & ((\cpu|dp|rf|rf~80_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1098_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|dp|rf|rf~112_q ),
	.datac(\cpu|dp|rf|rf~80_q ),
	.datad(\cpu|dp|rf|rf~1098_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1099_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1099 .lut_mask = 16'hDDA0;
defparam \cpu|dp|rf|rf~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \cpu|dp|rf|rd2[16]~34 (
// Equation(s):
// \cpu|dp|rf|rd2[16]~34_combout  = (\cpu|dp|rf|rd2[16]~33_combout ) # ((\cpu|dp|rf|rd2[0]~3_combout  & \cpu|dp|rf|rf~1099_combout ))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rd2[16]~33_combout ),
	.datad(\cpu|dp|rf|rf~1099_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[16]~34 .lut_mask = 16'hFAF0;
defparam \cpu|dp|rf|rd2[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \cpu|dp|alu|condinvb[16]~19 (
// Equation(s):
// \cpu|dp|alu|condinvb[16]~19_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[16]~34_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[16]~34_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[16]~19 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \cpu|dp|alu|Add0~36 (
// Equation(s):
// \cpu|dp|alu|Add0~36_combout  = ((\cpu|dp|alu|condinvb[17]~18_combout  $ (\cpu|dp|rf|rd1[17]~78_combout  $ (!\cpu|dp|alu|Add0~35 )))) # (GND)
// \cpu|dp|alu|Add0~37  = CARRY((\cpu|dp|alu|condinvb[17]~18_combout  & ((\cpu|dp|rf|rd1[17]~78_combout ) # (!\cpu|dp|alu|Add0~35 ))) # (!\cpu|dp|alu|condinvb[17]~18_combout  & (\cpu|dp|rf|rd1[17]~78_combout  & !\cpu|dp|alu|Add0~35 )))

	.dataa(\cpu|dp|alu|condinvb[17]~18_combout ),
	.datab(\cpu|dp|rf|rd1[17]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~35 ),
	.combout(\cpu|dp|alu|Add0~36_combout ),
	.cout(\cpu|dp|alu|Add0~37 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~36 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \cpu|dp|alu|Mux14~0 (
// Equation(s):
// \cpu|dp|alu|Mux14~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~36_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux14~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~305feeder (
// Equation(s):
// \cpu|dp|rf|rf~305feeder_combout  = \cpu|dp|alu|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~305feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \cpu|dp|rf|rf~305 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~305 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \cpu|dp|rf|rf~337 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~337 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1100 (
// Equation(s):
// \cpu|dp|rf|rf~1100_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~337_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~273_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~273_q ),
	.datac(\cpu|dp|rf|rf~337_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1100 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \cpu|dp|rf|rd2[17]~35 (
// Equation(s):
// \cpu|dp|rf|rd2[17]~35_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~305_q  & !\cpu|dp|rf|rf~1100_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1100_combout )))))

	.dataa(\cpu|dp|rf|rf~305_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~1100_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[17]~35 .lut_mask = 16'h0038;
defparam \cpu|dp|rf|rd2[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~81feeder (
// Equation(s):
// \cpu|dp|rf|rf~81feeder_combout  = \cpu|dp|alu|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~81feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \cpu|dp|rf|rf~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~81 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \cpu|dp|rf|rf~113feeder (
// Equation(s):
// \cpu|dp|rf|rf~113feeder_combout  = \cpu|dp|alu|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~113feeder .lut_mask = 16'hFF00;
defparam \cpu|dp|rf|rf~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \cpu|dp|rf|rf~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|rf|rf~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~113 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \cpu|dp|rf|rf~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~49 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1101 (
// Equation(s):
// \cpu|dp|rf|rf~1101_combout  = (\imem|RAM~4_combout  & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~49_q  & !\cpu|dp|pcreg|q [3])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~49_q ),
	.datad(\cpu|dp|pcreg|q [3]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1101 .lut_mask = 16'h0080;
defparam \cpu|dp|rf|rf~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \cpu|dp|rf|rf~1102 (
// Equation(s):
// \cpu|dp|rf|rf~1102_combout  = (\cpu|dp|rf|rf~1101_combout  & (((\cpu|dp|rf|rf~113_q ) # (!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1101_combout  & (\cpu|dp|rf|rf~81_q  & ((\imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~81_q ),
	.datab(\cpu|dp|rf|rf~113_q ),
	.datac(\cpu|dp|rf|rf~1101_combout ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1102 .lut_mask = 16'hCAF0;
defparam \cpu|dp|rf|rf~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \cpu|dp|rf|rd2[17]~36 (
// Equation(s):
// \cpu|dp|rf|rd2[17]~36_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[17]~35_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1102_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rd2[17]~35_combout ),
	.datad(\cpu|dp|rf|rf~1102_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[17]~36 .lut_mask = 16'h3230;
defparam \cpu|dp|rf|rd2[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \cpu|dp|alu|condinvb[17]~18 (
// Equation(s):
// \cpu|dp|alu|condinvb[17]~18_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[17]~36_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[17]~36_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[17]~18 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \cpu|dp|alu|Add0~38 (
// Equation(s):
// \cpu|dp|alu|Add0~38_combout  = (\cpu|dp|alu|condinvb[18]~17_combout  & ((\cpu|dp|rf|rd1[18]~77_combout  & (\cpu|dp|alu|Add0~37  & VCC)) # (!\cpu|dp|rf|rd1[18]~77_combout  & (!\cpu|dp|alu|Add0~37 )))) # (!\cpu|dp|alu|condinvb[18]~17_combout  & 
// ((\cpu|dp|rf|rd1[18]~77_combout  & (!\cpu|dp|alu|Add0~37 )) # (!\cpu|dp|rf|rd1[18]~77_combout  & ((\cpu|dp|alu|Add0~37 ) # (GND)))))
// \cpu|dp|alu|Add0~39  = CARRY((\cpu|dp|alu|condinvb[18]~17_combout  & (!\cpu|dp|rf|rd1[18]~77_combout  & !\cpu|dp|alu|Add0~37 )) # (!\cpu|dp|alu|condinvb[18]~17_combout  & ((!\cpu|dp|alu|Add0~37 ) # (!\cpu|dp|rf|rd1[18]~77_combout ))))

	.dataa(\cpu|dp|alu|condinvb[18]~17_combout ),
	.datab(\cpu|dp|rf|rd1[18]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~37 ),
	.combout(\cpu|dp|alu|Add0~38_combout ),
	.cout(\cpu|dp|alu|Add0~39 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~38 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \cpu|dp|alu|Mux13~0 (
// Equation(s):
// \cpu|dp|alu|Mux13~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~38_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux13~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \cpu|dp|rf|rf~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~114 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N31
dffeas \cpu|dp|rf|rf~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~50 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1104 (
// Equation(s):
// \cpu|dp|rf|rf~1104_combout  = (\imem|RAM~4_combout  & (!\cpu|dp|pcreg|q [3] & (\cpu|dp|rf|rf~50_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\imem|RAM~4_combout ),
	.datab(\cpu|dp|pcreg|q [3]),
	.datac(\cpu|dp|rf|rf~50_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1104 .lut_mask = 16'h2000;
defparam \cpu|dp|rf|rf~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \cpu|dp|rf|rf~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~82 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~1105 (
// Equation(s):
// \cpu|dp|rf|rf~1105_combout  = (\cpu|dp|rf|rf~1104_combout  & ((\cpu|dp|rf|rf~114_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1104_combout  & (((\cpu|dp|rf|rf~82_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~114_q ),
	.datab(\cpu|dp|rf|rf~1104_combout ),
	.datac(\cpu|dp|rf|rf~82_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1105 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \cpu|dp|rf|rf~338 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~338 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \cpu|dp|rf|rf~1103 (
// Equation(s):
// \cpu|dp|rf|rf~1103_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~338_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~274_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~274_q ),
	.datac(\cpu|dp|rf|rf~338_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1103 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \cpu|dp|rf|rf~306 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~306 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \cpu|dp|rf|rd2[18]~37 (
// Equation(s):
// \cpu|dp|rf|rd2[18]~37_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (!\cpu|dp|rf|rf~1103_combout  & \cpu|dp|rf|rf~306_q )) # (!\imem|RAM~5_combout  & (\cpu|dp|rf|rf~1103_combout ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~1103_combout ),
	.datac(\cpu|dp|rf|rf~306_q ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[18]~37 .lut_mask = 16'h0064;
defparam \cpu|dp|rf|rd2[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \cpu|dp|rf|rd2[18]~38 (
// Equation(s):
// \cpu|dp|rf|rd2[18]~38_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[18]~37_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1105_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1105_combout ),
	.datad(\cpu|dp|rf|rd2[18]~37_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[18]~38 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \cpu|dp|alu|condinvb[18]~17 (
// Equation(s):
// \cpu|dp|alu|condinvb[18]~17_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[18]~38_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[18]~38_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[18]~17 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \cpu|dp|alu|Add0~40 (
// Equation(s):
// \cpu|dp|alu|Add0~40_combout  = ((\cpu|dp|alu|condinvb[19]~16_combout  $ (\cpu|dp|rf|rd1[19]~76_combout  $ (!\cpu|dp|alu|Add0~39 )))) # (GND)
// \cpu|dp|alu|Add0~41  = CARRY((\cpu|dp|alu|condinvb[19]~16_combout  & ((\cpu|dp|rf|rd1[19]~76_combout ) # (!\cpu|dp|alu|Add0~39 ))) # (!\cpu|dp|alu|condinvb[19]~16_combout  & (\cpu|dp|rf|rd1[19]~76_combout  & !\cpu|dp|alu|Add0~39 )))

	.dataa(\cpu|dp|alu|condinvb[19]~16_combout ),
	.datab(\cpu|dp|rf|rd1[19]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~39 ),
	.combout(\cpu|dp|alu|Add0~40_combout ),
	.cout(\cpu|dp|alu|Add0~41 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~40 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \cpu|dp|alu|Mux12~0 (
// Equation(s):
// \cpu|dp|alu|Mux12~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux12~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \cpu|dp|rf|rf~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~83 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \cpu|dp|rf|rf~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~115 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \cpu|dp|rf|rf~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~51 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~1107 (
// Equation(s):
// \cpu|dp|rf|rf~1107_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~51_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~51_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1107 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1108 (
// Equation(s):
// \cpu|dp|rf|rf~1108_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1107_combout  & ((\cpu|dp|rf|rf~115_q ))) # (!\cpu|dp|rf|rf~1107_combout  & (\cpu|dp|rf|rf~83_q )))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1107_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|dp|rf|rf~83_q ),
	.datac(\cpu|dp|rf|rf~115_q ),
	.datad(\cpu|dp|rf|rf~1107_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1108 .lut_mask = 16'hF588;
defparam \cpu|dp|rf|rf~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \cpu|dp|rf|rf~307 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~307 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \cpu|dp|rf|rf~339 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~339 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1106 (
// Equation(s):
// \cpu|dp|rf|rf~1106_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~339_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~275_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~275_q ),
	.datac(\cpu|dp|rf|rf~339_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1106 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \cpu|dp|rf|rd2[19]~39 (
// Equation(s):
// \cpu|dp|rf|rd2[19]~39_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~307_q  & !\cpu|dp|rf|rf~1106_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1106_combout )))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~307_q ),
	.datad(\cpu|dp|rf|rf~1106_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[19]~39 .lut_mask = 16'h1140;
defparam \cpu|dp|rf|rd2[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \cpu|dp|rf|rd2[19]~40 (
// Equation(s):
// \cpu|dp|rf|rd2[19]~40_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[19]~39_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1108_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|rf~1108_combout ),
	.datac(\cpu|dp|rf|Equal2~0_combout ),
	.datad(\cpu|dp|rf|rd2[19]~39_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[19]~40 .lut_mask = 16'h0F08;
defparam \cpu|dp|rf|rd2[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \cpu|dp|alu|condinvb[19]~16 (
// Equation(s):
// \cpu|dp|alu|condinvb[19]~16_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[19]~40_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[19]~40_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[19]~16 .lut_mask = 16'h5AF0;
defparam \cpu|dp|alu|condinvb[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \cpu|dp|alu|Add0~42 (
// Equation(s):
// \cpu|dp|alu|Add0~42_combout  = (\cpu|dp|alu|condinvb[20]~15_combout  & ((\cpu|dp|rf|rd1[20]~75_combout  & (\cpu|dp|alu|Add0~41  & VCC)) # (!\cpu|dp|rf|rd1[20]~75_combout  & (!\cpu|dp|alu|Add0~41 )))) # (!\cpu|dp|alu|condinvb[20]~15_combout  & 
// ((\cpu|dp|rf|rd1[20]~75_combout  & (!\cpu|dp|alu|Add0~41 )) # (!\cpu|dp|rf|rd1[20]~75_combout  & ((\cpu|dp|alu|Add0~41 ) # (GND)))))
// \cpu|dp|alu|Add0~43  = CARRY((\cpu|dp|alu|condinvb[20]~15_combout  & (!\cpu|dp|rf|rd1[20]~75_combout  & !\cpu|dp|alu|Add0~41 )) # (!\cpu|dp|alu|condinvb[20]~15_combout  & ((!\cpu|dp|alu|Add0~41 ) # (!\cpu|dp|rf|rd1[20]~75_combout ))))

	.dataa(\cpu|dp|alu|condinvb[20]~15_combout ),
	.datab(\cpu|dp|rf|rd1[20]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~41 ),
	.combout(\cpu|dp|alu|Add0~42_combout ),
	.cout(\cpu|dp|alu|Add0~43 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~42 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \cpu|dp|alu|Mux11~0 (
// Equation(s):
// \cpu|dp|alu|Mux11~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~42_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux11~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \cpu|dp|rf|rf~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~116 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \cpu|dp|rf|rf~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~84 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \cpu|dp|rf|rf~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~52 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1110 (
// Equation(s):
// \cpu|dp|rf|rf~1110_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~52_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~52_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1110 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \cpu|dp|rf|rf~1111 (
// Equation(s):
// \cpu|dp|rf|rf~1111_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1110_combout  & (\cpu|dp|rf|rf~116_q )) # (!\cpu|dp|rf|rf~1110_combout  & ((\cpu|dp|rf|rf~84_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1110_combout ))))

	.dataa(\cpu|dp|rf|rf~116_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~84_q ),
	.datad(\cpu|dp|rf|rf~1110_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1111 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \cpu|dp|rf|rf~308 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~308 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \cpu|dp|rf|rf~340 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~340 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1109 (
// Equation(s):
// \cpu|dp|rf|rf~1109_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~340_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~276_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~276_q ),
	.datac(\cpu|dp|rf|rf~340_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1109 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \cpu|dp|rf|rd2[20]~41 (
// Equation(s):
// \cpu|dp|rf|rd2[20]~41_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~308_q  & !\cpu|dp|rf|rf~1109_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1109_combout )))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~308_q ),
	.datad(\cpu|dp|rf|rf~1109_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[20]~41 .lut_mask = 16'h1140;
defparam \cpu|dp|rf|rd2[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \cpu|dp|rf|rd2[20]~42 (
// Equation(s):
// \cpu|dp|rf|rd2[20]~42_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[20]~41_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1111_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1111_combout ),
	.datad(\cpu|dp|rf|rd2[20]~41_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[20]~42 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \cpu|dp|alu|condinvb[20]~15 (
// Equation(s):
// \cpu|dp|alu|condinvb[20]~15_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[20]~42_combout )))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[20]~42_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[20]~15 .lut_mask = 16'h3CCC;
defparam \cpu|dp|alu|condinvb[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \cpu|dp|alu|Add0~44 (
// Equation(s):
// \cpu|dp|alu|Add0~44_combout  = ((\cpu|dp|alu|condinvb[21]~14_combout  $ (\cpu|dp|rf|rd1[21]~74_combout  $ (!\cpu|dp|alu|Add0~43 )))) # (GND)
// \cpu|dp|alu|Add0~45  = CARRY((\cpu|dp|alu|condinvb[21]~14_combout  & ((\cpu|dp|rf|rd1[21]~74_combout ) # (!\cpu|dp|alu|Add0~43 ))) # (!\cpu|dp|alu|condinvb[21]~14_combout  & (\cpu|dp|rf|rd1[21]~74_combout  & !\cpu|dp|alu|Add0~43 )))

	.dataa(\cpu|dp|alu|condinvb[21]~14_combout ),
	.datab(\cpu|dp|rf|rd1[21]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~43 ),
	.combout(\cpu|dp|alu|Add0~44_combout ),
	.cout(\cpu|dp|alu|Add0~45 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~44 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \cpu|dp|alu|Mux10~0 (
// Equation(s):
// \cpu|dp|alu|Mux10~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~44_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux10~0 .lut_mask = 16'h0F00;
defparam \cpu|dp|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \cpu|dp|rf|rf~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~117 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \cpu|dp|rf|rf~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~85 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \cpu|dp|rf|rf~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~53 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \cpu|dp|rf|rf~1113 (
// Equation(s):
// \cpu|dp|rf|rf~1113_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~53_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~53_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1113 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1114 (
// Equation(s):
// \cpu|dp|rf|rf~1114_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1113_combout  & (\cpu|dp|rf|rf~117_q )) # (!\cpu|dp|rf|rf~1113_combout  & ((\cpu|dp|rf|rf~85_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1113_combout ))))

	.dataa(\cpu|dp|rf|rf~117_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~85_q ),
	.datad(\cpu|dp|rf|rf~1113_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1114 .lut_mask = 16'hBBC0;
defparam \cpu|dp|rf|rf~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \cpu|dp|rf|rf~341 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~341 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \cpu|dp|rf|rf~1112 (
// Equation(s):
// \cpu|dp|rf|rf~1112_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~341_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~277_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~277_q ),
	.datac(\cpu|dp|rf|rf~341_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1112 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \cpu|dp|rf|rf~309 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~309 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \cpu|dp|rf|rd2[21]~43 (
// Equation(s):
// \cpu|dp|rf|rd2[21]~43_combout  = (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rf~1112_combout  & ((!\imem|RAM~5_combout ))) # (!\cpu|dp|rf|rf~1112_combout  & (\cpu|dp|rf|rf~309_q  & \imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~1112_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~309_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[21]~43 .lut_mask = 16'h1022;
defparam \cpu|dp|rf|rd2[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \cpu|dp|rf|rd2[21]~44 (
// Equation(s):
// \cpu|dp|rf|rd2[21]~44_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[21]~43_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1114_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1114_combout ),
	.datad(\cpu|dp|rf|rd2[21]~43_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[21]~44 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \cpu|dp|alu|condinvb[21]~14 (
// Equation(s):
// \cpu|dp|alu|condinvb[21]~14_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\cpu|dp|rf|rd2[21]~44_combout  & \imem|RAM~1_combout )))

	.dataa(\cpu|dp|rf|rd2[21]~44_combout ),
	.datab(gnd),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[21]~14 .lut_mask = 16'h5FA0;
defparam \cpu|dp|alu|condinvb[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \cpu|dp|alu|Add0~46 (
// Equation(s):
// \cpu|dp|alu|Add0~46_combout  = (\cpu|dp|rf|rd1[22]~73_combout  & ((\cpu|dp|alu|condinvb[22]~13_combout  & (\cpu|dp|alu|Add0~45  & VCC)) # (!\cpu|dp|alu|condinvb[22]~13_combout  & (!\cpu|dp|alu|Add0~45 )))) # (!\cpu|dp|rf|rd1[22]~73_combout  & 
// ((\cpu|dp|alu|condinvb[22]~13_combout  & (!\cpu|dp|alu|Add0~45 )) # (!\cpu|dp|alu|condinvb[22]~13_combout  & ((\cpu|dp|alu|Add0~45 ) # (GND)))))
// \cpu|dp|alu|Add0~47  = CARRY((\cpu|dp|rf|rd1[22]~73_combout  & (!\cpu|dp|alu|condinvb[22]~13_combout  & !\cpu|dp|alu|Add0~45 )) # (!\cpu|dp|rf|rd1[22]~73_combout  & ((!\cpu|dp|alu|Add0~45 ) # (!\cpu|dp|alu|condinvb[22]~13_combout ))))

	.dataa(\cpu|dp|rf|rd1[22]~73_combout ),
	.datab(\cpu|dp|alu|condinvb[22]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~45 ),
	.combout(\cpu|dp|alu|Add0~46_combout ),
	.cout(\cpu|dp|alu|Add0~47 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~46 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \cpu|dp|alu|Mux9~0 (
// Equation(s):
// \cpu|dp|alu|Mux9~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~46_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~46_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux9~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \cpu|dp|rf|rf~278 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~278 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \cpu|dp|rf|rd1[22]~73 (
// Equation(s):
// \cpu|dp|rf|rd1[22]~73_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~278_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~278_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[22]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[22]~73 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[22]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \cpu|dp|alu|Add0~48 (
// Equation(s):
// \cpu|dp|alu|Add0~48_combout  = ((\cpu|dp|alu|condinvb[23]~12_combout  $ (\cpu|dp|rf|rd1[23]~72_combout  $ (!\cpu|dp|alu|Add0~47 )))) # (GND)
// \cpu|dp|alu|Add0~49  = CARRY((\cpu|dp|alu|condinvb[23]~12_combout  & ((\cpu|dp|rf|rd1[23]~72_combout ) # (!\cpu|dp|alu|Add0~47 ))) # (!\cpu|dp|alu|condinvb[23]~12_combout  & (\cpu|dp|rf|rd1[23]~72_combout  & !\cpu|dp|alu|Add0~47 )))

	.dataa(\cpu|dp|alu|condinvb[23]~12_combout ),
	.datab(\cpu|dp|rf|rd1[23]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~47 ),
	.combout(\cpu|dp|alu|Add0~48_combout ),
	.cout(\cpu|dp|alu|Add0~49 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~48 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \cpu|dp|alu|Mux8~0 (
// Equation(s):
// \cpu|dp|alu|Mux8~0_combout  = (\cpu|dp|alu|Add0~48_combout  & !\cpu|c|ad|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~48_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux8~0 .lut_mask = 16'h00F0;
defparam \cpu|dp|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \cpu|dp|rf|rf~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~119 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \cpu|dp|rf|rf~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~87 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \cpu|dp|rf|rf~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~55 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \cpu|dp|rf|rf~1119 (
// Equation(s):
// \cpu|dp|rf|rf~1119_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~55_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~55_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1119 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \cpu|dp|rf|rf~1120 (
// Equation(s):
// \cpu|dp|rf|rf~1120_combout  = (\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~1119_combout  & (\cpu|dp|rf|rf~119_q )) # (!\cpu|dp|rf|rf~1119_combout  & ((\cpu|dp|rf|rf~87_q ))))) # (!\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~1119_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\cpu|dp|rf|rf~119_q ),
	.datac(\cpu|dp|rf|rf~87_q ),
	.datad(\cpu|dp|rf|rf~1119_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1120 .lut_mask = 16'hDDA0;
defparam \cpu|dp|rf|rf~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \cpu|dp|rf|rf~343 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~343 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \cpu|dp|rf|rf~1118 (
// Equation(s):
// \cpu|dp|rf|rf~1118_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~343_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~279_q ))))

	.dataa(\cpu|dp|rf|rf~279_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~343_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1118 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \cpu|dp|rf|rf~311 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~311 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \cpu|dp|rf|rd2[23]~47 (
// Equation(s):
// \cpu|dp|rf|rd2[23]~47_combout  = (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rf~1118_combout  & ((!\imem|RAM~5_combout ))) # (!\cpu|dp|rf|rf~1118_combout  & (\cpu|dp|rf|rf~311_q  & \imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~1118_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~311_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[23]~47 .lut_mask = 16'h1022;
defparam \cpu|dp|rf|rd2[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \cpu|dp|rf|rd2[23]~48 (
// Equation(s):
// \cpu|dp|rf|rd2[23]~48_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[23]~47_combout ) # ((\cpu|dp|rf|rf~1120_combout  & \imem|RAM~1_combout ))))

	.dataa(\cpu|dp|rf|Equal2~0_combout ),
	.datab(\cpu|dp|rf|rf~1120_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[23]~47_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[23]~48 .lut_mask = 16'h5540;
defparam \cpu|dp|rf|rd2[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \cpu|dp|alu|condinvb[23]~12 (
// Equation(s):
// \cpu|dp|alu|condinvb[23]~12_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[23]~48_combout )))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[23]~48_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[23]~12 .lut_mask = 16'h3CCC;
defparam \cpu|dp|alu|condinvb[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \cpu|dp|alu|Add0~50 (
// Equation(s):
// \cpu|dp|alu|Add0~50_combout  = (\cpu|dp|rf|rd1[24]~71_combout  & ((\cpu|dp|alu|condinvb[24]~11_combout  & (\cpu|dp|alu|Add0~49  & VCC)) # (!\cpu|dp|alu|condinvb[24]~11_combout  & (!\cpu|dp|alu|Add0~49 )))) # (!\cpu|dp|rf|rd1[24]~71_combout  & 
// ((\cpu|dp|alu|condinvb[24]~11_combout  & (!\cpu|dp|alu|Add0~49 )) # (!\cpu|dp|alu|condinvb[24]~11_combout  & ((\cpu|dp|alu|Add0~49 ) # (GND)))))
// \cpu|dp|alu|Add0~51  = CARRY((\cpu|dp|rf|rd1[24]~71_combout  & (!\cpu|dp|alu|condinvb[24]~11_combout  & !\cpu|dp|alu|Add0~49 )) # (!\cpu|dp|rf|rd1[24]~71_combout  & ((!\cpu|dp|alu|Add0~49 ) # (!\cpu|dp|alu|condinvb[24]~11_combout ))))

	.dataa(\cpu|dp|rf|rd1[24]~71_combout ),
	.datab(\cpu|dp|alu|condinvb[24]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~49 ),
	.combout(\cpu|dp|alu|Add0~50_combout ),
	.cout(\cpu|dp|alu|Add0~51 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~50 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \cpu|dp|alu|Mux7~0 (
// Equation(s):
// \cpu|dp|alu|Mux7~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~50_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux7~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \cpu|dp|rf|rf~280 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~280 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \cpu|dp|rf|rd1[24]~71 (
// Equation(s):
// \cpu|dp|rf|rd1[24]~71_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~280_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~280_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[24]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[24]~71 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[24]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \cpu|dp|alu|Add0~52 (
// Equation(s):
// \cpu|dp|alu|Add0~52_combout  = ((\cpu|dp|rf|rd1[25]~70_combout  $ (\cpu|dp|alu|condinvb[25]~10_combout  $ (!\cpu|dp|alu|Add0~51 )))) # (GND)
// \cpu|dp|alu|Add0~53  = CARRY((\cpu|dp|rf|rd1[25]~70_combout  & ((\cpu|dp|alu|condinvb[25]~10_combout ) # (!\cpu|dp|alu|Add0~51 ))) # (!\cpu|dp|rf|rd1[25]~70_combout  & (\cpu|dp|alu|condinvb[25]~10_combout  & !\cpu|dp|alu|Add0~51 )))

	.dataa(\cpu|dp|rf|rd1[25]~70_combout ),
	.datab(\cpu|dp|alu|condinvb[25]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~51 ),
	.combout(\cpu|dp|alu|Add0~52_combout ),
	.cout(\cpu|dp|alu|Add0~53 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~52 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \cpu|dp|alu|Mux6~0 (
// Equation(s):
// \cpu|dp|alu|Mux6~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~52_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~52_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux6~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \cpu|dp|rf|rf~281 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~281 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \cpu|dp|rf|rd1[25]~70 (
// Equation(s):
// \cpu|dp|rf|rd1[25]~70_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~281_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~281_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[25]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[25]~70 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[25]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \cpu|dp|alu|Add0~54 (
// Equation(s):
// \cpu|dp|alu|Add0~54_combout  = (\cpu|dp|rf|rd1[26]~69_combout  & ((\cpu|dp|alu|condinvb[26]~9_combout  & (\cpu|dp|alu|Add0~53  & VCC)) # (!\cpu|dp|alu|condinvb[26]~9_combout  & (!\cpu|dp|alu|Add0~53 )))) # (!\cpu|dp|rf|rd1[26]~69_combout  & 
// ((\cpu|dp|alu|condinvb[26]~9_combout  & (!\cpu|dp|alu|Add0~53 )) # (!\cpu|dp|alu|condinvb[26]~9_combout  & ((\cpu|dp|alu|Add0~53 ) # (GND)))))
// \cpu|dp|alu|Add0~55  = CARRY((\cpu|dp|rf|rd1[26]~69_combout  & (!\cpu|dp|alu|condinvb[26]~9_combout  & !\cpu|dp|alu|Add0~53 )) # (!\cpu|dp|rf|rd1[26]~69_combout  & ((!\cpu|dp|alu|Add0~53 ) # (!\cpu|dp|alu|condinvb[26]~9_combout ))))

	.dataa(\cpu|dp|rf|rd1[26]~69_combout ),
	.datab(\cpu|dp|alu|condinvb[26]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~53 ),
	.combout(\cpu|dp|alu|Add0~54_combout ),
	.cout(\cpu|dp|alu|Add0~55 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~54 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \cpu|dp|alu|Mux5~0 (
// Equation(s):
// \cpu|dp|alu|Mux5~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~54_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~54_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux5~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \cpu|dp|rf|rf~282 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~282 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \cpu|dp|rf|rd1[26]~69 (
// Equation(s):
// \cpu|dp|rf|rd1[26]~69_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~282_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~282_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[26]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[26]~69 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[26]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \cpu|dp|alu|Add0~56 (
// Equation(s):
// \cpu|dp|alu|Add0~56_combout  = ((\cpu|dp|rf|rd1[27]~68_combout  $ (\cpu|dp|alu|condinvb[27]~8_combout  $ (!\cpu|dp|alu|Add0~55 )))) # (GND)
// \cpu|dp|alu|Add0~57  = CARRY((\cpu|dp|rf|rd1[27]~68_combout  & ((\cpu|dp|alu|condinvb[27]~8_combout ) # (!\cpu|dp|alu|Add0~55 ))) # (!\cpu|dp|rf|rd1[27]~68_combout  & (\cpu|dp|alu|condinvb[27]~8_combout  & !\cpu|dp|alu|Add0~55 )))

	.dataa(\cpu|dp|rf|rd1[27]~68_combout ),
	.datab(\cpu|dp|alu|condinvb[27]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~55 ),
	.combout(\cpu|dp|alu|Add0~56_combout ),
	.cout(\cpu|dp|alu|Add0~57 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~56 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \cpu|dp|alu|Mux4~0 (
// Equation(s):
// \cpu|dp|alu|Mux4~0_combout  = (\cpu|dp|alu|Add0~56_combout  & !\cpu|c|ad|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~56_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux4~0 .lut_mask = 16'h00F0;
defparam \cpu|dp|alu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \cpu|dp|rf|rf~283 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~283 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \cpu|dp|rf|rd1[27]~68 (
// Equation(s):
// \cpu|dp|rf|rd1[27]~68_combout  = (!\cpu|dp|pcreg|q [6] & (!\cpu|dp|pcreg|q [7] & (\cpu|dp|rf|rf~283_q  & \imem|RAM~6_combout )))

	.dataa(\cpu|dp|pcreg|q [6]),
	.datab(\cpu|dp|pcreg|q [7]),
	.datac(\cpu|dp|rf|rf~283_q ),
	.datad(\imem|RAM~6_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd1[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd1[27]~68 .lut_mask = 16'h1000;
defparam \cpu|dp|rf|rd1[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \cpu|dp|alu|Add0~58 (
// Equation(s):
// \cpu|dp|alu|Add0~58_combout  = (\cpu|dp|alu|condinvb[28]~7_combout  & ((\cpu|dp|rf|rd1[28]~67_combout  & (\cpu|dp|alu|Add0~57  & VCC)) # (!\cpu|dp|rf|rd1[28]~67_combout  & (!\cpu|dp|alu|Add0~57 )))) # (!\cpu|dp|alu|condinvb[28]~7_combout  & 
// ((\cpu|dp|rf|rd1[28]~67_combout  & (!\cpu|dp|alu|Add0~57 )) # (!\cpu|dp|rf|rd1[28]~67_combout  & ((\cpu|dp|alu|Add0~57 ) # (GND)))))
// \cpu|dp|alu|Add0~59  = CARRY((\cpu|dp|alu|condinvb[28]~7_combout  & (!\cpu|dp|rf|rd1[28]~67_combout  & !\cpu|dp|alu|Add0~57 )) # (!\cpu|dp|alu|condinvb[28]~7_combout  & ((!\cpu|dp|alu|Add0~57 ) # (!\cpu|dp|rf|rd1[28]~67_combout ))))

	.dataa(\cpu|dp|alu|condinvb[28]~7_combout ),
	.datab(\cpu|dp|rf|rd1[28]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~57 ),
	.combout(\cpu|dp|alu|Add0~58_combout ),
	.cout(\cpu|dp|alu|Add0~59 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~58 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \cpu|dp|alu|Mux3~0 (
// Equation(s):
// \cpu|dp|alu|Mux3~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~58_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux3~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \cpu|dp|rf|rf~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~124 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \cpu|dp|rf|rf~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~60 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1134 (
// Equation(s):
// \cpu|dp|rf|rf~1134_combout  = (!\cpu|dp|pcreg|q [3] & (\cpu|dp|pcreg|q [2] & (\cpu|dp|rf|rf~60_q  & \imem|RAM~4_combout )))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\cpu|dp|pcreg|q [2]),
	.datac(\cpu|dp|rf|rf~60_q ),
	.datad(\imem|RAM~4_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1134 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \cpu|dp|rf|rf~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~92 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \cpu|dp|rf|rf~1135 (
// Equation(s):
// \cpu|dp|rf|rf~1135_combout  = (\cpu|dp|rf|rf~1134_combout  & ((\cpu|dp|rf|rf~124_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1134_combout  & (((\cpu|dp|rf|rf~92_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~124_q ),
	.datab(\cpu|dp|rf|rf~1134_combout ),
	.datac(\cpu|dp|rf|rf~92_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1135 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \cpu|dp|rf|rf~316 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~316 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \cpu|dp|rf|rf~348 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~348 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1133 (
// Equation(s):
// \cpu|dp|rf|rf~1133_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~348_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~284_q ))))

	.dataa(\cpu|dp|rf|rf~284_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~348_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1133 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \cpu|dp|rf|rd2[28]~57 (
// Equation(s):
// \cpu|dp|rf|rd2[28]~57_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~316_q  & !\cpu|dp|rf|rf~1133_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1133_combout )))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~316_q ),
	.datad(\cpu|dp|rf|rf~1133_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[28]~57 .lut_mask = 16'h1120;
defparam \cpu|dp|rf|rd2[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \cpu|dp|rf|rd2[28]~58 (
// Equation(s):
// \cpu|dp|rf|rd2[28]~58_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[28]~57_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1135_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1135_combout ),
	.datad(\cpu|dp|rf|rd2[28]~57_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[28]~58 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \cpu|dp|alu|condinvb[28]~7 (
// Equation(s):
// \cpu|dp|alu|condinvb[28]~7_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[28]~58_combout )))

	.dataa(gnd),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|c|ad|Mux0~0_combout ),
	.datad(\cpu|dp|rf|rd2[28]~58_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[28]~7 .lut_mask = 16'h3CF0;
defparam \cpu|dp|alu|condinvb[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \cpu|dp|alu|Add0~60 (
// Equation(s):
// \cpu|dp|alu|Add0~60_combout  = ((\cpu|dp|alu|condinvb[29]~6_combout  $ (\cpu|dp|rf|rd1[29]~66_combout  $ (!\cpu|dp|alu|Add0~59 )))) # (GND)
// \cpu|dp|alu|Add0~61  = CARRY((\cpu|dp|alu|condinvb[29]~6_combout  & ((\cpu|dp|rf|rd1[29]~66_combout ) # (!\cpu|dp|alu|Add0~59 ))) # (!\cpu|dp|alu|condinvb[29]~6_combout  & (\cpu|dp|rf|rd1[29]~66_combout  & !\cpu|dp|alu|Add0~59 )))

	.dataa(\cpu|dp|alu|condinvb[29]~6_combout ),
	.datab(\cpu|dp|rf|rd1[29]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~59 ),
	.combout(\cpu|dp|alu|Add0~60_combout ),
	.cout(\cpu|dp|alu|Add0~61 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~60 .lut_mask = 16'h698E;
defparam \cpu|dp|alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \cpu|dp|alu|Mux2~0 (
// Equation(s):
// \cpu|dp|alu|Mux2~0_combout  = (!\cpu|c|ad|Mux0~0_combout  & \cpu|dp|alu|Add0~60_combout )

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(gnd),
	.datad(\cpu|dp|alu|Add0~60_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux2~0 .lut_mask = 16'h3300;
defparam \cpu|dp|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \cpu|dp|rf|rf~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~125 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \cpu|dp|rf|rf~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~61 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \cpu|dp|rf|rf~1137 (
// Equation(s):
// \cpu|dp|rf|rf~1137_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~61_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~61_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1137 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \cpu|dp|rf|rf~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~93 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \cpu|dp|rf|rf~1138 (
// Equation(s):
// \cpu|dp|rf|rf~1138_combout  = (\cpu|dp|rf|rf~1137_combout  & ((\cpu|dp|rf|rf~125_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1137_combout  & (((\cpu|dp|rf|rf~93_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~125_q ),
	.datab(\cpu|dp|rf|rf~1137_combout ),
	.datac(\cpu|dp|rf|rf~93_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1138 .lut_mask = 16'hB8CC;
defparam \cpu|dp|rf|rf~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \cpu|dp|rf|rf~317 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~317 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \cpu|dp|rf|rf~349 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~349 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1136 (
// Equation(s):
// \cpu|dp|rf|rf~1136_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~349_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~285_q ))))

	.dataa(\cpu|dp|rf|rf~285_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~349_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1136 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \cpu|dp|rf|rd2[29]~59 (
// Equation(s):
// \cpu|dp|rf|rd2[29]~59_combout  = (!\imem|RAM~1_combout  & ((\imem|RAM~5_combout  & (\cpu|dp|rf|rf~317_q  & !\cpu|dp|rf|rf~1136_combout )) # (!\imem|RAM~5_combout  & ((\cpu|dp|rf|rf~1136_combout )))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~317_q ),
	.datad(\cpu|dp|rf|rf~1136_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[29]~59 .lut_mask = 16'h1140;
defparam \cpu|dp|rf|rd2[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \cpu|dp|rf|rd2[29]~60 (
// Equation(s):
// \cpu|dp|rf|rd2[29]~60_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[29]~59_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1138_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|Equal2~0_combout ),
	.datac(\cpu|dp|rf|rf~1138_combout ),
	.datad(\cpu|dp|rf|rd2[29]~59_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[29]~60 .lut_mask = 16'h3320;
defparam \cpu|dp|rf|rd2[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \cpu|dp|alu|condinvb[29]~6 (
// Equation(s):
// \cpu|dp|alu|condinvb[29]~6_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[29]~60_combout )))

	.dataa(\imem|RAM~1_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rd2[29]~60_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[29]~6 .lut_mask = 16'h5FA0;
defparam \cpu|dp|alu|condinvb[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \cpu|dp|alu|Add0~62 (
// Equation(s):
// \cpu|dp|alu|Add0~62_combout  = (\cpu|dp|alu|condinvb[30]~5_combout  & ((\cpu|dp|rf|rd1[30]~65_combout  & (\cpu|dp|alu|Add0~61  & VCC)) # (!\cpu|dp|rf|rd1[30]~65_combout  & (!\cpu|dp|alu|Add0~61 )))) # (!\cpu|dp|alu|condinvb[30]~5_combout  & 
// ((\cpu|dp|rf|rd1[30]~65_combout  & (!\cpu|dp|alu|Add0~61 )) # (!\cpu|dp|rf|rd1[30]~65_combout  & ((\cpu|dp|alu|Add0~61 ) # (GND)))))
// \cpu|dp|alu|Add0~63  = CARRY((\cpu|dp|alu|condinvb[30]~5_combout  & (!\cpu|dp|rf|rd1[30]~65_combout  & !\cpu|dp|alu|Add0~61 )) # (!\cpu|dp|alu|condinvb[30]~5_combout  & ((!\cpu|dp|alu|Add0~61 ) # (!\cpu|dp|rf|rd1[30]~65_combout ))))

	.dataa(\cpu|dp|alu|condinvb[30]~5_combout ),
	.datab(\cpu|dp|rf|rd1[30]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu|dp|alu|Add0~61 ),
	.combout(\cpu|dp|alu|Add0~62_combout ),
	.cout(\cpu|dp|alu|Add0~63 ));
// synopsys translate_off
defparam \cpu|dp|alu|Add0~62 .lut_mask = 16'h9617;
defparam \cpu|dp|alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \cpu|dp|alu|Mux1~0 (
// Equation(s):
// \cpu|dp|alu|Mux1~0_combout  = (\cpu|dp|alu|Add0~62_combout  & !\cpu|c|ad|Mux0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu|dp|alu|Add0~62_combout ),
	.datad(\cpu|c|ad|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux1~0 .lut_mask = 16'h00F0;
defparam \cpu|dp|alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \cpu|dp|rf|rf~286 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~286 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \cpu|dp|rf|rf~350 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~350 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \cpu|dp|rf|rf~1139 (
// Equation(s):
// \cpu|dp|rf|rf~1139_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~350_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~286_q ))))

	.dataa(\cpu|dp|rf|rf~286_q ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~350_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1139 .lut_mask = 16'hFC22;
defparam \cpu|dp|rf|rf~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \cpu|dp|rf|rf~318 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~318 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \cpu|dp|rf|rd2[30]~61 (
// Equation(s):
// \cpu|dp|rf|rd2[30]~61_combout  = (!\imem|RAM~1_combout  & ((\cpu|dp|rf|rf~1139_combout  & ((!\imem|RAM~5_combout ))) # (!\cpu|dp|rf|rf~1139_combout  & (\cpu|dp|rf|rf~318_q  & \imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~1139_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~318_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[30]~61 .lut_mask = 16'h1022;
defparam \cpu|dp|rf|rd2[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \cpu|dp|rf|rf~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1148_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~62 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \cpu|dp|rf|rf~1140 (
// Equation(s):
// \cpu|dp|rf|rf~1140_combout  = (!\cpu|dp|pcreg|q [3] & (\imem|RAM~4_combout  & (\cpu|dp|rf|rf~62_q  & \cpu|dp|pcreg|q [2])))

	.dataa(\cpu|dp|pcreg|q [3]),
	.datab(\imem|RAM~4_combout ),
	.datac(\cpu|dp|rf|rf~62_q ),
	.datad(\cpu|dp|pcreg|q [2]),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1140 .lut_mask = 16'h4000;
defparam \cpu|dp|rf|rf~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \cpu|dp|rf|rf~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1151_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~126 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \cpu|dp|rf|rf~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1147_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~94 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \cpu|dp|rf|rf~1141 (
// Equation(s):
// \cpu|dp|rf|rf~1141_combout  = (\cpu|dp|rf|rf~1140_combout  & ((\cpu|dp|rf|rf~126_q ) # ((!\imem|RAM~3_combout )))) # (!\cpu|dp|rf|rf~1140_combout  & (((\cpu|dp|rf|rf~94_q  & \imem|RAM~3_combout ))))

	.dataa(\cpu|dp|rf|rf~1140_combout ),
	.datab(\cpu|dp|rf|rf~126_q ),
	.datac(\cpu|dp|rf|rf~94_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1141 .lut_mask = 16'hD8AA;
defparam \cpu|dp|rf|rf~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \cpu|dp|rf|rd2[30]~62 (
// Equation(s):
// \cpu|dp|rf|rd2[30]~62_combout  = (!\cpu|dp|rf|Equal2~0_combout  & ((\cpu|dp|rf|rd2[30]~61_combout ) # ((\imem|RAM~1_combout  & \cpu|dp|rf|rf~1141_combout ))))

	.dataa(\imem|RAM~1_combout ),
	.datab(\cpu|dp|rf|rd2[30]~61_combout ),
	.datac(\cpu|dp|rf|rf~1141_combout ),
	.datad(\cpu|dp|rf|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[30]~62 .lut_mask = 16'h00EC;
defparam \cpu|dp|rf|rd2[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \cpu|dp|alu|condinvb[30]~5 (
// Equation(s):
// \cpu|dp|alu|condinvb[30]~5_combout  = \cpu|c|ad|Mux0~0_combout  $ (((\imem|RAM~1_combout  & \cpu|dp|rf|rd2[30]~62_combout )))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\imem|RAM~1_combout ),
	.datad(\cpu|dp|rf|rd2[30]~62_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|condinvb[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|condinvb[30]~5 .lut_mask = 16'h3CCC;
defparam \cpu|dp|alu|condinvb[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \cpu|dp|alu|Add0~64 (
// Equation(s):
// \cpu|dp|alu|Add0~64_combout  = \cpu|dp|rf|rd1[31]~64_combout  $ (\cpu|dp|alu|Add0~63  $ (!\cpu|dp|alu|condinvb[31]~4_combout ))

	.dataa(\cpu|dp|rf|rd1[31]~64_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu|dp|alu|condinvb[31]~4_combout ),
	.cin(\cpu|dp|alu|Add0~63 ),
	.combout(\cpu|dp|alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Add0~64 .lut_mask = 16'h5AA5;
defparam \cpu|dp|alu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \cpu|dp|alu|Mux31~0 (
// Equation(s):
// \cpu|dp|alu|Mux31~0_combout  = (\cpu|c|ad|Mux0~0_combout  & ((\cpu|dp|alu|Add0~64_combout ))) # (!\cpu|c|ad|Mux0~0_combout  & (\cpu|dp|alu|Add0~2_combout ))

	.dataa(gnd),
	.datab(\cpu|c|ad|Mux0~0_combout ),
	.datac(\cpu|dp|alu|Add0~2_combout ),
	.datad(\cpu|dp|alu|Add0~64_combout ),
	.cin(gnd),
	.combout(\cpu|dp|alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|alu|Mux31~0 .lut_mask = 16'hFC30;
defparam \cpu|dp|alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \cpu|dp|rf|rf~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|dp|alu|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|dp|rf|rf~1150_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~256 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \cpu|dp|rf|rf~320 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~320 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \cpu|dp|rf|rf~1051 (
// Equation(s):
// \cpu|dp|rf|rf~1051_combout  = (\imem|RAM~5_combout  & (((\imem|RAM~3_combout )))) # (!\imem|RAM~5_combout  & ((\imem|RAM~3_combout  & ((\cpu|dp|rf|rf~320_q ))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~256_q ))))

	.dataa(\imem|RAM~5_combout ),
	.datab(\cpu|dp|rf|rf~256_q ),
	.datac(\cpu|dp|rf|rf~320_q ),
	.datad(\imem|RAM~3_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1051_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1051 .lut_mask = 16'hFA44;
defparam \cpu|dp|rf|rf~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \cpu|dp|rf|rf~288 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~288 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneive_lcell_comb \cpu|dp|rf|rd2[0]~66 (
// Equation(s):
// \cpu|dp|rf|rd2[0]~66_combout  = (\imem|RAM~1_combout  & (\cpu|dp|rf|rf~1050_combout  & ((\imem|RAM~3_combout ) # (\imem|RAM~5_combout )))) # (!\imem|RAM~1_combout  & (((!\imem|RAM~5_combout ))))

	.dataa(\imem|RAM~3_combout ),
	.datab(\imem|RAM~5_combout ),
	.datac(\cpu|dp|rf|rf~1050_combout ),
	.datad(\imem|RAM~1_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[0]~66 .lut_mask = 16'hE033;
defparam \cpu|dp|rf|rd2[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \cpu|dp|rf|rd2[0]~67 (
// Equation(s):
// \cpu|dp|rf|rd2[0]~67_combout  = (\cpu|dp|rf|rf~1051_combout  & (((\cpu|dp|rf|rd2[0]~66_combout )))) # (!\cpu|dp|rf|rf~1051_combout  & ((\imem|RAM~1_combout  & ((\cpu|dp|rf|rd2[0]~66_combout ))) # (!\imem|RAM~1_combout  & (\cpu|dp|rf|rf~288_q  & 
// !\cpu|dp|rf|rd2[0]~66_combout ))))

	.dataa(\cpu|dp|rf|rf~1051_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~288_q ),
	.datad(\cpu|dp|rf|rd2[0]~66_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[0]~67 .lut_mask = 16'hEE10;
defparam \cpu|dp|rf|rd2[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \cpu|dp|rf|rf~323 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~323 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \cpu|dp|rf|rf~1059 (
// Equation(s):
// \cpu|dp|rf|rf~1059_combout  = (\imem|RAM~3_combout  & (((\cpu|dp|rf|rf~323_q ) # (\imem|RAM~5_combout )))) # (!\imem|RAM~3_combout  & (\cpu|dp|rf|rf~259_q  & ((!\imem|RAM~5_combout ))))

	.dataa(\cpu|dp|rf|rf~259_q ),
	.datab(\imem|RAM~3_combout ),
	.datac(\cpu|dp|rf|rf~323_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1059_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1059 .lut_mask = 16'hCCE2;
defparam \cpu|dp|rf|rf~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \cpu|dp|rf|rf~291 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|dp|alu|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|dp|rf|rf~1152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|dp|rf|rf~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|dp|rf|rf~291 .is_wysiwyg = "true";
defparam \cpu|dp|rf|rf~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \cpu|dp|rf|rf~1060 (
// Equation(s):
// \cpu|dp|rf|rf~1060_combout  = (\cpu|dp|rf|rf~1059_combout  & ((!\imem|RAM~5_combout ))) # (!\cpu|dp|rf|rf~1059_combout  & (\cpu|dp|rf|rf~291_q  & \imem|RAM~5_combout ))

	.dataa(\cpu|dp|rf|rf~1059_combout ),
	.datab(gnd),
	.datac(\cpu|dp|rf|rf~291_q ),
	.datad(\imem|RAM~5_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rf~1060_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rf~1060 .lut_mask = 16'h50AA;
defparam \cpu|dp|rf|rf~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \cpu|dp|rf|rd2[3]~65 (
// Equation(s):
// \cpu|dp|rf|rd2[3]~65_combout  = (\cpu|dp|rf|rd2[0]~3_combout  & ((\cpu|dp|rf|rf~1058_combout ) # ((!\imem|RAM~1_combout  & \cpu|dp|rf|rf~1060_combout )))) # (!\cpu|dp|rf|rd2[0]~3_combout  & (!\imem|RAM~1_combout  & (\cpu|dp|rf|rf~1060_combout )))

	.dataa(\cpu|dp|rf|rd2[0]~3_combout ),
	.datab(\imem|RAM~1_combout ),
	.datac(\cpu|dp|rf|rf~1060_combout ),
	.datad(\cpu|dp|rf|rf~1058_combout ),
	.cin(gnd),
	.combout(\cpu|dp|rf|rd2[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|dp|rf|rd2[3]~65 .lut_mask = 16'hBA30;
defparam \cpu|dp|rf|rd2[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

assign writedata[0] = \writedata[0]~output_o ;

assign writedata[1] = \writedata[1]~output_o ;

assign writedata[2] = \writedata[2]~output_o ;

assign writedata[3] = \writedata[3]~output_o ;

assign writedata[4] = \writedata[4]~output_o ;

assign writedata[5] = \writedata[5]~output_o ;

assign writedata[6] = \writedata[6]~output_o ;

assign writedata[7] = \writedata[7]~output_o ;

assign writedata[8] = \writedata[8]~output_o ;

assign writedata[9] = \writedata[9]~output_o ;

assign writedata[10] = \writedata[10]~output_o ;

assign writedata[11] = \writedata[11]~output_o ;

assign writedata[12] = \writedata[12]~output_o ;

assign writedata[13] = \writedata[13]~output_o ;

assign writedata[14] = \writedata[14]~output_o ;

assign writedata[15] = \writedata[15]~output_o ;

assign writedata[16] = \writedata[16]~output_o ;

assign writedata[17] = \writedata[17]~output_o ;

assign writedata[18] = \writedata[18]~output_o ;

assign writedata[19] = \writedata[19]~output_o ;

assign writedata[20] = \writedata[20]~output_o ;

assign writedata[21] = \writedata[21]~output_o ;

assign writedata[22] = \writedata[22]~output_o ;

assign writedata[23] = \writedata[23]~output_o ;

assign writedata[24] = \writedata[24]~output_o ;

assign writedata[25] = \writedata[25]~output_o ;

assign writedata[26] = \writedata[26]~output_o ;

assign writedata[27] = \writedata[27]~output_o ;

assign writedata[28] = \writedata[28]~output_o ;

assign writedata[29] = \writedata[29]~output_o ;

assign writedata[30] = \writedata[30]~output_o ;

assign writedata[31] = \writedata[31]~output_o ;

assign dataadr[0] = \dataadr[0]~output_o ;

assign dataadr[1] = \dataadr[1]~output_o ;

assign dataadr[2] = \dataadr[2]~output_o ;

assign dataadr[3] = \dataadr[3]~output_o ;

assign dataadr[4] = \dataadr[4]~output_o ;

assign dataadr[5] = \dataadr[5]~output_o ;

assign dataadr[6] = \dataadr[6]~output_o ;

assign dataadr[7] = \dataadr[7]~output_o ;

assign dataadr[8] = \dataadr[8]~output_o ;

assign dataadr[9] = \dataadr[9]~output_o ;

assign dataadr[10] = \dataadr[10]~output_o ;

assign dataadr[11] = \dataadr[11]~output_o ;

assign dataadr[12] = \dataadr[12]~output_o ;

assign dataadr[13] = \dataadr[13]~output_o ;

assign dataadr[14] = \dataadr[14]~output_o ;

assign dataadr[15] = \dataadr[15]~output_o ;

assign dataadr[16] = \dataadr[16]~output_o ;

assign dataadr[17] = \dataadr[17]~output_o ;

assign dataadr[18] = \dataadr[18]~output_o ;

assign dataadr[19] = \dataadr[19]~output_o ;

assign dataadr[20] = \dataadr[20]~output_o ;

assign dataadr[21] = \dataadr[21]~output_o ;

assign dataadr[22] = \dataadr[22]~output_o ;

assign dataadr[23] = \dataadr[23]~output_o ;

assign dataadr[24] = \dataadr[24]~output_o ;

assign dataadr[25] = \dataadr[25]~output_o ;

assign dataadr[26] = \dataadr[26]~output_o ;

assign dataadr[27] = \dataadr[27]~output_o ;

assign dataadr[28] = \dataadr[28]~output_o ;

assign dataadr[29] = \dataadr[29]~output_o ;

assign dataadr[30] = \dataadr[30]~output_o ;

assign dataadr[31] = \dataadr[31]~output_o ;

assign memwrite = \memwrite~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
