head	1.11;
access;
symbols
	binutils-2_24-branch:1.11.0.2
	binutils-2_24-branchpoint:1.11
	binutils-2_21_1:1.9
	binutils-2_23_2:1.10
	binutils-2_23_1:1.10
	binutils-2_23:1.10
	binutils-2_23-branch:1.10.0.6
	binutils-2_23-branchpoint:1.10
	binutils-2_22_branch:1.10.0.4
	binutils-2_22:1.10
	binutils-2_22-branch:1.10.0.2
	binutils-2_22-branchpoint:1.10
	binutils-2_21:1.9
	binutils-2_21-branch:1.9.0.30
	binutils-2_21-branchpoint:1.9
	binutils-2_20_1:1.9
	binutils-2_20:1.9
	binutils-arc-20081103-branch:1.9.0.28
	binutils-arc-20081103-branchpoint:1.9
	binutils-2_20-branch:1.9.0.26
	binutils-2_20-branchpoint:1.9
	dje-cgen-play1-branch:1.9.0.24
	dje-cgen-play1-branchpoint:1.9
	arc-20081103-branch:1.9.0.22
	arc-20081103-branchpoint:1.9
	binutils-2_19_1:1.9
	binutils-2_19:1.9
	binutils-2_19-branch:1.9.0.20
	binutils-2_19-branchpoint:1.9
	binutils-2_18:1.9
	binutils-2_18-branch:1.9.0.18
	binutils-2_18-branchpoint:1.9
	binutils-csl-coldfire-4_1-32:1.9
	binutils-csl-sourcerygxx-4_1-32:1.9
	binutils-csl-innovasic-fido-3_4_4-33:1.9
	binutils-csl-sourcerygxx-3_4_4-32:1.9
	binutils-csl-coldfire-4_1-30:1.9
	binutils-csl-sourcerygxx-4_1-30:1.9
	binutils-csl-coldfire-4_1-28:1.9
	binutils-csl-sourcerygxx-4_1-29:1.9
	binutils-csl-sourcerygxx-4_1-28:1.9
	binutils-csl-arm-2006q3-27:1.9
	binutils-csl-sourcerygxx-4_1-27:1.9
	binutils-csl-arm-2006q3-26:1.9
	binutils-csl-sourcerygxx-4_1-26:1.9
	binutils-csl-sourcerygxx-4_1-25:1.9
	binutils-csl-sourcerygxx-4_1-24:1.9
	binutils-csl-sourcerygxx-4_1-23:1.9
	binutils-csl-sourcerygxx-4_1-21:1.9
	binutils-csl-arm-2006q3-21:1.9
	binutils-csl-sourcerygxx-4_1-22:1.9
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.9
	binutils-csl-sourcerygxx-4_1-20:1.9
	binutils-csl-arm-2006q3-19:1.9
	binutils-csl-sourcerygxx-4_1-19:1.9
	binutils-csl-sourcerygxx-4_1-18:1.9
	binutils-csl-renesas-4_1-9:1.9
	binutils-csl-sourcerygxx-3_4_4-25:1.9
	binutils-csl-renesas-4_1-8:1.9
	binutils-csl-renesas-4_1-7:1.9
	binutils-csl-renesas-4_1-6:1.9
	binutils-csl-sourcerygxx-4_1-17:1.9
	binutils-csl-sourcerygxx-4_1-14:1.9
	binutils-csl-sourcerygxx-4_1-15:1.9
	binutils-csl-sourcerygxx-4_1-13:1.9
	binutils-2_17:1.9
	binutils-csl-sourcerygxx-4_1-12:1.9
	binutils-csl-sourcerygxx-3_4_4-21:1.9
	binutils-csl-wrs-linux-3_4_4-24:1.9
	binutils-csl-wrs-linux-3_4_4-23:1.9
	binutils-csl-sourcerygxx-4_1-9:1.9
	binutils-csl-sourcerygxx-4_1-8:1.9
	binutils-csl-sourcerygxx-4_1-7:1.9
	binutils-csl-arm-2006q1-6:1.9
	binutils-csl-sourcerygxx-4_1-6:1.9
	binutils-csl-wrs-linux-3_4_4-22:1.9
	binutils-csl-coldfire-4_1-11:1.9
	binutils-csl-sourcerygxx-3_4_4-19:1.9
	binutils-csl-coldfire-4_1-10:1.9
	binutils-csl-sourcerygxx-4_1-5:1.9
	binutils-csl-sourcerygxx-4_1-4:1.9
	binutils-csl-wrs-linux-3_4_4-21:1.9
	binutils-csl-morpho-4_1-4:1.9
	binutils-csl-sourcerygxx-3_4_4-17:1.9
	binutils-csl-wrs-linux-3_4_4-20:1.9
	binutils-2_17-branch:1.9.0.16
	binutils-2_17-branchpoint:1.9
	binutils-csl-2_17-branch:1.9.0.14
	binutils-csl-2_17-branchpoint:1.9
	binutils-csl-gxxpro-3_4-branch:1.9.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.9
	binutils-2_16_1:1.9
	binutils-csl-arm-2005q1b:1.9
	binutils-2_16:1.9
	binutils-csl-arm-2005q1a:1.9
	binutils-csl-arm-2005q1-branch:1.9.0.10
	binutils-csl-arm-2005q1-branchpoint:1.9
	binutils-2_16-branch:1.9.0.8
	binutils-2_16-branchpoint:1.9
	csl-arm-2004-q3d:1.9
	csl-arm-2004-q3:1.9
	binutils-2_15:1.9
	binutils-2_15-branchpoint:1.9
	csl-arm-2004-q1a:1.9
	csl-arm-2004-q1:1.9
	binutils-2_15-branch:1.9.0.6
	cagney_bfdfile-20040213-branch:1.9.0.4
	cagney_bfdfile-20040213-branchpoint:1.9
	cagney_bigcore-20040122-branch:1.9.0.2
	cagney_bigcore-20040122-branchpoint:1.9
	csl-arm-2003-q4:1.9
	binutils-2_14:1.4
	binutils-2_14-branch:1.4.0.6
	binutils-2_14-branchpoint:1.4
	binutils-2_13_2_1:1.4
	binutils-2_13_2:1.4
	binutils-2_13_1:1.4
	binutils-2_13:1.4
	binutils-2_13-branchpoint:1.4
	binutils-2_13-branch:1.4.0.4
	binutils-2_12_1:1.4
	binutils-2_12:1.4
	binutils-2_12-branch:1.4.0.2
	binutils-2_12-branchpoint:1.4
	cygnus_cvs_20020108_pre:1.4
	binutils-2_11_2:1.3.2.1
	binutils-2_11_1:1.3.2.1
	binutils-2_11:1.3
	x86_64versiong3:1.3
	binutils-2_11-branch:1.3.0.2
	binutils_latest_snapshot:1.11;
locks; strict;
comment	@# @;


1.11
date	2013.01.10.19.51.55;	author hjl;	state Exp;
branches;
next	1.10;

1.10
date	2011.01.18.13.37.39;	author nickc;	state Exp;
branches;
next	1.9;

1.9
date	2003.08.26.02.40.43;	author jle;	state Exp;
branches;
next	1.8;

1.8
date	2003.08.07.04.05.42;	author jle;	state Exp;
branches;
next	1.7;

1.7
date	2003.08.05.23.24.06;	author jle;	state Exp;
branches;
next	1.6;

1.6
date	2003.08.02.03.03.52;	author jle;	state Exp;
branches;
next	1.5;

1.5
date	2003.05.24.04.22.22;	author jle;	state Exp;
branches;
next	1.4;

1.4
date	2001.03.08.23.24.26;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2000.08.12.16.05.46;	author jle;	state Exp;
branches
	1.3.2.1;
next	1.2;

1.2
date	2000.08.10.23.23.23;	author jle;	state Exp;
branches;
next	1.1;

1.1
date	2000.08.01.01.57.46;	author jle;	state Exp;
branches;
next	;

1.3.2.1
date	2001.06.07.03.15.36;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.11
log
@Remove trailing white spaces on gas

	* app.c: Remove trailing white spaces.
	* as.c: Likewise.
	* as.h: Likewise.
	* cond.c: Likewise.
	* dw2gencfi.c: Likewise.
	* dwarf2dbg.h: Likewise.
	* ecoff.c: Likewise.
	* input-file.c: Likewise.
	* itbl-lex.h: Likewise.
	* output-file.c: Likewise.
	* read.c: Likewise.
	* sb.c: Likewise.
	* subsegs.c: Likewise.
	* symbols.c: Likewise.
	* write.c: Likewise.
	* config/tc-i386.c: Likewise.
	* doc/Makefile.am: Likewise.
	* doc/Makefile.in: Likewise.
	* doc/c-aarch64.texi: Likewise.
	* doc/c-alpha.texi: Likewise.
	* doc/c-arc.texi: Likewise.
	* doc/c-arm.texi: Likewise.
	* doc/c-avr.texi: Likewise.
	* doc/c-bfin.texi: Likewise.
	* doc/c-cr16.texi: Likewise.
	* doc/c-d10v.texi: Likewise.
	* doc/c-d30v.texi: Likewise.
	* doc/c-h8300.texi: Likewise.
	* doc/c-hppa.texi: Likewise.
	* doc/c-i370.texi: Likewise.
	* doc/c-i386.texi: Likewise.
	* doc/c-i860.texi: Likewise.
	* doc/c-m32c.texi: Likewise.
	* doc/c-m32r.texi: Likewise.
	* doc/c-m68hc11.texi: Likewise.
	* doc/c-m68k.texi: Likewise.
	* doc/c-microblaze.texi: Likewise.
	* doc/c-mips.texi: Likewise.
	* doc/c-msp430.texi: Likewise.
	* doc/c-mt.texi: Likewise.
	* doc/c-s390.texi: Likewise.
	* doc/c-score.texi: Likewise.
	* doc/c-sh.texi: Likewise.
	* doc/c-sh64.texi: Likewise.
	* doc/c-tic54x.texi: Likewise.
	* doc/c-tic6x.texi: Likewise.
	* doc/c-v850.texi: Likewise.
	* doc/c-xc16x.texi: Likewise.
	* doc/c-xgate.texi: Likewise.
	* doc/c-xtensa.texi: Likewise.
	* doc/c-z80.texi: Likewise.
	* doc/internals.texi: Likewise.
@
text
@@@c Copyright 2000, 2003, 2011 Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.
@@ifset GENERIC
@@page
@@node i860-Dependent
@@chapter Intel i860 Dependent Features
@@end ifset
@@ifclear GENERIC
@@node Machine Dependencies
@@chapter Intel i860 Dependent Features
@@end ifclear

@@ignore
@@c FIXME: This is basically a stub for i860. There is tons more information
that I will add later (jle@@cygnus.com).
@@end ignore

@@cindex i860 support
@@menu
* Notes-i860::                  i860 Notes
* Options-i860::                i860 Command-line Options
* Directives-i860::             i860 Machine Directives
* Opcodes for i860::            i860 Opcodes
* Syntax of i860::              i860 Syntax
@@end menu

@@node Notes-i860
@@section i860 Notes
This is a fairly complete i860 assembler which is compatible with the
UNIX System V/860 Release 4 assembler. However, it does not currently
support SVR4 PIC (i.e., @@code{@@@@GOT, @@@@GOTOFF, @@@@PLT}).

Like the SVR4/860 assembler, the output object format is ELF32. Currently,
this is the only supported object format. If there is sufficient interest,
other formats such as COFF may be implemented.

Both the Intel and AT&T/SVR4 syntaxes are supported, with the latter
being the default.  One difference is that AT&T syntax requires the '%'
prefix on register names while Intel syntax does not.  Another difference
is in the specification of relocatable expressions.  The Intel syntax
is @@code{ha%expression} whereas the SVR4 syntax is @@code{[expression]@@@@ha}
(and similarly for the "l" and "h" selectors).
@@node Options-i860
@@section i860 Command-line Options
@@subsection SVR4 compatibility options
@@table @@code
@@item -V
Print assembler version.
@@item -Qy
Ignored.
@@item -Qn
Ignored.
@@end table
@@subsection Other options
@@table @@code
@@item -EL
Select little endian output (this is the default).
@@item -EB
Select big endian output. Note that the i860 always reads instructions
as little endian data, so this option only effects data and not
instructions.
@@item -mwarn-expand
Emit a warning message if any pseudo-instruction expansions occurred.
For example, a @@code{or} instruction with an immediate larger than 16-bits
will be expanded into two instructions. This is a very undesirable feature to
rely on, so this flag can help detect any code where it happens. One
use of it, for instance, has been to find and eliminate any place
where @@code{gcc} may emit these pseudo-instructions.
@@item -mxp
Enable support for the i860XP instructions and control registers.  By default,
this option is disabled so that only the base instruction set (i.e., i860XR)
is supported.
@@item -mintel-syntax
The i860 assembler defaults to AT&T/SVR4 syntax.  This option enables the
Intel syntax.
@@end table

@@node Directives-i860
@@section i860 Machine Directives

@@cindex machine directives, i860
@@cindex i860 machine directives

@@table @@code
@@cindex @@code{dual} directive, i860
@@item .dual
Enter dual instruction mode. While this directive is supported, the
preferred way to use dual instruction mode is to explicitly code
the dual bit with the @@code{d.} prefix.
@@end table

@@table @@code
@@cindex @@code{enddual} directive, i860
@@item .enddual
Exit dual instruction mode. While this directive is supported, the
preferred way to use dual instruction mode is to explicitly code
the dual bit with the @@code{d.} prefix.
@@end table

@@table @@code
@@cindex @@code{atmp} directive, i860
@@item .atmp
Change the temporary register used when expanding pseudo operations. The
default register is @@code{r31}.
@@end table

The @@code{.dual}, @@code{.enddual}, and @@code{.atmp} directives are available only in the Intel syntax mode.

Both syntaxes allow for the standard @@code{.align} directive.  However,
the Intel syntax additionally allows keywords for the alignment
parameter: "@@code{.align type}", where `type' is one of @@code{.short}, @@code{.long},
@@code{.quad}, @@code{.single}, @@code{.double} representing alignments of 2, 4,
16, 4, and 8, respectively.

@@node Opcodes for i860
@@section i860 Opcodes

@@cindex opcodes, i860
@@cindex i860 opcodes
All of the Intel i860XR and i860XP machine instructions are supported. Please see
either @@emph{i860 Microprocessor Programmer's Reference Manual} or @@emph{i860 Microprocessor Architecture} for more information.
@@subsection Other instruction support (pseudo-instructions)
For compatibility with some other i860 assemblers, a number of
pseudo-instructions are supported. While these are supported, they are
a very undesirable feature that should be avoided -- in particular, when
they result in an expansion to multiple actual i860 instructions. Below
are the pseudo-instructions that result in expansions.
@@itemize @@bullet
@@item Load large immediate into general register:

The pseudo-instruction @@code{mov imm,%rn} (where the immediate does
not fit within a signed 16-bit field) will be expanded into:
@@smallexample
orh large_imm@@@@h,%r0,%rn
or large_imm@@@@l,%rn,%rn
@@end smallexample
@@item Load/store with relocatable address expression:

For example, the pseudo-instruction @@code{ld.b addr_exp(%rx),%rn}
will be expanded into:
@@smallexample
orh addr_exp@@@@ha,%rx,%r31
ld.l addr_exp@@@@l(%r31),%rn
@@end smallexample

The analogous expansions apply to @@code{ld.x, st.x, fld.x, pfld.x, fst.x}, and @@code{pst.x} as well.
@@item Signed large immediate with add/subtract:

If any of the arithmetic operations @@code{adds, addu, subs, subu} are used
with an immediate larger than 16-bits (signed), then they will be expanded.
For instance, the pseudo-instruction @@code{adds large_imm,%rx,%rn} expands to:
@@smallexample
orh large_imm@@@@h,%r0,%r31
or large_imm@@@@l,%r31,%r31
adds %r31,%rx,%rn
@@end smallexample
@@item Unsigned large immediate with logical operations:

Logical operations (@@code{or, andnot, or, xor}) also result in expansions.
The pseudo-instruction @@code{or large_imm,%rx,%rn} results in:
@@smallexample
orh large_imm@@@@h,%rx,%r31
or large_imm@@@@l,%r31,%rn
@@end smallexample

Similarly for the others, except for @@code{and} which expands to:
@@smallexample
andnot (-1 - large_imm)@@@@h,%rx,%r31
andnot (-1 - large_imm)@@@@l,%r31,%rn
@@end smallexample
@@end itemize

@@node Syntax of i860
@@section i860 Syntax
@@menu
* i860-Chars::                Special Characters
@@end menu

@@node i860-Chars
@@subsection Special Characters

@@cindex line comment character, i860
@@cindex i860 line comment character
The presence of a @@samp{#} appearing anywhere on a line indicates the
start of a comment that extends to the end of that line.

If a @@samp{#} appears as the first character of a line then the whole
line is treated as a comment, but in this case the line can also be a
logical line number directive (@@pxref{Comments}) or a preprocessor
control command (@@pxref{Preprocessing}).

@@cindex line separator, i860
@@cindex statement separator, i860
@@cindex i860 line separator
The @@samp{;} character can be used to separate statements on the same
line.
@


1.10
log
@	PR gas/12390
	* doc/all.texi: Add NS32K
	* doc/as.texinfo: Remove target specific details of which
	characters act as comment initiators and statement separators into
	individual target specific files.
	* doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
	the hash character at the start of a line.
	* doc/c-arm.texi (ARM-Chars): Likewise.
	* doc/c-avr.texi (AVR-Chars): Likewise.
	* doc/c-d10v.texi (D10V-Chars): Likewise.
	* doc/c-d30v.texi (D30V-Chars):	Likewise.
	* doc/c-mmix.texi (MMIX-Chars): Likewise.
	* doc/c-s390.texi (s390 characters): Likewise.
	* doc/c-sh.texi (SH-Chars): Likewise.
	* doc/c-sh64.texi (SH64-Chars): Likewise.
	* doc/c-sparc.texi (SPARC-Chars): Likewise.
	* doc/c-tic6x.texi (TIC6X Syntax): Likewise.
	* doc/c-xtensa.texi (Xtensa Syntax): Likewise.
	* doc/c-z80.texi (Z80-Chars): Likewise.
	* doc/c-z8k.texi (Z8000-Chars): Likewise.
	* doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
	* doc/c-arc.texi (ARC-Chars): Fill in this subsection.
	* doc/c-bfin.texi (Blackfin Syntax): Document line comment and
	line separator characters.
	* doc/c-cr16.texi (CR16 Syntax): Likewise.
	* doc/c-i386.texi (i386-Chars): Likewise.
	* doc/c-i860.texi (i860-Chars):	Likewise.
	* doc/c-i960.texi (i960-Chars):	Likewise.
	* doc/c-ip2k.texi (IP2K-Chars):	Likewise.
	* doc/c-lm32.texi (LM32-Chars):	likewise.
	* doc/c-m32c.texi (M32C-Chars): Likewise.
	* doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
	* doc/c-m68k.texi (M68K-Chars): Likewise.
	* doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
	* doc/c-msp430.texi (MSP430-Chars): Likewise.
	* doc/c-mt.texi (MT-Chars): Likewise.
	* doc/c-ns32k.texi (NS32K-Chars): Likewise.
	* doc/c-pj.texi (PJ-Chars): Likewise.
	* doc/c-ppc.texi (PowerPC-Chars): Likewise.
	* doc/c-rx.texi (RX-Chars): Likewise.
	* doc/c-score.texi (SCORE-Chars): Likewise.
	* doc/c-tic54x.texi (TIC54X-Chars): Likewise.
	* doc/c-v850.texi (V850-Chars): Likewise.
	* doc/c-vax.texi (VAX-Chars): Likewise.
	* doc/c-xc16x.texi (xc16x-Chars): Likewise.
@
text
@d29 1
a29 1
@@section i860 Notes 
d46 1
a46 1
@@subsection SVR4 compatibility options 
d55 1
a55 1
@@subsection Other options 
d140 1
a140 1
For example, the pseudo-instruction @@code{ld.b addr_exp(%rx),%rn} 
d153 1
a153 1
@@smallexample 
@


1.9
log
@2003-08-25  Jason Eckhardt  <jle@@rice.edu>

	* doc/c-i860.texi: Update text about relocatable address expansions.
@
text
@d1 1
a1 1
@@c Copyright 2000, 2003 Free Software Foundation, Inc.
d25 1
d174 24
@


1.8
log
@2003-08-01  Jason Eckhardt  <jle@@rice.edu>

        * config/tc-i860.c (s_align_wrapper): New function and prototype.
        (md_pseudo_table): Change s_align_bytes to s_align_wrapper, remove
        surrounding OBJ_ELF ifdef, and re-format slightly.
        * doc/c-i860.texi: Document the special .align syntax available
        in Intel mode.
@
text
@d139 1
a139 1
For example, the pseudo-instruction @@code{ld.b addr,%rn} 
d142 1
a142 1
orh addr_exp@@@@ha,%r0,%r31
@


1.7
log
@2003-08-05  Jason Eckhardt  <jle@@rice.edu>

        * doc/c-i860.texi: Mention that .dual, .enddual, and .atmp
        directives are only available in Intel syntax mode.
@
text
@d109 6
@


1.6
log
@2003-08-01  Jason Eckhardt  <jle@@rice.edu>

        * config/tc-i860.c: Remove SYNTAX_SVR4 macro and occurrences.
        (target_intel_syntax): Declare variable.
        (OPTION_INTEL_SYNTAX): Declare macro.
        (md_longopts): Add option -mintel-syntax.
        (md_parse_option): Set target_intel_syntax.
        (md_show_usage): Add -mintel-syntax usage.
        (md_begin): Set reg_prefix based on target_intel_syntax.
        (i860_process_insn): Skip register prefix only if there is one.
        Parse relocatable expressions in either Intel or AT&T syntax based
        on target_intel_syntax instead of the SYNTAX_SVR4 macro.
        * doc/c-i860.texi: Document -mintel-syntax option and give blurb
        about the differences in syntax.
@
text
@d107 2
@


1.5
log
@2003-05-23  Jason Eckhardt  <jle@@rice.edu>
gas:
        * config/tc-i860.c (target_xp): Declare variable.
        (OPTION_XP): Declare macro.
        (md_longopts): Add option -mxp.
        (md_parse_option): Set target_xp.
        (md_show_usage): Add -mxp usage.
        (i860_process_insn): Recognize XP registers bear, ccr, p0-p3.
        (md_assemble): Don't try expansions if XP_ONLY is set.
        * doc/c-i860.texi: Document -mxp option.

gas/testsuite:
        * gas/i860/xp.s: New file.
        * gas/i860/xp.d: New file.

include/opcode:
        * i860.h (expand_type): Add XP_ONLY.
        (scyc.b): New XP instruction.
        (ldio.l): Likewise.
        (ldio.s): Likewise.
        (ldio.b): Likewise.
        (ldint.l): Likewise.
        (ldint.s): Likewise.
        (ldint.b): Likewise.
        (stio.l): Likewise.
        (stio.s): Likewise.
        (stio.b): Likewise.
        (pfld.q): Likewise.

opcodes:
        * i860-dis.c (crnames): Add bear, ccr, p0, p1, p2, p3.
        (print_insn_i860): Grab 4 bits of the control register field
        instead of 3.
@
text
@d16 1
a16 4
that I will add later (jle@@cygnus.com). The assembler is still being
written. The i860 assembler that existed previously was never finished
and doesn't even build. Further, its not BFD_ASSEMBLER and it doesn't
do ELF (it doesn't do anything, but you get the point).
d36 7
d73 3
@


1.4
log
@Fix copyright notices
@
text
@d1 1
a1 1
@@c Copyright 2000 Free Software Foundation, Inc.
d65 4
d105 1
a105 1
All of the Intel i860 machine instructions are supported. Please see
@


1.3
log
@2000-08-11  Andreas Schwab  <schwab@@suse.de>

        * doc/c-i860.texi (Opcodes for i860): Remove braces from @@item
        argument.
@
text
@d1 1
a1 1
@@c Copyright (C) 2000 Free Software Foundation, Inc.
@


1.3.2.1
log
@Update copyright notices.
@
text
@d1 1
a1 1
@@c Copyright 2000 Free Software Foundation, Inc.
@


1.2
log
@2000-08-10  Jason Eckhardt  <jle@@cygnus.com>

        * doc/c-i860.texi: Flesh out the i860 section more.
@
text
@d110 1
a110 1
@@item {Load large immediate into general register:}
d118 1
a118 1
@@item {Load/store with relocatable address expression:}
d128 2
a129 1
@@item {Signed large immediate with add/subtract:}
d138 2
a139 1
@@item {Unsigned large immediate with logical operations:}
@


1.1
log
@2000-07-31  Jason Eckhardt  <jle@@cygnus.com>

        * doc/c-i860.texi: New file.
        * doc/Makefile.am (CPU_DOCS): Add c-i860.texi.
        * doc/Makefile.in: Regenerate.
        * doc/all.texi: Add I860 as relevant architecture.
        * doc/as.texinfo: Include i860 dependent file c-i860.texi.
@
text
@d24 1
d30 9
a39 1

d58 7
d101 50
a150 5
All of the Intel i860 machine instructions are supported.

Some opcodes are processed beyond simply emitting a single corresponding
instruction. For example, @@samp{mov} and other instructions with larg
displacements may be expanded into 2 or 3 instructions (FIXME: add details).
@

