// Seed: 1290302023
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    output wand id_3,
    input wire id_4,
    output tri1 id_5,
    input wand id_6,
    output wand id_7,
    output tri1 id_8,
    input supply1 id_9,
    output tri0 id_10
);
  id_12(
      .id_0(1), .id_1(), .id_2(id_9), .id_3(""), .id_4(id_9), .id_5(~(id_10)), .id_6(id_1)
  );
  assign id_3 = id_9;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output uwire id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    output uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wand id_12,
    input uwire id_13,
    input tri0 id_14,
    input wor id_15
    , id_26,
    output wand id_16,
    input tri0 id_17,
    input supply0 id_18
    , id_27,
    input uwire id_19,
    input supply0 id_20,
    input wand id_21,
    output tri id_22,
    input wand id_23,
    output tri1 id_24
);
  wire id_28;
  module_0(
      id_8, id_20, id_3, id_1, id_6, id_4, id_3, id_1, id_5, id_9, id_16
  );
endmodule
