/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 208 192)
	(text "selDig" (rect 5 0 28 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "sys_clk" (rect 0 0 31 12)(font "Arial" ))
		(text "sys_clk" (rect 21 27 52 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "sys_rst_n" (rect 0 0 42 12)(font "Arial" ))
		(text "sys_rst_n" (rect 21 43 63 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "seg_en" (rect 0 0 29 12)(font "Arial" ))
		(text "seg_en" (rect 21 59 50 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "seg_sign" (rect 0 0 35 12)(font "Arial" ))
		(text "seg_sign" (rect 21 75 56 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "data2[3..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "data2[3..0]" (rect 21 91 62 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "data1[3..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "data1[3..0]" (rect 21 107 61 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "data0[3..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "data0[3..0]" (rect 21 123 62 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "data3[3..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "data3[3..0]" (rect 21 139 62 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 192 32)
		(output)
		(text "seg_cs[3..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "seg_cs[3..0]" (rect 122 27 171 39)(font "Arial" ))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(port
		(pt 192 48)
		(output)
		(text "seg_led[7..0]" (rect 0 0 50 12)(font "Arial" ))
		(text "seg_led[7..0]" (rect 121 43 171 55)(font "Arial" ))
		(line (pt 192 48)(pt 176 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 176 160)(line_width 1))
	)
)
