strict digraph "" {
	node [label="\N"];
	"27:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5fad386590>",
		clk_sens=False,
		fillcolor=gold,
		label="27:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5fad386750>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:AL" -> "28:BL"	[cond="[]",
		lineno=None];
	"46:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fad386110>",
		fillcolor=cadetblue,
		label="46:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fad386110>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_27:AL"	[def_var="['next_state']",
		label="Leaf_27:AL"];
	"46:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5fadae1490>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5fadae1750>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"30:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"43:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5fad3860d0>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"43:IF" -> "46:BS"	[cond="['x']",
		label="!(x)",
		lineno=43];
	"44:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fad386250>",
		fillcolor=cadetblue,
		label="44:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fad386250>]",
		style=filled,
		typ=BlockingSubstitution];
	"43:IF" -> "44:BS"	[cond="['x']",
		label=x,
		lineno=43];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5fadae1d50>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1ed0>",
		fillcolor=cadetblue,
		label="38:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1ed0>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:IF" -> "38:BS"	[cond="['x']",
		label="(~x)",
		lineno=37];
	"40:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1d90>",
		fillcolor=cadetblue,
		label="40:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1d90>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:IF" -> "40:BS"	[cond="['x']",
		label="!((~x))",
		lineno=37];
	"48:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5fadae1bd0>",
		fillcolor=turquoise,
		label="48:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1c10>]",
		style=filled,
		typ=Block];
	"48:BL" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5fadae1790>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"48:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5fadae1b50>",
		fillcolor=lightcyan,
		label="48:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"48:CA" -> "48:BL"	[cond="[]",
		lineno=None];
	"38:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae19d0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae19d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:IF" -> "32:BS"	[cond="['x']",
		label=x,
		lineno=31];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1810>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f5fadae1810>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:IF" -> "34:BS"	[cond="['x']",
		label="!(x)",
		lineno=31];
	"32:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5fad386490>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5fad386410>",
		fillcolor=turquoise,
		label="36:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:CA" -> "36:BL"	[cond="[]",
		lineno=None];
	"34:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"29:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f5fad386790>",
		fillcolor=linen,
		label="29:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"29:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "48:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"29:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"42:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f5fad386850>",
		fillcolor=lightcyan,
		label="42:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:CS" -> "42:CA"	[cond="['present_state']",
		label=present_state,
		lineno=29];
	"44:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "29:CS"	[cond="[]",
		lineno=None];
	"36:BL" -> "37:IF"	[cond="[]",
		lineno=None];
	"42:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5fad3868d0>",
		fillcolor=turquoise,
		label="42:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"42:CA" -> "42:BL"	[cond="[]",
		lineno=None];
	"40:BS" -> "Leaf_27:AL"	[cond="[]",
		lineno=None];
	"42:BL" -> "43:IF"	[cond="[]",
		lineno=None];
}
