<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r33016 - in haiku/branches/releases/r1alpha1:	headers/private/graphics/nvidia	src/add-ons/accelerants/nvidia/engine	src/add-ons/kernel/drivers/graphics/nvidia
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r33016%20-%20in%20haiku/branches/releases/r1alpha1%3A%0A%09headers/private/graphics/nvidia%0A%09src/add-ons/accelerants/nvidia/engine%0A%09src/add-ons/kernel/drivers/graphics/nvidia&In-Reply-To=%3C200909090951.n899pLau027452%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020490.html">
   <LINK REL="Next"  HREF="020495.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r33016 - in haiku/branches/releases/r1alpha1:	headers/private/graphics/nvidia	src/add-ons/accelerants/nvidia/engine	src/add-ons/kernel/drivers/graphics/nvidia</H1>
    <B>stippi at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r33016%20-%20in%20haiku/branches/releases/r1alpha1%3A%0A%09headers/private/graphics/nvidia%0A%09src/add-ons/accelerants/nvidia/engine%0A%09src/add-ons/kernel/drivers/graphics/nvidia&In-Reply-To=%3C200909090951.n899pLau027452%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r33016 - in haiku/branches/releases/r1alpha1:	headers/private/graphics/nvidia	src/add-ons/accelerants/nvidia/engine	src/add-ons/kernel/drivers/graphics/nvidia">stippi at mail.berlios.de
       </A><BR>
    <I>Wed Sep  9 11:51:21 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="020490.html">[Haiku-commits] r33015 - haiku/trunk/src/add-ons/tracker/zipomatic
</A></li>
        <LI>Next message: <A HREF="020495.html">[Haiku-commits] r33016 - in haiku/branches/releases/r1alpha1: headers/private/graphics/nvidia src/add-ons/accelerants/nvidia/engine src/add-ons/kernel/drivers/graphics/nvidia
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20492">[ date ]</a>
              <a href="thread.html#20492">[ thread ]</a>
              <a href="subject.html#20492">[ subject ]</a>
              <a href="author.html#20492">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: stippi
Date: 2009-09-09 11:51:19 +0200 (Wed, 09 Sep 2009)
New Revision: 33016
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=33016&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=33016&amp;view=rev</A>

Modified:
   haiku/branches/releases/r1alpha1/headers/private/graphics/nvidia/nv_macros.h
   haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac.c
   haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac2.c
   haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_general.c
   haiku/branches/releases/r1alpha1/src/add-ons/kernel/drivers/graphics/nvidia/UPDATE.html
Log:
Merged changesets r32958, r32960 and r32965 (nVidia) from trunk. This is
supposed to bring the nVidia in sync with trunk, I am going to check and make
sure in a minute.


Modified: haiku/branches/releases/r1alpha1/headers/private/graphics/nvidia/nv_macros.h
===================================================================
--- haiku/branches/releases/r1alpha1/headers/private/graphics/nvidia/nv_macros.h	2009-09-09 01:35:20 UTC (rev 33015)
+++ haiku/branches/releases/r1alpha1/headers/private/graphics/nvidia/nv_macros.h	2009-09-09 09:51:19 UTC (rev 33016)
@@ -649,8 +649,10 @@
 #define NVDAC_NV10_CURSYNC	0x00680404
 #define NVDAC_PIXPLLC		0x00680508
 #define NVDAC_PLLSEL		0x0068050c
+#define NVDAC_NV30_PLLSETUP	0x00680524
 #define NVDAC_OUTPUT		0x0068052c
 #define NVDAC_PIXPLLC2		0x00680578
+#define NVDAC_NV40_PLLSEL2	0x00680580
 #define NVDAC_GENCTRL		0x00680600
 #define NVDAC_TSTCTRL		0x00680608
 #define NVDAC_TSTDATA		0x00680610

Modified: haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac.c
===================================================================
--- haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac.c	2009-09-09 01:35:20 UTC (rev 33015)
+++ haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac.c	2009-09-09 09:51:19 UTC (rev 33016)
@@ -153,21 +153,6 @@
 	float pix_setting, req_pclk;
 	status_t result;
 
-	/* we offer this option because some panels have very tight restrictions,
-	 * and there's no overlapping settings range that makes them all work.
-	 * note:
-	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
-	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
-	if ((si-&gt;ps.monitors &amp; CRTC1_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel)
-	{
-		LOG(4,(&quot;DAC: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
-
-		/* dump current setup for learning purposes */
-		nv_dac_dump_pix_pll();
-
-		return B_OK;
-	}
-
 	/* fix a DVI or laptop flatpanel to 60Hz refresh! */
 	/* Note:
 	 * The pixelclock drives the flatpanel modeline, not the CRTC modeline. */
@@ -180,42 +165,64 @@
 	}
 
 	req_pclk = (target.timing.pixel_clock)/1000.0;
-	LOG(4,(&quot;DAC: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
 	/* signal that we actually want to set the mode */
 	result = nv_dac_pix_pll_find(target,&amp;pix_setting,&amp;m,&amp;n,&amp;p, 1);
-	if (result != B_OK)
-	{
-		return result;
-	}
+	if (result != B_OK) return result;
 
 	/* dump old setup for learning purposes */
 	nv_dac_dump_pix_pll();
 
-	/* program new frequency */
-	DACW(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
+	/* some logging for learning purposes */
+	LOG(4,(&quot;DAC: current NV30_PLLSETUP settings: $%08x\n&quot;, DACR(NV30_PLLSETUP)));
+	/* this register seems to (dis)connect functions blocks and PLLs:
+	 * there seem to be two PLL types per function block (on some cards),
+	 * b16-17 DAC1clk, b18-19 DAC2clk, b20-21 GPUclk, b22-23 MEMclk. */
+	LOG(4,(&quot;DAC: current (0x0000c040) settings: $%08x\n&quot;, NV_REG32(0x0000c040)));
 
-	/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
-	if (si-&gt;ps.ext_pll) DACW(PIXPLLC2, 0x80000401);
+	/* disable spread spectrum modes for the pixelPLLs _first_ */
+	/* spread spectrum: b0,1 = GPUclk, b2,3 = MEMclk, b4,5 = DAC1clk, b6,7 = DAC2clk;
+	 * b16-19 influence clock routing to digital outputs (internal/external LVDS transmitters?) */
+	if (si-&gt;ps.card_arch &gt;= NV30A)
+		DACW(NV30_PLLSETUP, (DACR(NV30_PLLSETUP) &amp; ~0x000000f0));
 
-	/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
-	snooze(1000);
+	/* we offer this option because some panels have very tight restrictions,
+	 * and there's no overlapping settings range that makes them all work.
+	 * note:
+	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
+	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
+	if ((si-&gt;ps.monitors &amp; CRTC1_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel) {
+		LOG(4,(&quot;DAC: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
+	} else {
+		LOG(4,(&quot;DAC: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
+		/* program new frequency */
+		DACW(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
+
+		/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
+		if (si-&gt;ps.ext_pll) DACW(PIXPLLC2, 0x80000401);
+
+		/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
+		snooze(1000);
+
+		LOG(2,(&quot;DAC: PIX PLL frequency should be locked now...\n&quot;));
+	}
+
 	/* enable programmable PLLs */
 	/* (confirmed PLLSEL to be a write-only register on NV04 and NV11!) */
 	/* note:
 	 * setup PLL assignment _after_ programming PLL */
 	if (si-&gt;ps.secondary_head) {
-		if (si-&gt;ps.card_arch &lt; NV40A)
+		if (si-&gt;ps.card_arch &lt; NV40A) {
 			DACW(PLLSEL, 0x30000f00);
-		else
+		} else {
+			DACW(NV40_PLLSEL2, (DACR(NV40_PLLSEL2) &amp; ~0x10000100));
 			DACW(PLLSEL, 0x30000f04);
+		}
 	} else {
 		DACW(PLLSEL, 0x10000700);
 	}
 
-	LOG(2,(&quot;DAC: PIX PLL frequency should be locked now...\n&quot;));
-
 	return B_OK;
 }
 

Modified: haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac2.c
===================================================================
--- haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac2.c	2009-09-09 01:35:20 UTC (rev 33015)
+++ haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_dac2.c	2009-09-09 09:51:19 UTC (rev 33016)
@@ -156,21 +156,6 @@
 	float pix_setting, req_pclk;
 	status_t result;
 
-	/* we offer this option because some panels have very tight restrictions,
-	 * and there's no overlapping settings range that makes them all work.
-	 * note:
-	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
-	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
-	if ((si-&gt;ps.monitors &amp; CRTC2_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel)
-	{
-		LOG(4,(&quot;DAC2: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
-
-		/* dump current setup for learning purposes */
-		nv_dac2_dump_pix_pll();
-
-		return B_OK;
-	}
-
 	/* fix a DVI or laptop flatpanel to 60Hz refresh! */
 	/* Note:
 	 * The pixelclock drives the flatpanel modeline, not the CRTC modeline. */
@@ -183,42 +168,60 @@
 	}
 
 	req_pclk = (target.timing.pixel_clock)/1000.0;
-	LOG(4,(&quot;DAC2: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
 	/* signal that we actually want to set the mode */
 	result = nv_dac2_pix_pll_find(target,&amp;pix_setting,&amp;m,&amp;n,&amp;p, 1);
-	if (result != B_OK)
-	{
-		return result;
-	}
+	if (result != B_OK) return result;
 
 	/* dump old setup for learning purposes */
 	nv_dac2_dump_pix_pll();
 
-	/* program new frequency */
-	DAC2W(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
+	/* some logging for learning purposes */
+	LOG(4,(&quot;DAC2: current NV30_PLLSETUP settings: $%08x\n&quot;, DACR(NV30_PLLSETUP)));
+	/* this register seems to (dis)connect functions blocks and PLLs:
+	 * there seem to be two PLL types per function block (on some cards),
+	 * b16-17 DAC1clk, b18-19 DAC2clk, b20-21 GPUclk, b22-23 MEMclk. */
+	LOG(4,(&quot;DAC2: current (0x0000c040) settings: $%08x\n&quot;, NV_REG32(0x0000c040)));
 
-	/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
-	if (si-&gt;ps.ext_pll) DAC2W(PIXPLLC2, 0x80000401);
+	/* disable spread spectrum modes for the pixelPLLs _first_ */
+	/* spread spectrum: b0,1 = GPUclk, b2,3 = MEMclk, b4,5 = DAC1clk, b6,7 = DAC2clk;
+	 * b16-19 influence clock routing to digital outputs (internal/external LVDS transmitters?) */
+	if (si-&gt;ps.card_arch &gt;= NV30A)
+		DACW(NV30_PLLSETUP, (DACR(NV30_PLLSETUP) &amp; ~0x000000f0));
 
-	/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
-	snooze(1000);
+	/* we offer this option because some panels have very tight restrictions,
+	 * and there's no overlapping settings range that makes them all work.
+	 * note:
+	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
+	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
+	if ((si-&gt;ps.monitors &amp; CRTC2_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel) {
+		LOG(4,(&quot;DAC2: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
+	} else {
+		LOG(4,(&quot;DAC2: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
+		/* program new frequency */
+		DAC2W(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
+
+		/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
+		if (si-&gt;ps.ext_pll) DAC2W(PIXPLLC2, 0x80000401);
+
+		/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
+		snooze(1000);
+
+		LOG(2,(&quot;DAC2: PIX PLL frequency should be locked now...\n&quot;));
+	}
+
 	/* enable programmable PLLs */
 	/* (confirmed PLLSEL to be a write-only register on NV04 and NV11!) */
 	/* note:
 	 * setup PLL assignment _after_ programming PLL */
-	if (si-&gt;ps.secondary_head) {
-		if (si-&gt;ps.card_arch &lt; NV40A)
-			DACW(PLLSEL, 0x30000f00);
-		else
-			DACW(PLLSEL, 0x30000f04);
+	if (si-&gt;ps.card_arch &lt; NV40A) {
+		DACW(PLLSEL, 0x30000f00);
 	} else {
-		DACW(PLLSEL, 0x10000700);
+		DACW(NV40_PLLSEL2, (DACR(NV40_PLLSEL2) &amp; ~0x10000100));
+		DACW(PLLSEL, 0x30000f04);
 	}
 
-	LOG(2,(&quot;DAC2: PIX PLL frequency should be locked now...\n&quot;));
-
 	return B_OK;
 }
 

Modified: haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_general.c
===================================================================
--- haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_general.c	2009-09-09 01:35:20 UTC (rev 33015)
+++ haiku/branches/releases/r1alpha1/src/add-ons/accelerants/nvidia/engine/nv_general.c	2009-09-09 09:51:19 UTC (rev 33016)
@@ -92,7 +92,7 @@
 {
 	status_t status;
 
-	LOG(1,(&quot;POWERUP: Haiku nVidia Accelerant 1.00 running.\n&quot;));
+	LOG(1,(&quot;POWERUP: Haiku nVidia Accelerant 1.03 running.\n&quot;));
 
 	/* log VBLANK INT usability status */
 	if (si-&gt;ps.int_assigned)

Modified: haiku/branches/releases/r1alpha1/src/add-ons/kernel/drivers/graphics/nvidia/UPDATE.html
===================================================================
--- haiku/branches/releases/r1alpha1/src/add-ons/kernel/drivers/graphics/nvidia/UPDATE.html	2009-09-09 01:35:20 UTC (rev 33015)
+++ haiku/branches/releases/r1alpha1/src/add-ons/kernel/drivers/graphics/nvidia/UPDATE.html	2009-09-09 09:51:19 UTC (rev 33016)
@@ -4,7 +4,7 @@
 &lt;/head&gt;
 &lt;body&gt;
 &lt;p&gt;&lt;h2&gt;Changes done for each driverversion:&lt;/h2&gt;&lt;/p&gt;
-&lt;p&gt;&lt;h1&gt;head (SVN 1.00, Rudolf)&lt;/h1&gt;&lt;/p&gt;
+&lt;p&gt;&lt;h1&gt;head (SVN 1.03, Rudolf)&lt;/h1&gt;&lt;/p&gt;
 &lt;ul&gt;
 &lt;li&gt;Fixed driver assuming enabling AGP mode succeeded on some occasions if it did not block it itself. Blocking AGP mode completely via the AGP busmanager (option 'block_agp') resulted in a crashing acceleration engine because it was setup for AGP transfers instead of using PCI transfers. Error was solved with help from user kraton.
 &lt;li&gt;Fixed shared_info struct problem occuring when 3D 'accelerant' is used (tested Alpha 4.1): the TVencoder type definition list apparantly gets some memory assigned these days when done inside the definition of shared_info. Moved encoder list outside the shared_info definition.
@@ -26,7 +26,8 @@
 &lt;li&gt;DDC/EDID fetching now also works on GCC4 binaries due to a fixed fault in the accelerants/common code (which is used for that function);
 &lt;li&gt;Added support for Haiku specific driverhook GET_PREFERRED_DISPLAY_MODE. Laptops should now also startup in native mode automatically at first system boot;
 &lt;li&gt;Rewrote framebuffer memory detection. Accelerant now only uses the amount of RAM mapped by the kerneldriver as maximum. This fixes black screen at app_server startup on a number of GF6xxx and GF7xxx cards;
-&lt;li&gt;Finally(!) fixed PLL selection trouble on NV40 architecture (Geforce 6xxx and 7xxx) cards. Now dualhead should (almost) always work OK, and now low-res bootscreens should nolonger result in 'frequency out of range' messages on DVI connected screens.
+&lt;li&gt;Finally(!) fixed PLL selection trouble on NV40 architecture (Geforce 6xxx and 7xxx) cards. Now dualhead should (almost) always work OK, and now low-res bootscreens should nolonger result in 'frequency out of range' messages on DVI connected screens;
+&lt;li&gt;Fixed shivering display on some systems (confirmed a Geforce 5200 laptop): Pixelclocks should &lt;strong&gt;never&lt;/strong&gt; be setup for spread spectrum on analog connections.
 &lt;/ul&gt;
 &lt;p&gt;&lt;h1&gt;nv_driver 0.80 (Rudolf)&lt;/h1&gt;&lt;/p&gt;
 &lt;ul&gt;


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020490.html">[Haiku-commits] r33015 - haiku/trunk/src/add-ons/tracker/zipomatic
</A></li>
	<LI>Next message: <A HREF="020495.html">[Haiku-commits] r33016 - in haiku/branches/releases/r1alpha1: headers/private/graphics/nvidia src/add-ons/accelerants/nvidia/engine src/add-ons/kernel/drivers/graphics/nvidia
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20492">[ date ]</a>
              <a href="thread.html#20492">[ thread ]</a>
              <a href="subject.html#20492">[ subject ]</a>
              <a href="author.html#20492">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
