// Seed: 1844079654
module module_0;
  assign id_1 = 1;
  always disable id_2;
  assign module_1.id_14 = 0;
  assign id_1 = id_1;
  initial id_1 <= id_1;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    output wand id_4,
    input wire id_5,
    input supply1 id_6,
    output tri id_7,
    input supply1 id_8,
    input logic id_9,
    output supply0 id_10,
    output logic id_11,
    input tri0 id_12,
    output supply0 id_13,
    input wand id_14
);
  localparam id_16 = -1;
  always id_11 <= id_9;
  module_0 modCall_1 ();
  tri0 id_17, id_18 = -1'h0;
endmodule
