

================================================================
== Synthesis Summary Report of 'test_symm'
================================================================
+ General Information: 
    * Date:           Tue Nov  7 17:14:39 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        output.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+---------+----------+------+---------+------------+------------+-----+
    |                       Modules                      |  Issue |       |  Latency  |  Latency  | Iteration|           |   Trip  |          |      |         |            |            |     |
    |                       & Loops                      |  Type  | Slack |  (cycles) |    (ns)   |  Latency |  Interval |  Count  | Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+---------+----------+------+---------+------------+------------+-----+
    |+ test_symm                                         |  Timing|  -1.98|  182400011|  8.035e+08|         -|  182400012|        -|        no|     -|  6 (~0%)|  1546 (~0%)|  1867 (~0%)|    -|
    | o VITIS_LOOP_40_1_VITIS_LOOP_41_2_VITIS_LOOP_42_3  |      II|   2.43|  182400009|  8.035e+08|        29|         19|  9600000|       yes|     -|        -|           -|           -|    -|
    +----------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+---------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+--------+----------+
| Interface  | Data Width | Address Width | Offset | Register |
+------------+------------+---------------+--------+----------+
| s_axi_ctrl | 32         | 5             | 16     | 0        |
+------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_ctrl | v3       | 0x10   | 32    | W      | Data signal of v3                |                                                                      |
| s_axi_ctrl | v4       | 0x18   | 32    | W      | Data signal of v4                |                                                                      |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| v0_address0 | 16       |
| v0_q0       | 32       |
| v1_address0 | 16       |
| v1_address1 | 16       |
| v1_q0       | 32       |
| v1_q1       | 32       |
| v2_address0 | 16       |
| v2_d0       | 32       |
| v2_q0       | 32       |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| v0       | in        | float*   |
| v1       | in        | float*   |
| v2       | inout     | float*   |
| v3       | in        | float    |
| v4       | in        | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+----------+----------+------------------------------+
| Argument | HW Interface | HW Type  | HW Usage | HW Info                      |
+----------+--------------+----------+----------+------------------------------+
| v0       | v0_address0  | port     | offset   |                              |
| v0       | v0_ce0       | port     |          |                              |
| v0       | v0_q0        | port     |          |                              |
| v1       | v1_address0  | port     | offset   |                              |
| v1       | v1_ce0       | port     |          |                              |
| v1       | v1_q0        | port     |          |                              |
| v1       | v1_address1  | port     | offset   |                              |
| v1       | v1_ce1       | port     |          |                              |
| v1       | v1_q1        | port     |          |                              |
| v2       | v2_address0  | port     | offset   |                              |
| v2       | v2_ce0       | port     |          |                              |
| v2       | v2_we0       | port     |          |                              |
| v2       | v2_d0        | port     |          |                              |
| v2       | v2_q0        | port     |          |                              |
| v3       | s_axi_ctrl   | register |          | name=v3 offset=0x10 range=32 |
| v4       | s_axi_ctrl   | register |          | name=v4 offset=0x18 range=32 |
+----------+--------------+----------+----------+------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+------------+------+---------+---------+
| + test_symm                         | 6   |        |            |      |         |         |
|   mul_8ns_9ns_16_1_1_U4             | -   |        | empty      | mul  | auto    | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v13        | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v25        | fmul | maxdsp  | 3       |
|   add_ln40_1_fu_359_p2              | -   |        | add_ln40_1 | add  | fabric  | 0       |
|   add_ln40_fu_371_p2                | -   |        | add_ln40   | add  | fabric  | 0       |
|   mul_8ns_9ns_16_1_1_U5             | -   |        | empty_14   | mul  | auto    | 0       |
|   empty_15_fu_411_p2                | -   |        | empty_15   | sub  | fabric  | 0       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U6  | 1   |        | mul_ln51   | mul  | dsp48   | 3       |
|   empty_16_fu_454_p2                | -   |        | empty_16   | sub  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v13_mid    | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v25_mid    | fmul | maxdsp  | 3       |
|   add_ln41_fu_482_p2                | -   |        | add_ln41   | add  | fabric  | 0       |
|   empty_17_fu_596_p2                | -   |        | empty_17   | add  | fabric  | 0       |
|   add_ln60_fu_609_p2                | -   |        | add_ln60   | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v13_mid1   | fmul | maxdsp  | 3       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v25_mid1   | fmul | maxdsp  | 3       |
|   mac_muladd_8ns_8ns_8ns_16_4_1_U6  | 1   |        | add_ln51   | add  | dsp48   | 3       |
|   sub_ln47_fu_514_p2                | -   |        | sub_ln47   | sub  | fabric  | 0       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v15        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_no_dsp_1_U2   | -   |        | v16        | fadd | fabric  | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v18        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_7_full_dsp_1_U1 | 2   |        | v19        | fadd | fulldsp | 6       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v21        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_no_dsp_1_U2   | -   |        | v26        | fadd | fabric  | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U3  | 3   |        | v28        | fmul | maxdsp  | 3       |
|   fadd_32ns_32ns_32_5_no_dsp_1_U2   | -   |        | v29        | fadd | fabric  | 4       |
|   add_ln42_fu_529_p2                | -   |        | add_ln42   | add  | fabric  | 0       |
|   add_ln41_1_fu_535_p2              | -   |        | add_ln41_1 | add  | fabric  | 0       |
+-------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+-------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                       | Location                          | Messages                                                                                                                         |
+----------+-------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
| resource | variable=v0 core=ram_t2p_bram | test_symm.cpp:33 in test_symm, v0 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                                   | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v1 core=ram_t2p_bram | test_symm.cpp:35 in test_symm, v1 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                                   | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
| resource | variable=v2 core=ram_t2p_bram | test_symm.cpp:37 in test_symm, v2 | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                       |
|          |                               |                                   | The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead |
+----------+-------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-----------------------------------+---------------------------------------+
| Type      | Options                           | Location                              |
+-----------+-----------------------------------+---------------------------------------+
| interface | s_axilite port=return bundle=ctrl | test_symm.cpp:30 in test_symm, return |
| interface | s_axilite port=v3 bundle=ctrl     | test_symm.cpp:31 in test_symm, v3     |
| interface | s_axilite port=v4 bundle=ctrl     | test_symm.cpp:32 in test_symm, v4     |
| pipeline  | II=13                             | test_symm.cpp:43 in test_symm         |
+-----------+-----------------------------------+---------------------------------------+


