# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 6.1.0-18-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_single.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 16:34:41 on Mar 08,2024
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 16:34:42 on Mar 08,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 16:34:42 on Mar 08,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:350
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrc'. The port definition is at: riscv_single.sv(153).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c/md File: riscv_single.sv Line: 140
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'ALUControl'. The port definition is at: riscv_single.sv(184).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/c/ad File: riscv_single.sv Line: 142
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (2) for port 'ImmSrc'. The port definition is at: riscv_single.sv(226).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 118
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'ALUControl'. The port definition is at: riscv_single.sv(227).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32single/dp File: riscv_single.sv Line: 118
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Warning: (vsim-7) Failed to open readmem file "../riscvtest/riscvtest.memfile" in read mode.
# No such file or directory. (errno = ENOENT)    : riscv_single.sv(72)
#    Time: 0 ns  Iteration: 0  Instance: /testbench
# End time: 16:38:01 on Mar 08,2024, Elapsed time: 0:03:19
# Errors: 0, Warnings: 5
