{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702021185886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702021185887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 01:39:45 2023 " "Processing started: Fri Dec 08 01:39:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702021185887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021185887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pingpong -c pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021185887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702021186659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702021186659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonic-Behavioral " "Found design unit 1: sonic-Behavioral" {  } { { "sonic.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/sonic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202397 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "sonic.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/sonic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021202397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_vga-controlador_vga_bhv " "Found design unit 1: controlador_vga-controlador_vga_bhv" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/controlador_vga.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202400 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_vga " "Found entity 1: controlador_vga" {  } { { "controlador_vga.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/controlador_vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021202400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marcador_dss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marcador_dss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marcador_dss-marcador_dss_bhv " "Found design unit 1: marcador_dss-marcador_dss_bhv" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/marcador_dss.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202403 ""} { "Info" "ISGN_ENTITY_NAME" "1 marcador_dss " "Found entity 1: marcador_dss" {  } { { "marcador_dss.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/marcador_dss.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021202403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imprime_pantalla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imprime_pantalla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imprime_pantalla-imprime_pantalla_bhv " "Found design unit 1: imprime_pantalla-imprime_pantalla_bhv" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202407 ""} { "Info" "ISGN_ENTITY_NAME" "1 imprime_pantalla " "Found entity 1: imprime_pantalla" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021202407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_frec-divisor_frec_bhv " "Found design unit 1: divisor_frec-divisor_frec_bhv" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202411 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_frec " "Found entity 1: divisor_frec" {  } { { "divisor_frec.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/divisor_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021202411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pingpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pingpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINGPONG-PINGPONG_bhv " "Found design unit 1: PINGPONG-PINGPONG_bhv" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202415 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINGPONG " "Found entity 1: PINGPONG" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702021202415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021202415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pingpong " "Elaborating entity \"pingpong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702021202487 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sonicplayer1_internal pingpong.vhd(90) " "VHDL Signal Declaration warning at pingpong.vhd(90): used explicit default value for signal \"sonicplayer1_internal\" because signal was never assigned a value" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 90 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702021202490 "|pingpong"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sonicplayer2_internal pingpong.vhd(91) " "VHDL Signal Declaration warning at pingpong.vhd(91): used explicit default value for signal \"sonicplayer2_internal\" because signal was never assigned a value" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1702021202490 "|pingpong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:inst_div_f " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:inst_div_f\"" {  } { { "pingpong.vhd" "inst_div_f" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_vga controlador_vga:ins_controlador_vga " "Elaborating entity \"controlador_vga\" for hierarchy \"controlador_vga:ins_controlador_vga\"" {  } { { "pingpong.vhd" "ins_controlador_vga" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:ultra1 " "Elaborating entity \"sonic\" for hierarchy \"sonic:ultra1\"" {  } { { "pingpong.vhd" "ultra1" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imprime_pantalla imprime_pantalla:ins_imprime_pantalla " "Elaborating entity \"imprime_pantalla\" for hierarchy \"imprime_pantalla:ins_imprime_pantalla\"" {  } { { "pingpong.vhd" "ins_imprime_pantalla" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202560 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(107) " "VHDL Process Statement warning at imprime_pantalla.vhd(107): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702021202566 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encendido imprime_pantalla.vhd(123) " "VHDL Process Statement warning at imprime_pantalla.vhd(123): signal \"encendido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702021202566 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(453) " "VHDL Process Statement warning at imprime_pantalla.vhd(453): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702021202567 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_x_pelota imprime_pantalla.vhd(454) " "VHDL Process Statement warning at imprime_pantalla.vhd(454): signal \"Coord_x_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702021202567 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(455) " "VHDL Process Statement warning at imprime_pantalla.vhd(455): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702021202567 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Coord_y_pelota imprime_pantalla.vhd(456) " "VHDL Process Statement warning at imprime_pantalla.vhd(456): signal \"Coord_y_pelota\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702021202567 "|pingpong|imprime_pantalla:ins_imprime_pantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:ins_reloj_jugadores " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:ins_reloj_jugadores\"" {  } { { "pingpong.vhd" "ins_reloj_jugadores" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frec divisor_frec:ins_reloj_pelota " "Elaborating entity \"divisor_frec\" for hierarchy \"divisor_frec:ins_reloj_pelota\"" {  } { { "pingpong.vhd" "ins_reloj_pelota" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marcador_dss marcador_dss:ins_marcador " "Elaborating entity \"marcador_dss\" for hierarchy \"marcador_dss:ins_marcador\"" {  } { { "pingpong.vhd" "ins_marcador" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021202572 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702021203815 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702021203815 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\] imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~_emulated imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~1 " "Register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]\" is converted into an equivalent circuit using register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~_emulated\" and latch \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[1\]~1\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702021203816 "|PINGPONG|imprime_pantalla:ins_imprime_pantalla|Direccion_pelota[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\] imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~_emulated imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~5 " "Register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]\" is converted into an equivalent circuit using register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~_emulated\" and latch \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[0\]~5\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702021203816 "|PINGPONG|imprime_pantalla:ins_imprime_pantalla|Direccion_pelota[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\] imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~_emulated imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~9 " "Register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]\" is converted into an equivalent circuit using register \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~_emulated\" and latch \"imprime_pantalla:ins_imprime_pantalla\|Direccion_pelota\[2\]~9\"" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702021203816 "|PINGPONG|imprime_pantalla:ins_imprime_pantalla|Direccion_pelota[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702021203816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "separador1_marcador GND " "Pin \"separador1_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|separador1_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "separador2_marcador GND " "Pin \"separador2_marcador\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|separador2_marcador"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[0\] GND " "Pin \"R\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sonicplayer1 VCC " "Pin \"sonicplayer1\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|sonicplayer1"} { "Warning" "WMLS_MLS_STUCK_PIN" "sonicplayer2 VCC " "Pin \"sonicplayer2\" is stuck at VCC" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702021204325 "|PINGPONG|sonicplayer2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702021204325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702021204489 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[7\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[6\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[5\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[4\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_y_raqueta1\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|coord_x_raqueta1\[1\] High " "Register imprime_pantalla:ins_imprime_pantalla\|coord_x_raqueta1\[1\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[8\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[8\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[6\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_x_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[7\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[7\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[6\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[6\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[5\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[5\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[4\] High " "Register imprime_pantalla:ins_imprime_pantalla\|Coord_y_pelota\[4\] will power up to High" {  } { { "imprime_pantalla.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/imprime_pantalla.vhd" 209 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702021204643 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1702021204643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702021205732 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702021205732 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palancasjugadores\[0\] " "No output dependent on input pin \"palancasjugadores\[0\]\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702021205871 "|PINGPONG|palancasjugadores[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "palancasjugadores\[1\] " "No output dependent on input pin \"palancasjugadores\[1\]\"" {  } { { "pingpong.vhd" "" { Text "C:/Users/IsraCode/Documents/FI/2024-1/VLSI/vgaSonicosPingpong/pingpong.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702021205871 "|PINGPONG|palancasjugadores[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702021205871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "887 " "Implemented 887 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702021205871 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702021205871 ""} { "Info" "ICUT_CUT_TM_LCELLS" "816 " "Implemented 816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702021205871 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702021205871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702021205911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 01:40:05 2023 " "Processing ended: Fri Dec 08 01:40:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702021205911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702021205911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702021205911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702021205911 ""}
