

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Sun Jun  6 15:14:19 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  17626|  315738|  17626|  315738|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                 |                      |  Latency  |  Interval | Pipeline |
        |             Instance            |        Module        | min | max | min | max |   Type   |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_dataflow_in_loop_Con_fu_124  |dataflow_in_loop_Con  |  225|  225|  137|  137| dataflow |
        +---------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------+-------+--------+----------+-----------+-----------+------------+----------+
        |               |     Latency    | Iteration|  Initiation Interval  |    Trip    |          |
        |   Loop Name   |  min  |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +---------------+-------+--------+----------+-----------+-----------+------------+----------+
        |- Convolution  |  17625|  315737|       227|          -|          -| 128 ~ 2304 |    no    |
        +---------------+-------+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1568 x i1536]* %outbuf_V_4, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%K_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %K)" [resnet50_3.cpp:172]   --->   Operation 7 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%P_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %P)" [resnet50_3.cpp:172]   --->   Operation 8 'read' 'P_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%TI_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %TI)" [resnet50_3.cpp:172]   --->   Operation 9 'read' 'TI_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%TO_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %TO_r)" [resnet50_3.cpp:172]   --->   Operation 10 'read' 'TO_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%OFFSET_read = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %OFFSET)" [resnet50_3.cpp:172]   --->   Operation 11 'read' 'OFFSET_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul_ln170_2_read = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %mul_ln170_2)" [resnet50_3.cpp:172]   --->   Operation 12 'read' 'mul_ln170_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i23 %mul_ln170_2_read to i16" [resnet50_3.cpp:172]   --->   Operation 13 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 14 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%l_0 = phi i15 [ 0, %newFuncRoot ], [ %l, %Convolution ]"   --->   Operation 15 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i15 %l_0 to i16" [resnet50_3.cpp:172]   --->   Operation 16 'zext' 'zext_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.10ns)   --->   "%icmp_ln172 = icmp slt i16 %zext_ln172, %trunc_ln172" [resnet50_3.cpp:172]   --->   Operation 17 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i15 %l_0, i23 %mul_ln170_2)" [resnet50_3.cpp:172]   --->   Operation 18 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 2304, i64 1153)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%l = add i15 %l_0, 1" [resnet50_3.cpp:172]   --->   Operation 20 'add' 'l' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %Convolution, label %.exitStub" [resnet50_3.cpp:172]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.83ns)   --->   "call fastcc void @dataflow_in_loop_Con(i128* %ddr_V, i15 %l_0, i23 %OFFSET_read, [3136 x i288]* %input_V, [1568 x i1536]* %outbuf_V_4, i6 %TO_read, i7 %TI_read, i1 %P_read, i2 %K_read)" [resnet50_3.cpp:172]   --->   Operation 22 'call' <Predicate = (icmp_ln172)> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str20) nounwind" [resnet50_3.cpp:172]   --->   Operation 24 'specloopname' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [resnet50_3.cpp:172]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([3136 x i288]* %input_V) nounwind"   --->   Operation 26 'specstablecontent' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([1568 x i1536]* %outbuf_V_4) nounwind"   --->   Operation 27 'specstablecontent' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_Con(i128* %ddr_V, i15 %l_0, i23 %OFFSET_read, [3136 x i288]* %input_V, [1568 x i1536]* %outbuf_V_4, i6 %TO_read, i7 %TI_read, i1 %P_read, i2 %K_read)" [resnet50_3.cpp:172]   --->   Operation 28 'call' <Predicate = (icmp_ln172)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp)" [resnet50_3.cpp:187]   --->   Operation 29 'specregionend' 'empty' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %0" [resnet50_3.cpp:172]   --->   Operation 30 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln170_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outbuf_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ ddr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OFFSET]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TO_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0            (specmemcore         ) [ 0000]
specmemcore_ln0            (specmemcore         ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
K_read                     (read                ) [ 0011]
P_read                     (read                ) [ 0011]
TI_read                    (read                ) [ 0011]
TO_read                    (read                ) [ 0011]
OFFSET_read                (read                ) [ 0011]
mul_ln170_2_read           (read                ) [ 0000]
trunc_ln172                (trunc               ) [ 0011]
br_ln0                     (br                  ) [ 0111]
l_0                        (phi                 ) [ 0011]
zext_ln172                 (zext                ) [ 0000]
icmp_ln172                 (icmp                ) [ 0011]
specdataflowpipeline_ln172 (specdataflowpipeline) [ 0000]
speclooptripcount_ln0      (speclooptripcount   ) [ 0000]
l                          (add                 ) [ 0111]
br_ln172                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
specloopname_ln172         (specloopname        ) [ 0000]
tmp                        (specregionbegin     ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
specstablecontent_ln0      (specstablecontent   ) [ 0000]
call_ln172                 (call                ) [ 0000]
empty                      (specregionend       ) [ 0000]
br_ln172                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln170_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln170_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outbuf_V_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFFSET">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFFSET"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="TO_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TO_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="TI">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TI"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="P">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="K">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_Con"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="K_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="2" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="P_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="TI_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TI_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="TO_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TO_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="OFFSET_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="23" slack="0"/>
<pin id="102" dir="0" index="1" bw="23" slack="0"/>
<pin id="103" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OFFSET_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln170_2_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="23" slack="0"/>
<pin id="108" dir="0" index="1" bw="23" slack="0"/>
<pin id="109" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln170_2_read/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="l_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="1"/>
<pin id="114" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="l_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="15" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_dataflow_in_loop_Con_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="15" slack="0"/>
<pin id="128" dir="0" index="3" bw="23" slack="1"/>
<pin id="129" dir="0" index="4" bw="288" slack="0"/>
<pin id="130" dir="0" index="5" bw="1536" slack="0"/>
<pin id="131" dir="0" index="6" bw="6" slack="1"/>
<pin id="132" dir="0" index="7" bw="7" slack="1"/>
<pin id="133" dir="0" index="8" bw="1" slack="1"/>
<pin id="134" dir="0" index="9" bw="2" slack="1"/>
<pin id="135" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln172/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="trunc_ln172_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="23" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln172/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln172_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln172_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="15" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="1"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="l_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="K_read_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="165" class="1005" name="P_read_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="P_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="TI_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="1"/>
<pin id="172" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="TI_read "/>
</bind>
</comp>

<comp id="175" class="1005" name="TO_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="1"/>
<pin id="177" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="TO_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="OFFSET_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="23" slack="1"/>
<pin id="182" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="OFFSET_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln172_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln172 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln172_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="194" class="1005" name="l_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="15" slack="0"/>
<pin id="196" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="138"><net_src comp="116" pin="4"/><net_sink comp="124" pin=2"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="144"><net_src comp="106" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="116" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="116" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="76" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="124" pin=9"/></net>

<net id="168"><net_src comp="82" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="173"><net_src comp="88" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="178"><net_src comp="94" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="183"><net_src comp="100" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="188"><net_src comp="141" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="193"><net_src comp="149" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="154" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf_V_4 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop.1 : mul_ln170_2 | {1 }
	Port: dataflow_parent_loop.1 : input_V | {2 3 }
	Port: dataflow_parent_loop.1 : outbuf_V_4 | {2 3 }
	Port: dataflow_parent_loop.1 : ddr_V | {2 3 }
	Port: dataflow_parent_loop.1 : OFFSET | {1 }
	Port: dataflow_parent_loop.1 : TO_r | {1 }
	Port: dataflow_parent_loop.1 : TI | {1 }
	Port: dataflow_parent_loop.1 : P | {1 }
	Port: dataflow_parent_loop.1 : K | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln172 : 1
		icmp_ln172 : 2
		specdataflowpipeline_ln172 : 1
		l : 1
		br_ln172 : 3
		call_ln172 : 1
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_Con_fu_124 |   1026  |  12.464 |  87636  |  64025  |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |             l_fu_154            |    0    |    0    |    0    |    22   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln172_fu_149        |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        K_read_read_fu_76        |    0    |    0    |    0    |    0    |
|          |        P_read_read_fu_82        |    0    |    0    |    0    |    0    |
|   read   |        TI_read_read_fu_88       |    0    |    0    |    0    |    0    |
|          |        TO_read_read_fu_94       |    0    |    0    |    0    |    0    |
|          |     OFFSET_read_read_fu_100     |    0    |    0    |    0    |    0    |
|          |   mul_ln170_2_read_read_fu_106  |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln172_fu_141       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln172_fu_145        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |   1026  |  12.464 |  87636  |  64060  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   K_read_reg_160  |    2   |
|OFFSET_read_reg_180|   23   |
|   P_read_reg_165  |    1   |
|  TI_read_reg_170  |    7   |
|  TO_read_reg_175  |    6   |
| icmp_ln172_reg_190|    1   |
|    l_0_reg_112    |   15   |
|     l_reg_194     |   15   |
|trunc_ln172_reg_185|   16   |
+-------------------+--------+
|       Total       |   86   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| l_0_reg_112 |  p0  |   2  |  15  |   30   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   30   ||  0.656  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |  1026  |   12   |  87636 |  64060 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   86   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1026  |   13   |  87722 |  64069 |
+-----------+--------+--------+--------+--------+
