
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000290                       # Number of seconds simulated
sim_ticks                                   289974069                       # Number of ticks simulated
final_tick                               4971213842967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172668                       # Simulator instruction rate (inst/s)
host_op_rate                                   310130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               91086187                       # Simulator tick rate (ticks/s)
host_mem_usage                                4490164                       # Number of bytes of host memory used
host_seconds                                     3.18                       # Real time elapsed on the host
sim_insts                                      549686                       # Number of instructions simulated
sim_ops                                        987300                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        53248                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.dtb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst              128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         1856                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker          512                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       125504                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data        69952                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              251648                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       125504                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         125632                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks        52160                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total            52160                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          832                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.dtb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           29                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker            8                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1961                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         1093                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 3932                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks            815                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total                 815                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide    183630213                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.dtb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        662128                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              441419                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              220709                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      6400572                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      1765675                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    432811115                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    241235364                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              867829323                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         441419                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    432811115                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         433252533                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks        179878153                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total             179878153                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks        179878153                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide    183630213                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       662128                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             441419                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             220709                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      6400572                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      1765675                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    432811115                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    241235364                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total            1047707476                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                      830                       # number of replacements
testsys.iocache.tagsinuse                    8.265873                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                      830                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                            0                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             4971064221000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     8.265873                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.516617                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.516617                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           14                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total              14                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide          832                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total            832                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide          846                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total              846                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide          846                       # number of overall misses
testsys.iocache.overall_misses::total             846                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide       617000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total       617000                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    145633896                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total    145633896                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    146250896                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total    146250896                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    146250896                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total    146250896                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           14                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total            14                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide          832                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total          832                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide          846                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total            846                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide          846                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total           846                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total             1                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total            1                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 44071.428571                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 44071.428571                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175040.740385                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 175040.740385                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 172873.399527                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 172873.399527                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 172873.399527                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 172873.399527                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       897100                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  86                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 10431.395349                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks            817                       # number of writebacks
testsys.iocache.writebacks::total                 817                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           14                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide          832                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total          832                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide          846                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide          846                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total          846                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       439200                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total       439200                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    135612500                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total    135612500                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    136051700                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total    136051700                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    136051700                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total    136051700                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31371.428571                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 31371.428571                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 162995.793269                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 162995.793269                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 160817.612293                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 160817.612293                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 160817.612293                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 160817.612293                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           13                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes        53248                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           13                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           217                       # number of replacements
testsys.l2.tagsinuse                      1661.758801                       # Cycle average of tags in use
testsys.l2.total_refs                             111                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           217                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.511521                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks           57.716685                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              1.605857                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    20.281682                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     6.490613                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1102.744900                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    465.919128                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.014091                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000732                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000392                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.004952                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.001585                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.269225                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.113750                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.405703                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2500                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker           92                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst         2009                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          335                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   4936                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks             448                       # number of Writeback hits
testsys.l2.Writeback_hits::total                  448                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           51                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   51                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2500                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker           92                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst         2009                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          386                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    4987                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2500                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker           92                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst         2009                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          386                       # number of overall hits
testsys.l2.overall_hits::total                   4987                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           29                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker            9                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1996                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data          828                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 2871                       # number of ReadReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          280                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                280                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           29                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1996                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         1108                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  3151                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           29                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker            9                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1996                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         1108                       # number of overall misses
testsys.l2.overall_misses::total                 3151                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      3077078                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker       836743                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    204914073                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data     86554545                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      295382439                       # number of ReadReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     28814013                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     28814013                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      3077078                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker       836743                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    204914073                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    115368558                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       324196452                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      3077078                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker       836743                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    204914073                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    115368558                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      324196452                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2529                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          101                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         4005                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         1163                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7807                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks          448                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total              448                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total               1                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          331                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              331                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2529                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          101                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         4005                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         1494                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                8138                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2529                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          101                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         4005                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         1494                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               8138                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.011467                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.089109                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.498377                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.711952                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.367747                       # miss rate for ReadReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.845921                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.845921                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.011467                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.089109                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.498377                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.741633                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.387196                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.011467                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.089109                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.498377                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.741633                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.387196                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 106106.137931                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92971.444444                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 102662.361222                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 104534.474638                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 102884.862069                       # average ReadReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 102907.189286                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 102907.189286                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 106106.137931                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 92971.444444                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 102662.361222                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 104123.247292                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 102886.846081                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 106106.137931                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 92971.444444                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 102662.361222                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 104123.247292                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 102886.846081                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                   7                       # number of writebacks
testsys.l2.writebacks::total                        7                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           29                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker            9                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1996                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data          828                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            2862                       # number of ReadReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          280                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           280                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           29                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker            9                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1996                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         1108                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             3142                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           29                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker            9                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1996                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         1108                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            3142                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2918878                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       787243                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    193890341                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data     82022859                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    279619321                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     27260113                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     27260113                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      2918878                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker       787243                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    193890341                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    109282972                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    306879434                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      2918878                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker       787243                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    193890341                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    109282972                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    306879434                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3183609                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total      3183609                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7057676                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total      7057676                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data     10241285                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total     10241285                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.011467                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.089109                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.498377                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.711952                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.366594                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.845921                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.845921                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.011467                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.089109                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.498377                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.741633                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.386090                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.011467                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.089109                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.498377                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.741633                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.386090                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 100650.965517                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 87471.444444                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97139.449399                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99061.423913                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 97700.671209                       # average ReadReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 97357.546429                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 97357.546429                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 100650.965517                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 87471.444444                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97139.449399                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 98630.841155                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 97670.093571                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 100650.965517                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 87471.444444                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97139.449399                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 98630.841155                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 97670.093571                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1653.572587                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            0.636746                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.999955                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        2.999997                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              1.999986                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.999985                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    21.107477                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     6.962867                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   1133.544457                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data    482.321118                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000019                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000092                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000644                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000212                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.034593                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.014719                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.050463                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.itb.walker            1                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst           35                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data           13                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                     49                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks               7                       # number of Writeback hits
testsys.l3.Writeback_hits::total                    7                       # number of Writeback hits
testsys.l3.demand_hits::switch_cpus.itb.walker            1                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst           35                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data           13                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                      49                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.itb.walker            1                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst           35                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data           13                       # number of overall hits
testsys.l3.overall_hits::total                     49                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           29                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker            8                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1961                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data          815                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 2822                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                 2                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          278                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                278                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           29                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1961                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         1093                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  3100                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 2                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 1                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           29                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker            8                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1961                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         1093                       # number of overall misses
testsys.l3.overall_misses::total                 3100                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      2817578                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker       745243                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    186697864                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data     78967028                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      269227713                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     26132727                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     26132727                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      2817578                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker       745243                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    186697864                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    105099755                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       295360440                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      2817578                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker       745243                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    186697864                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    105099755                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      295360440                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           29                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker            9                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1996                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data          828                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               2871                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks            7                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total                7                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total               2                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          278                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              278                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           29                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker            9                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1996                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         1106                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                3149                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           29                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker            9                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1996                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         1106                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               3149                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.982465                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.984300                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.982933                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total              1                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.982465                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.988246                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.984440                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.888889                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.982465                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.988246                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.984440                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 97157.862069                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93155.375000                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 95205.438042                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 96892.058896                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 95403.158398                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94002.615108                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94002.615108                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 97157.862069                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93155.375000                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 95205.438042                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 96157.140897                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 95277.561290                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 97157.862069                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93155.375000                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 95205.438042                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 96157.140897                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 95277.561290                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           29                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker            8                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1961                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data          815                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            2813                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          278                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           278                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           29                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker            8                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1961                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         1093                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             3091                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           29                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker            8                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1961                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         1093                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            3091                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      2415468                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker       633470                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    159145698                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data     67595925                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    229790561                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total       156800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     22167704                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     22167704                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      2415468                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker       633470                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    159145698                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data     89763629                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    251958265                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      2415468                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker       633470                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    159145698                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data     89763629                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    251958265                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total      2834000                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total      6316500                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total      9150500                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.982465                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.984300                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.979798                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.982465                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.988246                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.981581                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.888889                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.982465                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.988246                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.981581                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker        83292                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79183.750000                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 81155.378888                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 82939.785276                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 81688.788127                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79739.942446                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 79739.942446                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker        83292                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79183.750000                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 81155.378888                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 82125.918573                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 81513.511808                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker        83292                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79183.750000                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 81155.378888                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 82125.918573                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 81513.511808                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         18                       # Number of instructions committed
testsys.cpu.committedOps                           27                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   27                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          27                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                41                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            1                       # number of memory refs
testsys.cpu.num_load_insts                          1                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  3497                       # number of replacements
testsys.cpu.icache.tagsinuse               414.372778                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   27446                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  3497                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  7.848442                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.630044                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   413.742734                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.001231                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.808091                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.809322                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        30299                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          30318                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        30299                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           30318                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        30299                       # number of overall hits
testsys.cpu.icache.overall_hits::total          30318                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         4659                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         4661                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         4659                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          4661                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         4659                       # number of overall misses
testsys.cpu.icache.overall_misses::total         4661                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    292420580                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    292420580                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    292420580                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    292420580                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    292420580                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    292420580                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           21                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        34958                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        34979                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           21                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        34958                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        34979                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           21                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        34958                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        34979                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.095238                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.133274                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.133251                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.095238                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.133274                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.133251                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.095238                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.133274                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.133251                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62764.666237                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 62737.734392                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62764.666237                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 62737.734392                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62764.666237                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 62737.734392                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          654                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          654                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          654                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          654                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          654                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         4005                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         4005                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         4005                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         4005                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         4005                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         4005                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    228924836                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    228924836                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    228924836                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    228924836                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    228924836                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    228924836                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.114566                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.114497                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.114566                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.114497                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.114566                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.114497                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57159.759301                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57159.759301                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 57159.759301                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 57159.759301                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 57159.759301                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 57159.759301                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements           93                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.590109                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           197                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs           93                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        2.118280                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.331337                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     9.258773                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.020709                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.578673                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.599382                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker          298                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total          298                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker          298                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total          298                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker          298                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total          298                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            3                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          101                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          104                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            3                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          101                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          104                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            3                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          101                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          104                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      2247653                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      2247653                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      2247653                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      2247653                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      2247653                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      2247653                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker          399                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total          402                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker          399                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total          402                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker          399                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total          402                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.253133                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.258706                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.253133                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.258706                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.253133                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.258706                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 22253.990099                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 21612.048077                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 22253.990099                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 21612.048077                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 22253.990099                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 21612.048077                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          101                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          101                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          101                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          101                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          101                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1933810                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      1933810                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      1933810                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      1933810                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      1933810                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      1933810                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.253133                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.251244                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.253133                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.251244                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.253133                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.251244                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 19146.633663                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 19146.633663                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 19146.633663                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 19146.633663                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 19146.633663                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 19146.633663                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2517                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      13.342356                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs           256                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2517                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.101708                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     1.064766                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    12.277590                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.066548                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.767349                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.833897                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker          340                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total          340                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker          340                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total          340                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker          340                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total          340                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            3                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2530                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2533                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            3                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2530                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2533                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            3                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2530                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2533                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     32659902                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     32659902                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     32659902                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     32659902                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     32659902                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     32659902                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         2870                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         2873                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            3                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         2870                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         2873                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            3                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         2870                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         2873                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.881533                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.881657                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.881533                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.881657                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.881533                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.881657                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 12909.052174                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12893.763127                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 12909.052174                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12893.763127                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 12909.052174                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12893.763127                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2530                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2530                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2530                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2530                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2530                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2530                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     24874835                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     24874835                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     24874835                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     24874835                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     24874835                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     24874835                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.881533                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.880613                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.881533                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.880613                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.881533                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.880613                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  9831.950593                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9831.950593                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  9831.950593                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9831.950593                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  9831.950593                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9831.950593                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                   983                       # number of replacements
testsys.cpu.dcache.tagsinuse               403.869817                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   23586                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                   983                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 23.993896                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          4971154225300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.412275                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   403.457542                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000805                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.788003                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.788808                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        34729                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          34729                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20742                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20742                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        55471                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           55471                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        55471                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          55471                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         2377                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         2378                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          342                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          342                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            1                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         2719                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          2720                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            1                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         2719                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         2720                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    205828830                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    205828830                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     32077621                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     32077621                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    237906451                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    237906451                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    237906451                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    237906451                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        37106                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        37107                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21084                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21084                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            1                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        58190                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        58191                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            1                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        58190                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        58191                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.064060                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.064085                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.016221                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.016221                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.046726                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.046743                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.046726                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.046743                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 86591.851073                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 86555.437342                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 93794.213450                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 93794.213450                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 87497.775285                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 87465.606985                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 87497.775285                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 87465.606985                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks          448                       # number of writebacks
testsys.cpu.dcache.writebacks::total              448                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1213                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         1213                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         1224                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         1224                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         1224                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         1224                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         1164                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         1164                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          331                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          331                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         1495                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         1495                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         1495                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         1495                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     93593306                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total     93593306                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     29966300                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     29966300                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    123559606                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    123559606                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    123559606                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    123559606                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data      3323081                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      3323081                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data      7325245                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      7325245                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     10648326                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total     10648326                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.031370                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031369                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.015699                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015699                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.025692                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.025691                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.025692                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.025691                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80406.620275                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80406.620275                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 90532.628399                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90532.628399                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 82648.565886                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 82648.565886                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 82648.565886                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 82648.565886                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                  824561                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           48543                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        48543                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         7275                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        35510                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           21471                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       199647                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                226655                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              48543                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        21471                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                69572                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          27421                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              1884                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        163495                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles          583                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            34958                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         4403                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             33                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       455006                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.950651                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.426363                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          387156     85.09%     85.09% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            3068      0.67%     85.76% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            2820      0.62%     86.38% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            3843      0.84%     87.23% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6196      1.36%     88.59% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            4005      0.88%     89.47% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            6275      1.38%     90.85% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3288      0.72%     91.57% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           38355      8.43%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       455006                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.058871                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.274880                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          195692                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       174146                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            63657                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         1697                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         19801                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        416145                       # Number of instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         19801                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          200970                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         105139                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        56740                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            60006                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        12337                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        395226                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          2813                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents         7572                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          126                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       434060                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups       989983                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups       989893                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups           90                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps       284745                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          149304                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         1368                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         1370                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            36145                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        49321                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        30231                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         2235                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores         1160                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            366233                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2113                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           333355                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         1483                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       106522                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       151679                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          961                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       455006                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.732639                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.501635                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       333035     73.19%     73.19% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        39760      8.74%     81.93% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        25852      5.68%     87.61% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        19894      4.37%     91.99% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        14730      3.24%     95.22% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10717      2.36%     97.58% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         7926      1.74%     99.32% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2588      0.57%     99.89% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          504      0.11%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       455006                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            849     50.33%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     50.33% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           426     25.25%     75.58% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          412     24.42%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         4107      1.23%      1.23% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       257857     77.35%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     78.58% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd           10      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.59% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        44859     13.46%     92.04% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26522      7.96%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        333355                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.404282                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               1687                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005061                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1125799                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       474973                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       318162                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads           28                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes           46                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            9                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        330921                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses             14                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         5419                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        16145                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         9101                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         19801                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles          92619                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles          903                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       368346                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         5850                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        49321                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        30231                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents           466                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          160                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         1878                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         6525                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         8403                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       323574                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        42633                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         9781                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               68075                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           33674                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25442                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.392420                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                318988                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               318171                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           207469                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           338066                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.385867                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.613694                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       115097                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1152                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         7350                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       435353                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.581675                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.545758                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       350203     80.44%     80.44% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        30460      7.00%     87.44% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        16316      3.75%     91.19% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        13254      3.04%     94.23% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         8169      1.88%     96.11% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3467      0.80%     96.90% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         2348      0.54%     97.44% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2807      0.64%     98.09% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8         8329      1.91%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       435353                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       133877                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        253234                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 54302                       # Number of memory references committed
testsys.switch_cpus.commit.loads                33173                       # Number of loads committed
testsys.switch_cpus.commit.membars                126                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             27941                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           251189                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events         8329                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads              795153                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             756707                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 369555                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles                2413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts             133877                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               253234                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       133877                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.159094                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.159094                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.162362                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.162362                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          643228                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         347371                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads               18                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes              57                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         139323                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1005                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        11128                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         6680                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         4418744                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          711008                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            5147560                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       4418744                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       646423                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          646423                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1391                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          835                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           552343                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           107006                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              661575                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data           85493                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total              85493                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     38375845                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     23036543                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15238410853                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2451970973                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17751794213                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15238410853                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2229244160                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     38375845                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     23036543                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15238410853                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4681215133                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19981038373                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                         870802                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    415791                       # Number of instructions committed
drivesys.cpu.committedOps                      734039                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              732225                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                  323                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        60572                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     732225                       # number of integer instructions
drivesys.cpu.num_fp_insts                         323                       # number of float instructions
drivesys.cpu.num_int_register_reads           1938041                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes           838747                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                546                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes               270                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      192561                       # number of memory refs
drivesys.cpu.num_load_insts                    107085                       # Number of load instructions
drivesys.cpu.num_store_insts                    85476                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                   870802                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 20.003770                       # Number of seconds simulated
sim_ticks                                20003770308897                       # Number of ticks simulated
final_tick                               24975273087306                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83503                       # Simulator instruction rate (inst/s)
host_op_rate                                   158337                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6965870868                       # Simulator tick rate (ticks/s)
host_mem_usage                                4557520                       # Number of bytes of host memory used
host_seconds                                  2871.68                       # Real time elapsed on the host
sim_insts                                   239795365                       # Number of instructions simulated
sim_ops                                     454693057                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide      1060864                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          1251712                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker        18624                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         5696                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       576448                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data      4654912                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total             7568256                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       576448                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         576448                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks      4779328                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total          4779328                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide        16576                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             19558                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker          291                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           89                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         9007                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data        72733                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               118254                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks          74677                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total               74677                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        53033                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet               62574                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker          931                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker          285                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst        28817                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data       232702                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total                 378341                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst        28817                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total             28817                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks           238921                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total                238921                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks           238921                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        53033                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet              62574                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker          931                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker          285                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst        28817                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data       232702                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total                617263                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                    53986                       # number of replacements
testsys.iocache.tagsinuse                   14.153179                       # Cycle average of tags in use
testsys.iocache.total_refs                      19662                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                    53999                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.364118                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.048411                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        14.104768                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.003026                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.881548                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.884574                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet           5255                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total              5255                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          2292                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             2292                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet            7547                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total               7547                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet           7547                       # number of overall hits
testsys.iocache.overall_hits::total              7547                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide          260                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet        33188                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total           33448                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide        16640                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        36111                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total          52751                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet         69299                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total            86199                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide        16900                       # number of overall misses
testsys.iocache.overall_misses::ethernet        69299                       # number of overall misses
testsys.iocache.overall_misses::total           86199                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide     11382000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   1346591364                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   1357973364                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide   2925757920                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   2433030000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   5358787920                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide   2937139920                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet   3779621364                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total   6716761284                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide   2937139920                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet   3779621364                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total   6716761284                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide          260                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet        38443                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total         38703                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide        16640                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet        38403                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total        55043                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide        16900                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet        76846                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total          93746                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide        16900                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet        76846                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total         93746                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.863304                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.864222                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.940317                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.958360                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.901791                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.919495                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.901791                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.919495                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 43776.923077                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 40574.646378                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 40599.538508                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 175826.798077                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67376.422697                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 101586.470778                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 173795.261538                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 54540.777847                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 77921.568510                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 173795.261538                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 54540.777847                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 77921.568510                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs     21412800                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                1868                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 11462.955032                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          36433                       # number of writebacks
testsys.iocache.writebacks::total               36433                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          260                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet        33188                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total        33448                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide        16640                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        36111                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total        52751                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide        16900                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet        69299                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total        86199                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide        16900                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet        69299                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total        86199                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      8081400                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet    933060357                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total    941141757                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide   2725208200                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   1987021501                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   4712229701                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2733289600                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   2920081858                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   5653371458                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2733289600                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   2920081858                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   5653371458                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.863304                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.864222                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.940317                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.958360                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.901791                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.919495                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.901791                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.919495                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 31082.307692                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 28114.389448                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 28137.459848                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 163774.531250                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 55025.380106                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 89329.675286                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 161733.112426                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 42137.431392                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 65585.116509                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 161733.112426                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 42137.431392                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 65585.116509                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages          260                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes      1064960                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs          260                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                        756973                       # number of replacements
testsys.l2.tagsinuse                      4034.188727                       # Cycle average of tags in use
testsys.l2.total_refs                         8504160                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                        760997                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                         11.175024                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          971.442930                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.007903                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.477650                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.000014                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              0.000014                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    34.321466                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    12.569410                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   1913.653115                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   1101.716225                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.237169                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000002                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000117                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.008379                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.003069                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.467200                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.268974                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.984909                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker      1268655                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker        82036                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst      5277621                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data       912364                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                7540676                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         1085701                       # number of Writeback hits
testsys.l2.Writeback_hits::total              1085701                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data        50303                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total               50303                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data       261732                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total               261732                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker      1268655                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker        82036                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst      5277621                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      1174096                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                 7802408                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker      1268655                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker        82036                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst      5277621                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      1174096                       # number of overall hits
testsys.l2.overall_hits::total                7802408                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker        10158                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker         3409                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst       379842                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data       234722                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total               628131                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        14733                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             14733                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data       146428                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total             146428                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker        10158                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker         3409                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst       379842                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data       381150                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                774559                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker        10158                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker         3409                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst       379842                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data       381150                       # number of overall misses
testsys.l2.overall_misses::total               774559                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker    238957827                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker     81335083                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst   8980313023                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data   7512625076                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total    16813231009                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data    523732353                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total    523732353                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data   8822223405                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total   8822223405                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker    238957827                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker     81335083                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst   8980313023                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data  16334848481                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total     25635454414                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker    238957827                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker     81335083                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst   8980313023                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data  16334848481                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total    25635454414                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker      1278813                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker        85445                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst      5657463                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data      1147086                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total            8168807                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      1085701                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          1085701                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data        65036                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total           65036                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data       408160                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total           408160                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker      1278813                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker        85445                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst      5657463                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data      1555246                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total             8576967                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker      1278813                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker        85445                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst      5657463                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data      1555246                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total            8576967                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.007943                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.039897                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.067140                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.204625                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.076894                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.226536                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.226536                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.358751                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.358751                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.007943                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.039897                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.067140                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.245074                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.090307                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.007943                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.039897                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.067140                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.245074                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.090307                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 23524.101890                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 23858.927251                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 23642.232884                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 32006.480330                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 26767.077264                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 35548.249033                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 35548.249033                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 60249.565691                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 60249.565691                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 23524.101890                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 23858.927251                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 23642.232884                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 42856.745326                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 33096.838864                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 23524.101890                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 23858.927251                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 23642.232884                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 42856.745326                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 33096.838864                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks              241250                       # number of writebacks
testsys.l2.writebacks::total                   241250                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker            1                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker            1                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data           13                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total                18                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker            1                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker            1                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data           13                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                 18                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker            1                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker            1                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data           13                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total                18                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker        10157                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker         3408                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst       379839                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data       234709                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total          628113                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        14733                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        14733                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data       146428                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total        146428                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker        10157                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker         3408                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst       379839                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data       381137                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total           774541                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker        10157                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker         3408                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst       379839                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data       381137                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total          774541                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    184496036                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     62379272                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   6819167597                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data   6205511762                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total  13271554667                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data    788544652                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total    788544652                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7999742537                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total   7999742537                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker    184496036                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker     62379272                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst   6819167597                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data  14205254299                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total  21271297204                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker    184496036                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker     62379272                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst   6819167597                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data  14205254299                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total  21271297204                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data   2270383155                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total   2270383155                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data   4634174826                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total   4634174826                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data   6904557981                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total   6904557981                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.007943                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.039885                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.067139                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.204613                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.076892                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.226536                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.226536                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.358751                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.358751                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.007943                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.039885                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.067139                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.245065                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.090305                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.007943                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.039885                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.067139                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.245065                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.090305                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 18164.422172                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 18303.776995                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17952.784198                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 26439.172601                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 21129.246914                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 53522.341139                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 53522.341139                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 54632.601258                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 54632.601258                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 18164.422172                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 18303.776995                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 17952.784198                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 37270.730207                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 27463.100345                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 18164.422172                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 18303.776995                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 17952.784198                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 37270.730207                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 27463.100345                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                         56506                       # number of replacements
testsys.l3.tagsinuse                     32184.648982                       # Cycle average of tags in use
testsys.l3.total_refs                          763418                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                         89057                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                          8.572240                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        20076.131463                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        2.041327                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        1.155470                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.316405                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.041335                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   120.633246                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker    45.880123                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   4855.101868                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   7083.347745                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.612675                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000062                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000035                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000010                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000001                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.003681                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.001400                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.148166                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.216167                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.982198                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker         9866                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker         3319                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst       370831                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data       185943                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                 569959                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks          241250                       # number of Writeback hits
testsys.l3.Writeback_hits::total               241250                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          234                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 234                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data        71993                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total                71993                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker         9866                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker         3319                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst       370831                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data       257936                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                  641952                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker         9866                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker         3319                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst       370831                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data       257936                       # number of overall hits
testsys.l3.overall_hits::total                 641952                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker          291                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           89                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         9008                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data        48766                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                58154                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        26479                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             26479                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data        62455                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total              62455                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker          291                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           89                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         9008                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       111221                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                120609                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker          291                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           89                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         9008                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       111221                       # number of overall misses
testsys.l3.overall_misses::total               120609                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker     27195814                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      8337345                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    842759894                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   2879404948                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total     3757698001                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data    400555370                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total    400555370                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data   5523237363                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total   5523237363                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker     27195814                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      8337345                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    842759894                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data   8402642311                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total      9280935364                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker     27195814                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      8337345                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    842759894                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data   8402642311                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total     9280935364                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker        10157                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker         3408                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst       379839                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data       234709                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total             628113                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks       241250                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total           241250                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        26713                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           26713                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data       134448                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total           134448                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker        10157                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker         3408                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst       379839                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data       369157                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total              762561                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker        10157                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker         3408                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst       379839                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data       369157                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total             762561                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.028650                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.026115                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.023715                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.207772                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.092585                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.991240                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.991240                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.464529                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.464529                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.028650                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.026115                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.023715                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.301284                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.158163                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.028650                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.026115                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.023715                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.301284                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.158163                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93456.405498                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 93678.033708                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93556.826599                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 59045.337899                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 64616.329075                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 15127.284641                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 15127.284641                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 88435.471347                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 88435.471347                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93456.405498                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 93678.033708                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93556.826599                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 75549.062776                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 76950.603719                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93456.405498                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 93678.033708                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93556.826599                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 75549.062776                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 76950.603719                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks               38244                       # number of writebacks
testsys.l3.writebacks::total                    38244                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker          291                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           89                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         9008                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data        48766                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total           58154                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        26479                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        26479                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data        62455                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total         62455                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker          291                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           89                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         9008                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       111221                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           120609                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker          291                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           89                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         9008                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       111221                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          120609                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     23120337                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      7091647                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst    715769741                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   2193773893                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   2939755618                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   1470820143                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   1470820143                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data   4622298884                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total   4622298884                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker     23120337                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      7091647                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst    715769741                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data   6816072777                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total   7562054502                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker     23120337                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      7091647                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst    715769741                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data   6816072777                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total   7562054502                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   2024633069                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   2024633069                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data   4122432156                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total   4122432156                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data   6147065225                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total   6147065225                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.028650                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.026115                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.023715                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.207772                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.092585                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.991240                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.991240                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.464529                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.464529                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.028650                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.026115                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.023715                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.301284                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.158163                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.028650                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.026115                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.023715                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.301284                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.158163                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79451.329897                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 79681.426966                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79459.340697                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 44985.725567                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 50551.219486                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 55546.665018                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 55546.665018                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 74010.069394                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 74010.069394                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79451.329897                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 79681.426966                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79459.340697                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 61284.045072                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 62698.923812                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79451.329897                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 79681.426966                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79459.340697                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 61284.045072                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 62698.923812                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                       615983                       # Bytes Transmitted
testsys.ethernet.rxBytes                       775213                       # Bytes Received
testsys.ethernet.txPackets                       8895                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                       7512                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  5143                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                  7507                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                  556374                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     16407                       # Total Packets
testsys.ethernet.totBytes                     1391196                       # Total Bytes
testsys.ethernet.totPPS                           820                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                   246347                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                   310027                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                            445                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                            376                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                4855                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements               5657515                       # number of replacements
testsys.cpu.icache.tagsinuse               511.995466                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                17636628                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs               5658027                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.117099                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.995466                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.999991                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.999991                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst     17632796                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total       17632796                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst     17632796                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total        17632796                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst     17632796                       # number of overall hits
testsys.cpu.icache.overall_hits::total       17632796                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst      5894352                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total      5894352                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst      5894352                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total       5894352                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst      5894352                       # number of overall misses
testsys.cpu.icache.overall_misses::total      5894352                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  78175359865                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total  78175359865                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst  78175359865                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total  78175359865                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst  78175359865                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total  78175359865                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst     23527148                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total     23527148                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst     23527148                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total     23527148                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst     23527148                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total     23527148                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.250534                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.250534                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.250534                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.250534                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.250534                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.250534                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13262.757274                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 13262.757274                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13262.757274                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 13262.757274                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13262.757274                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 13262.757274                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       113945                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              3                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets 37981.666667                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       236644                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total       236644                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst       236644                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total       236644                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst       236644                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total       236644                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      5657708                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total      5657708                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst      5657708                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total      5657708                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst      5657708                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total      5657708                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  55473610229                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total  55473610229                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  55473610229                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total  55473610229                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  55473610229                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total  55473610229                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.240476                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.240476                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.240476                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.240476                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.240476                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.240476                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  9804.961696                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total  9804.961696                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  9804.961696                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total  9804.961696                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  9804.961696                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total  9804.961696                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements        85523                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      14.868434                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs        127753                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs        85537                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        1.493541                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle 4972569892300                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    14.868434                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.929277                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.929277                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker       127365                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total       127365                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker       127365                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total       127365                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker       127365                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total       127365                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker        85738                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total        85738                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker        85738                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total        85738                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker        85738                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total        85738                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker   1496039916                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total   1496039916                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker   1496039916                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total   1496039916                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker   1496039916                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total   1496039916                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker       213103                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total       213103                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker       213103                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total       213103                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker       213103                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total       213103                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.402331                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.402331                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.402331                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.402331                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.402331                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.402331                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17448.971471                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17448.971471                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17448.971471                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17448.971471                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17448.971471                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17448.971471                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks         1467                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total         1467                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker        85738                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total        85738                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker        85738                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total        85738                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker        85738                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total        85738                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   1233489337                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total   1233489337                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker   1233489337                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total   1233489337                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker   1233489337                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total   1233489337                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.402331                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.402331                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.402331                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.402331                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.402331                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.402331                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14386.728603                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14386.728603                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14386.728603                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14386.728603                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14386.728603                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14386.728603                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements      1279766                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.956775                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs        173051                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs      1279782                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.135219                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.956775                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.997298                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.997298                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker       172574                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total       172574                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker       172574                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total       172574                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker       172574                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total       172574                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker      1280552                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total      1280552                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker      1280552                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total      1280552                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker      1280552                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total      1280552                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker  20447934151                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total  20447934151                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker  20447934151                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total  20447934151                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker  20447934151                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total  20447934151                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker      1453126                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total      1453126                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker      1453126                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total      1453126                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker      1453126                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total      1453126                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.881239                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.881239                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.881239                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.881239                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.881239                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.881239                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15968.062329                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15968.062329                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15968.062329                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15968.062329                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15968.062329                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15968.062329                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks         2934                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total         2934                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker      1280552                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total      1280552                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker      1280552                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total      1280552                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker      1280552                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total      1280552                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker  16539909252                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  16539909252                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker  16539909252                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  16539909252                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker  16539909252                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  16539909252                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.881239                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.881239                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.881239                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.881239                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.881239                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.881239                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12916.233977                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12916.233977                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12916.233977                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12916.233977                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12916.233977                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12916.233977                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements               1539858                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.992685                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                49341668                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs               1540370                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 32.032348                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.992685                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999986                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999986                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data     30486272                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total       30486272                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     18748554                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      18748554                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data     49234826                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total        49234826                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data     49234826                       # number of overall hits
testsys.cpu.dcache.overall_hits::total       49234826                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data      1865088                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total      1865088                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data       475453                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total       475453                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data      2340541                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total       2340541                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data      2340541                       # number of overall misses
testsys.cpu.dcache.overall_misses::total      2340541                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  44452970163                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total  44452970163                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  15800476228                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total  15800476228                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data  60253446391                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total  60253446391                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data  60253446391                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total  60253446391                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data     32351360                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total     32351360                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data     19224007                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total     19224007                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data     51575367                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total     51575367                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data     51575367                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total     51575367                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.057651                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.057651                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.024732                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.024732                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.045381                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.045381                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.045381                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.045381                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23834.248123                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 23834.248123                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 33232.467201                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 33232.467201                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 25743.384282                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 25743.384282                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 25743.384282                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 25743.384282                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      1081300                       # number of writebacks
testsys.cpu.dcache.writebacks::total          1081300                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       715883                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total       715883                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         5522                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total         5522                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data       721405                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total       721405                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data       721405                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total       721405                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1149205                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total      1149205                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       469931                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total       469931                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data      1619136                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total      1619136                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data      1619136                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total      1619136                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  21877603347                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total  21877603347                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  14021538018                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  14021538018                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  35899141365                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total  35899141365                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  35899141365                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total  35899141365                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data   2368975781                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   2368975781                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data   4822082106                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   4822082106                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data   7191057887                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total   7191057887                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035523                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035523                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.024445                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024445                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.031394                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.031394                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.031394                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.031394                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19037.163384                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19037.163384                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29837.440003                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29837.440003                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22171.788760                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 22171.788760                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22171.788760                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 22171.788760                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles               373939835                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups        29484246                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted     29484246                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect      3716519                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups     25060995                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits        15367352                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles    191448878                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts             144780445                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches           29484246                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches     15367352                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles             46721242                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles       13116171                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles            988289                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles      78198600                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       133727                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles       160483                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines         23527150                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes      2605717                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes          37453                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples    326791067                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.849048                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.301241                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0       281549728     86.16%     86.16% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1         3340190      1.02%     87.18% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2         2232619      0.68%     87.86% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3         3549055      1.09%     88.95% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4         2821793      0.86%     89.81% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5         3179472      0.97%     90.78% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6         3288820      1.01%     91.79% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7         2543787      0.78%     92.57% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8        24285603      7.43%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total    326791067                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.078848                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.387176                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles       187983250                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles     85447474                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles         43410111                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles       810421                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles       9139811                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts     271778679                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          188                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles       9139811                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles       190605092                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles       26256744                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles     53257946                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles         41600879                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles      5930595                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts     263639697                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents        27938                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents        423168                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents      3751825                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents        17732                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands    290521547                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups    662434105                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups    657119325                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups      5314780                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps    223464879                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps        67056778                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      1511546                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      1525526                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts         19152058                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads     39060452                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores     23851980                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads      3305697                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores      1981046                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded         251994706                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      2074126                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued        237943866                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued       560141                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined     48571557                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined     68876068                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved       586127                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples    326791067                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.728122                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.471749                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0    235796623     72.16%     72.16% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1     31436073      9.62%     81.77% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2     21320082      6.52%     88.30% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     13502313      4.13%     92.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     10434494      3.19%     95.62% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5      7266203      2.22%     97.85% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6      4426191      1.35%     99.20% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7      2138151      0.65%     99.86% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8       470937      0.14%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total    326791067                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu         419170     31.13%     31.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     31.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     31.13% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd        53054      3.94%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     35.07% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead        515888     38.31%     73.38% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite       358387     26.62%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass      1691511      0.71%      0.71% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu    175660461     73.82%     74.54% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     74.54% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     74.54% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd      1449959      0.61%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.14% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead     36935703     15.52%     90.67% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite     22206232      9.33%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total     237943866                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.636316                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt            1346499                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005659                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads    801422705                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes    299995082                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses    229706495                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads      3612338                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes      2699047                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1639484                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses     235774492                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses        1824362                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads      3501153                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads      8075702                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses        42792                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation        58592                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores      4589977                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads        54960                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles       9139811                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       21314345                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles       222674                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts    254068832                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts      2138739                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts     39060452                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts     23852017                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      1816641                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents         81367                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents         8951                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents        58592                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect      1575586                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect      2552545                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts      4128131                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts    233977530                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts     35922349                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts      3966336                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs            57637651                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches        23575650                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores          21715302                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.625709                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent             231692713                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count            231345979                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        149500546                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers        233024638                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.618672                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.641565                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts     53042089                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      1487999                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts      3728733                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples    317833403                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.632068                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.596125                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0    250014772     78.66%     78.66% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1     24541550      7.72%     86.38% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     11720467      3.69%     90.07% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     12244935      3.85%     93.92% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4      6207442      1.95%     95.88% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5      2564701      0.81%     96.68% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6      2008590      0.63%     97.32% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      1777314      0.56%     97.88% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8      6753632      2.12%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total    317833403                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    106235257                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps     200892356                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs              50246804                       # Number of memory references committed
testsys.switch_cpus.commit.loads             30984761                       # Number of loads committed
testsys.switch_cpus.commit.membars             206746                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches          21041087                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts           1307795                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts        198909464                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events      6753632                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads           564685759                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes          517026127                       # The number of ROB writes
testsys.switch_cpus.timesIdled                2616304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles               47148768                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles         59696229644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          106235257                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps            200892356                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    106235257                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      3.519922                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                3.519922                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.284097                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.284097                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads       463781368                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes      251062115                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads          2921238                       # number of floating regfile reads
testsys.switch_cpus.fp_regfile_writes         1546296                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads      107773061                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       1393354                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         5784                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         1217501                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       686608                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        71856                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      1415926672                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       236081822                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         1653990243                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   1415926672                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    1415926672                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      2961408                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      1058271                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    158414069                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       162433748                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          723                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet            39598                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker        85826                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker         8982                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        176990834                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         37301771                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           214427734                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        46272                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet           37466                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        23454078                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           23537816                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide          289                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet              60864                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker        34324                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker         3592                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst           70782990                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data           11801866                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total              82683925                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst      70782990                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total         70782990                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide       148042                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet             52904                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data           7919211                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total              8120157                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide       148332                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet            113767                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker        34324                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker         3592                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst          70782990                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data          19721077                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total             90804082                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          723                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      2961408                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          723                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                      775213                       # Bytes Transmitted
drivesys.ethernet.rxBytes                      615983                       # Bytes Received
drivesys.ethernet.txPackets                      7512                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                      8895                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 5618                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                 8890                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth                 556374                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    16407                       # Total Packets
drivesys.ethernet.totBytes                    1391196                       # Total Bytes
drivesys.ethernet.totPPS                          820                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                  310027                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                  246347                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                           376                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                           445                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts               4426                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                    60072348339                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 132477657                       # Number of instructions committed
drivesys.cpu.committedOps                   251874245                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           249635632                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses               998298                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     17220143                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  249635632                       # number of integer instructions
drivesys.cpu.num_fp_insts                      998298                       # number of float instructions
drivesys.cpu.num_int_register_reads         638445071                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        281213685                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads            1665876                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes            814849                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                    60796421                       # number of memory refs
drivesys.cpu.num_load_insts                  37312344                       # Number of load instructions
drivesys.cpu.num_store_insts                 23484077                       # Number of store instructions
drivesys.cpu.num_idle_cycles             59776912748.152069                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             295435590.847931                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.004918                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.995082                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
