APLL_CAL_DELAY_1,VAR_0
APLL_CAL_DELAY_2,VAR_1
APLL_CAL_DELAY_3,VAR_2
APLL_SDM_STOP_VAL_1,VAR_3
APLL_SDM_STOP_VAL_2_REV0,VAR_4
APLL_SDM_STOP_VAL_2_REV1,VAR_5
EFUSE_BLK0_RDATA3_REG,VAR_6
GET_PERI_REG_BITS2,FUNC_0
I2C_APLL,VAR_7
I2C_APLL_DSDM0,VAR_8
I2C_APLL_DSDM1,VAR_9
I2C_APLL_DSDM2,VAR_10
I2C_APLL_IR_CAL_DELAY,VAR_11
I2C_APLL_OR_CAL_END,VAR_12
I2C_APLL_OR_OUTPUT_DIV,VAR_13
I2C_APLL_SDM_STOP,VAR_14
I2C_READREG_MASK_RTC,FUNC_1
I2C_WRITEREG_MASK_RTC,FUNC_2
I2C_WRITEREG_RTC,FUNC_3
REG_CLR_BIT,FUNC_4
REG_GET_FIELD,FUNC_5
REG_SET_BIT,FUNC_6
REG_SET_FIELD,FUNC_7
RTC_CNTL_ANA_CONF_REG,VAR_15
RTC_CNTL_BIAS_I2C_FORCE_PD,VAR_16
RTC_CNTL_CLK_CONF_REG,VAR_17
RTC_CNTL_OPTIONS0_REG,VAR_18
RTC_CNTL_PLLA_FORCE_PD,VAR_19
RTC_CNTL_PLLA_FORCE_PU,VAR_20
RTC_CNTL_SOC_CLK_SEL,VAR_21
RTC_CNTL_SOC_CLK_SEL_PLL,VAR_22
ets_delay_us,FUNC_8
rtc_clk_apll_enable,FUNC_9
enable,VAR_23
sdm0,VAR_24
sdm1,VAR_25
sdm2,VAR_26
o_div,VAR_27
sdm_stop_val_2,VAR_28
is_rev0,VAR_29
