{"sections":[],"metadata":{"externalID":"s:11VHDLParsing8VHDLFileV20VHDLMemoryStructuresE16cacheMonitorName15numberOfMembers0E0ACSgAA08VariableG0V_SiAA6EntityVtcfc","roleHeading":"Initializer","title":"init(cacheMonitorName:numberOfMembers:cache:)","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMemoryStructures"}],"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"cacheMonitorName","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"numberOfMembers","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"cache","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing6EntityV","text":"Entity","kind":"typeIdentifier"},{"text":")","kind":"text"}],"symbolKind":"init","extendedModule":"VHDLParsing"},"identifier":{"url":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(cacheMonitorName:numberOfMembers:cache:)","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile"]]},"schemaVersion":{"patch":0,"minor":3,"major":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"cacheMonitorName"},{"kind":"text","text":" "},{"kind":"internalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"numberOfMembers"},{"kind":"text","text":" "},{"kind":"internalParam","text":"members"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":", "},{"kind":"externalParam","text":"cache"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Entity","preciseIdentifier":"s:11VHDLParsing6EntityV"},{"kind":"text","text":")"}],"platforms":["Linux"],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The name of the monitor."}]}],"name":"name"},{"content":[{"inlineContent":[{"type":"text","text":"The number of entities that have access to the cache."}],"type":"paragraph"}],"name":"members"},{"content":[{"inlineContent":[{"type":"text","text":"The cache this monitor is managing."}],"type":"paragraph"}],"name":"cache"}]},{"content":[{"anchor":"discussion","type":"heading","text":"Discussion","level":2},{"inlineContent":[{"text":"A cache monitor is a file that arbitrates access to a cache when multiple entities are trying to","type":"text"},{"text":" ","type":"text"},{"text":"access it simultaneously. The cache monitor adopts a round-robin schedule to determine which entity","type":"text"},{"text":" ","type":"text"},{"text":"has access to the cache at any point in time. This schedule is not strictly enforced by the monitor","type":"text"},{"text":" ","type":"text"},{"text":"but instead requires each entity to relinquish access to move onto the next entity. This design","type":"text"},{"text":" ","type":"text"},{"text":"ensures a lightweight implementation that does not require a central arbiter to manage priorities and","type":"text"},{"text":" ","type":"text"},{"text":"timeout requirements or adopt time-based scheduling windows that can create inefficient access. This","type":"text"},{"text":" ","type":"text"},{"text":"does, however, require all entites to be aware of this fact and relinquish access when not using the","type":"text"},{"text":" ","type":"text"},{"text":"cache as continuous access can result in starvation for all other entities.","type":"text"}],"type":"paragraph"},{"inlineContent":[{"text":"To request access to the cache, an entity must assert the ","type":"text"},{"code":"ready","type":"codeVoice"},{"text":" signal ","type":"text"},{"code":"high","type":"codeVoice"},{"text":" at the start and","type":"text"},{"text":" ","type":"text"},{"text":"during the entire operation of the cache. The cache monitor will assert the appropriate ","type":"text"},{"code":"en","type":"codeVoice"},{"text":" signal","type":"text"},{"text":" ","type":"text"},{"text":"(en0, en1, en2, etc.) to signify which entity has access to the cache at each point in time. The","type":"text"},{"text":" ","type":"text"},{"code":"value","type":"codeVoice"},{"text":" and ","type":"text"},{"code":"value_en","type":"codeVoice"},{"text":" signals are shared between all entities but only represent valid data for a","type":"text"},{"text":" ","type":"text"},{"text":"specific entity when their respective ","type":"text"},{"code":"en","type":"codeVoice"},{"text":" is ","type":"text"},{"code":"high","type":"codeVoice"},{"text":".","type":"text"}],"type":"paragraph"}],"kind":"content"}],"abstract":[{"type":"text","text":"Create a "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" file for a cache monitor."}],"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(cachemonitorname:numberofmembers:cache:)"]}],"references":{"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile":{"abstract":[{"text":"Create a generic decoder.","type":"text"}],"fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","title":"VHDLParsing","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","title":"VHDLMemoryStructures","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(cacheMonitorName:numberOfMembers:cache:)":{"type":"topic","title":"init(cacheMonitorName:numberOfMembers:cache:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(cacheMonitorName:numberOfMembers:cache:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"cacheMonitorName"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"numberOfMembers"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Si","kind":"typeIdentifier","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"cache"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(cachemonitorname:numberofmembers:cache:)","role":"symbol","abstract":[{"type":"text","text":"Create a "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" file for a cache monitor."}]}}}