--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Feb 21 11:49:48 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     music_play
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets sys_clk_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 997.837ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             recv_done_d0_571  (from sys_clk_c +)
   Destination:    FD1S3AX    D              recv_done_d1_572  (to sys_clk_c +)

   Delay:                   2.003ns  (22.2% logic, 77.8% route), 1 logic levels.

 Constraint Details:

      2.003ns data_path recv_done_d0_571 to recv_done_d1_572 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 997.837ns

 Path Details: recv_done_d0_571 to recv_done_d1_572

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              recv_done_d0_571 (from sys_clk_c)
Route         7   e 1.559                                  recv_done_d0
                  --------
                    2.003  (22.2% logic, 77.8% route), 1 logic levels.

Report: 2.163 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_1ms_c]
            1328 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 988.907ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_run_i0_i7  (from clk_1ms_c +)
   Destination:    FD1P3AX    SP             music_tone_i0_i2  (to clk_1ms_c +)

   Delay:                  10.808ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.808ns data_path cnt_run_i0_i7 to music_tone_i0_i2 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.907ns

 Path Details: cnt_run_i0_i7 to music_tone_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_run_i0_i7 (from clk_1ms_c)
Route         4   e 1.398                                  cnt_run[7]
LUT4        ---     0.493              B to Z              i71_2_lut
Route         4   e 1.340                                  n53
LUT4        ---     0.493              A to Z              i4_4_lut
Route         8   e 1.540                                  n20
LUT4        ---     0.493              B to Z              i1_2_lut_rep_28
Route         4   e 1.340                                  n3078
LUT4        ---     0.493              A to Z              i2_4_lut_adj_1
Route         1   e 0.941                                  n2992
LUT4        ---     0.493              C to Z              i1_3_lut_4_lut
Route         4   e 1.340                                  clk_1ms_c_enable_31
                  --------
                   10.808  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.907ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_run_i0_i7  (from clk_1ms_c +)
   Destination:    FD1P3AX    SP             music_tone_i0_i3  (to clk_1ms_c +)

   Delay:                  10.808ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.808ns data_path cnt_run_i0_i7 to music_tone_i0_i3 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.907ns

 Path Details: cnt_run_i0_i7 to music_tone_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_run_i0_i7 (from clk_1ms_c)
Route         4   e 1.398                                  cnt_run[7]
LUT4        ---     0.493              B to Z              i71_2_lut
Route         4   e 1.340                                  n53
LUT4        ---     0.493              A to Z              i4_4_lut
Route         8   e 1.540                                  n20
LUT4        ---     0.493              B to Z              i1_2_lut_rep_28
Route         4   e 1.340                                  n3078
LUT4        ---     0.493              A to Z              i2_4_lut_adj_1
Route         1   e 0.941                                  n2992
LUT4        ---     0.493              C to Z              i1_3_lut_4_lut
Route         4   e 1.340                                  clk_1ms_c_enable_31
                  --------
                   10.808  (26.9% logic, 73.1% route), 6 logic levels.


Passed:  The following path meets requirements by 988.907ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt_run_i0_i7  (from clk_1ms_c +)
   Destination:    FD1P3AX    SP             music_tone_i0_i4  (to clk_1ms_c +)

   Delay:                  10.808ns  (26.9% logic, 73.1% route), 6 logic levels.

 Constraint Details:

     10.808ns data_path cnt_run_i0_i7 to music_tone_i0_i4 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 988.907ns

 Path Details: cnt_run_i0_i7 to music_tone_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_run_i0_i7 (from clk_1ms_c)
Route         4   e 1.398                                  cnt_run[7]
LUT4        ---     0.493              B to Z              i71_2_lut
Route         4   e 1.340                                  n53
LUT4        ---     0.493              A to Z              i4_4_lut
Route         8   e 1.540                                  n20
LUT4        ---     0.493              B to Z              i1_2_lut_rep_28
Route         4   e 1.340                                  n3078
LUT4        ---     0.493              A to Z              i2_4_lut_adj_1
Route         1   e 0.941                                  n2992
LUT4        ---     0.493              C to Z              i1_3_lut_4_lut
Route         4   e 1.340                                  clk_1ms_c_enable_31
                  --------
                   10.808  (26.9% logic, 73.1% route), 6 logic levels.

Report: 11.093 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets sys_clk_c]               |  1000.000 ns|     2.163 ns|     1  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_1ms_c]               |  1000.000 ns|    11.093 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1329 paths, 169 nets, and 440 connections (87.5% coverage)


Peak memory: 64692224 bytes, TRCE: 1613824 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
