

================================================================
== Vivado HLS Report for 'cnn_pool_d4x4_p2x2'
================================================================
* Date:           Wed Apr 07 17:39:38 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d4x4_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |   19|   19|         5|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1451|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    473|
|Register         |        -|      -|    1140|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1214|   2093|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |cnn_pool_d4x4_p2x2_CTRL_s_axi_U  |cnn_pool_d4x4_p2x2_CTRL_s_axi  |        0|      0|  74|  104|
    |cnn_pool_d4x4_p2xbkb_U0          |cnn_pool_d4x4_p2xbkb           |        0|      0|   0|   32|
    |cnn_pool_d4x4_p2xbkb_U1          |cnn_pool_d4x4_p2xbkb           |        0|      0|   0|   32|
    +---------------------------------+-------------------------------+---------+-------+----+-----+
    |Total                            |                               |        0|      0|  74|  168|
    +---------------------------------+-------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_fu_978_p2                   |     +    |      0|  0|  16|          32|          32|
    |indvar_flatten_next7_fu_828_p2       |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_632_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_853_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp6_fu_966_p2                       |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_972_p2                       |     +    |      0|  0|  32|          32|          32|
    |writeCount_fu_1227_p2                |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_513_p2                        |     +    |      0|  0|   3|           1|           3|
    |x_2_fu_539_p2                        |     +    |      0|  0|   3|           3|           1|
    |x_3_fu_690_p2                        |     +    |      0|  0|   2|           1|           2|
    |x_4_fu_1218_p2                       |     +    |      0|  0|   3|           3|           1|
    |y9_fu_652_p2                         |     +    |      0|  0|   2|           1|           2|
    |y_s_fu_910_p2                        |     +    |      0|  0|   3|           1|           3|
    |tmp_1_i_i_fu_992_p2                  |     -    |      0|  0|  32|           1|          32|
    |tmp_4_i_i_fu_1248_p2                 |     -    |      0|  0|  21|           1|          21|
    |ap_condition_1080                    |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp12_fu_765_p2                  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_727_p2                   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp4_fu_746_p2                   |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_721_p2                       |    and   |      0|  0|   1|           1|           1|
    |tmp_5_fu_932_p2                      |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_716_p2                        |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_676_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond1_mid1_fu_670_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_507_p2                       |   icmp   |      0|  0|   2|           2|           3|
    |exitcond1_fu_497_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_896_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_533_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_flatten8_fu_822_p2          |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten_fu_626_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_638_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |icmp_fu_847_p2                       |   icmp   |      0|  0|  10|          28|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp11_fu_760_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp13_fu_1064_p2                 |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp14_fu_1070_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp15_fu_1076_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp3_fu_741_p2                   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp5_fu_701_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp6_fu_706_p2                   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp7_fu_554_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_711_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp9_fu_559_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_549_p2                    |   icmp   |      0|  0|   2|           2|           3|
    |tmp_4_0_1_i_fu_938_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_1_i_fu_1233_p2               |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_1_i_fu_952_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_last_V_fu_1273_p2                |   icmp   |      0|  0|  11|          32|           3|
    |ap_condition_1749                    |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_1082_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_564_p2                    |    or    |      0|  0|   1|           1|           1|
    |cond1_mid2_fu_682_p3                 |  select  |      0|  0|   1|           1|           1|
    |lineBuffer_0_3_13_fu_1128_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_14_fu_1136_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_1_fu_519_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_4_fu_526_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_6_fu_1096_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_7_fu_1112_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_9_fu_1120_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_10_fu_1170_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_11_fu_1186_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_18_fu_1194_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_19_fu_1202_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_20_fu_1210_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_2_fu_578_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_4_fu_594_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_6_fu_602_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_7_fu_610_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_9_fu_618_p3           |  select  |      0|  0|  32|           1|          32|
    |maxValue_0_1_maxVal_fu_944_p3        |  select  |      0|  0|  32|           1|          32|
    |maxValue_17_0_maxVal_fu_958_p3       |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_1178_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_586_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_1088_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_1104_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_1162_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_570_p3                     |  select  |      0|  0|  32|           1|          32|
    |result_1_fu_1254_p3                  |  select  |      0|  0|  21|           1|          21|
    |result_fu_1018_p3                    |  select  |      0|  0|  20|           1|          20|
    |sel_SEBB_i_fu_1238_p3                |  select  |      0|  0|  32|           1|          32|
    |sel_tmp10_fu_752_p3                  |  select  |      0|  0|  32|           1|          32|
    |sel_tmp2_fu_733_p3                   |  select  |      0|  0|  32|           1|          32|
    |tmp_3_mid2_v_fu_658_p3               |  select  |      0|  0|   2|           1|           2|
    |tmp_data_V_fu_1265_p3                |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_787_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_3_fu_795_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_802_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_771_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_779_p3                 |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_644_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_902_p3              |  select  |      0|  0|   3|           1|           1|
    |y_assign_cast_mid2_v_fu_916_p3       |  select  |      0|  0|   3|           1|           3|
    |sel_tmp13_mid2_fu_696_p2             |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|1451|         447|        1472|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter4        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_377        |   5|          2|    5|         10|
    |indvar_flatten_reg_320         |   3|          2|    3|          6|
    |lineBuffer_0_2_s_reg_449       |  32|          2|   32|         64|
    |lineBuffer_0_3_3_reg_439       |  32|          2|   32|         64|
    |lineBuffer_1_2_3_reg_409       |  32|          2|   32|         64|
    |lineBuffer_1_3_17_reg_419      |  32|          2|   32|         64|
    |lineBuffer_1_3_1_reg_429       |  32|          2|   32|         64|
    |lineBuffer_1_3_3_reg_399       |  32|          2|   32|         64|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_164             |  32|          2|   32|         64|
    |window_1_0_phi_fu_473_p4       |  32|          2|   32|         64|
    |window_1_0_reg_470             |  32|          2|   32|         64|
    |window_1_1_reg_459             |  32|          2|   32|         64|
    |writeCount_1_fu_160            |  32|          2|   32|         64|
    |x1_reg_309                     |   3|          2|    3|          6|
    |x4_reg_366                     |   2|          2|    2|          4|
    |x_assign_reg_482               |   3|          2|    3|          6|
    |x_reg_250                      |   3|          2|    3|          6|
    |y3_phi_fu_335_p4               |   2|          2|    2|          4|
    |y3_reg_331                     |   2|          2|    2|          4|
    |y_assign_phi_fu_392_p4         |   3|          2|    3|          6|
    |y_assign_reg_388               |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 473|         95|  470|        966|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp3_iter3_tmp_5_reg_1480  |   1|   0|    1|          0|
    |cond1_mid2_reg_1380                       |   1|   0|    1|          0|
    |cond_reg_1294                             |   1|   0|    1|          0|
    |ctrl_read_reg_1285                        |  32|   0|   32|          0|
    |exitcond1_reg_1290                        |   1|   0|    1|          0|
    |exitcond4_reg_1315                        |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1462                |   1|   0|    1|          0|
    |exitcond_flatten_reg_1351                 |   1|   0|    1|          0|
    |icmp_reg_1471                             |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A             |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B             |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd                |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr                |   1|   0|    1|          0|
    |inStream_V_data_V_0_state                 |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state                 |   2|   0|    2|          0|
    |indvar_flatten6_reg_377                   |   5|   0|    5|          0|
    |indvar_flatten_reg_320                    |   3|   0|    3|          0|
    |lineBuffer_0_2_reg_238                    |  32|   0|   32|          0|
    |lineBuffer_0_2_s_reg_449                  |  32|   0|   32|          0|
    |lineBuffer_0_3_15_reg_1500                |  32|   0|   32|          0|
    |lineBuffer_0_3_3_reg_439                  |  32|   0|   32|          0|
    |lineBuffer_0_3_5_fu_152                   |  32|   0|   32|          0|
    |lineBuffer_0_3_8_fu_156                   |  32|   0|   32|          0|
    |lineBuffer_0_3_reg_226                    |  32|   0|   32|          0|
    |lineBuffer_1_2_3_reg_409                  |  32|   0|   32|          0|
    |lineBuffer_1_2_reg_273                    |  32|   0|   32|          0|
    |lineBuffer_1_3_17_reg_419                 |  32|   0|   32|          0|
    |lineBuffer_1_3_1_reg_429                  |  32|   0|   32|          0|
    |lineBuffer_1_3_3_reg_399                  |  32|   0|   32|          0|
    |lineBuffer_1_3_5_reg_285                  |  32|   0|   32|          0|
    |lineBuffer_1_3_8_reg_297                  |  32|   0|   32|          0|
    |lineBuffer_1_3_reg_261                    |  32|   0|   32|          0|
    |maxValue_17_0_maxVal_reg_1484             |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A            |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B            |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr               |   1|   0|    1|          0|
    |outStream_V_data_V_1_state                |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state                |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd                 |   1|   0|    1|          0|
    |outStream_V_id_V_1_state                  |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state                |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A            |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B            |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr               |   1|   0|    1|          0|
    |outStream_V_last_V_1_state                |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state                |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd               |   1|   0|    1|          0|
    |outStream_V_user_V_1_state                |   2|   0|    2|          0|
    |readCount_1_fu_164                        |  32|   0|   32|          0|
    |result_reg_1495                           |  20|   0|   20|          0|
    |tmp_10_reg_1457                           |   1|   0|    1|          0|
    |tmp_11_reg_1374                           |   1|   0|    1|          0|
    |tmp_14_reg_1490                           |   1|   0|    1|          0|
    |tmp_3_mid2_v_reg_1369                     |   2|   0|    2|          0|
    |tmp_5_reg_1480                            |   1|   0|    1|          0|
    |tmp_9_reg_1324                            |   2|   0|    2|          0|
    |window_0_0_fu_140                         |  32|   0|   32|          0|
    |window_0_0_read_as_fu_136                 |  32|   0|   32|          0|
    |window_0_1_fu_144                         |  32|   0|   32|          0|
    |window_1_0_read_as_fu_148                 |  32|   0|   32|          0|
    |window_1_0_reg_470                        |  32|   0|   32|          0|
    |window_1_1_1_reg_354                      |  32|   0|   32|          0|
    |window_1_1_reg_459                        |  32|   0|   32|          0|
    |window_1_2_1_reg_342                      |  32|   0|   32|          0|
    |window_2_2_2_fu_168                       |  32|   0|   32|          0|
    |writeCount_1_fu_160                       |  32|   0|   32|          0|
    |x1_reg_309                                |   3|   0|    3|          0|
    |x4_mid2_reg_1360                          |   2|   0|    2|          0|
    |x4_reg_366                                |   2|   0|    2|          0|
    |x_assign_reg_482                          |   3|   0|    3|          0|
    |x_reg_250                                 |   3|   0|    3|          0|
    |y3_reg_331                                |   2|   0|    2|          0|
    |y_assign_cast_mid2_v_reg_1475             |   3|   0|    3|          0|
    |y_assign_reg_388                          |   3|   0|    3|          0|
    |exitcond_flatten8_reg_1462                |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1140|   1| 1141|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |        CTRL        |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_pool_d4x4_p2x2 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_pool_d4x4_p2x2 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_pool_d4x4_p2x2 | return value |
|inStream_TDATA      |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY     | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID        |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA     | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID    | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY    |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST     | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP     | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB     | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER     | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST     | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID       | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

