<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64Move.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64MathTanOp.java.udiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64StringLatin1InflateOp.java.udiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64Move.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -1,7 +1,7 @@</span>
  /*
<span class="udiff-line-modified-removed">-  * Copyright (c) 2011, 2019, Oracle and/or its affiliates. All rights reserved.</span>
<span class="udiff-line-modified-added">+  * Copyright (c) 2011, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -42,10 +42,11 @@</span>
  import static org.graalvm.compiler.lir.LIRValueUtil.asJavaConstant;
  import static org.graalvm.compiler.lir.LIRValueUtil.isJavaConstant;
  
  import org.graalvm.compiler.asm.Label;
  import org.graalvm.compiler.asm.amd64.AMD64Address;
<span class="udiff-line-added">+ import org.graalvm.compiler.asm.amd64.AMD64Address.Scale;</span>
  import org.graalvm.compiler.asm.amd64.AMD64Assembler.AMD64MIOp;
  import org.graalvm.compiler.asm.amd64.AMD64Assembler.AMD64MOp;
  import org.graalvm.compiler.asm.amd64.AMD64BaseAssembler.OperandSize;
  import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
  import org.graalvm.compiler.core.common.CompressEncoding;
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -587,11 +588,11 @@</span>
                  break;
              case DOUBLE:
                  masm.movdbl(asRegister(result, AMD64Kind.DOUBLE), asRegister(input, AMD64Kind.DOUBLE));
                  break;
              default:
<span class="udiff-line-modified-removed">-                 throw GraalError.shouldNotReachHere(&quot;kind=&quot; + kind);</span>
<span class="udiff-line-modified-added">+                 throw GraalError.shouldNotReachHere(&quot;kind=&quot; + kind + &quot; input=&quot; + input + &quot; result=&quot; + result);</span>
          }
      }
  
      public static void reg2stack(AMD64Kind kind, CompilationResultBuilder crb, AMD64MacroAssembler masm, Value result, Register input) {
          AMD64Address dest = (AMD64Address) crb.asAddress(result);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -613,11 +614,11 @@</span>
                  break;
              case DOUBLE:
                  masm.movsd(dest, input);
                  break;
              default:
<span class="udiff-line-modified-removed">-                 throw GraalError.shouldNotReachHere();</span>
<span class="udiff-line-modified-added">+                 throw GraalError.shouldNotReachHere(&quot;kind=&quot; + kind + &quot; input=&quot; + input + &quot; result=&quot; + result);</span>
          }
      }
  
      public static void stack2reg(AMD64Kind kind, CompilationResultBuilder crb, AMD64MacroAssembler masm, Register result, Value input) {
          AMD64Address src = (AMD64Address) crb.asAddress(input);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -639,11 +640,11 @@</span>
                  break;
              case DOUBLE:
                  masm.movdbl(result, src);
                  break;
              default:
<span class="udiff-line-modified-removed">-                 throw GraalError.shouldNotReachHere();</span>
<span class="udiff-line-modified-added">+                 throw GraalError.shouldNotReachHere(&quot;kind=&quot; + kind + &quot; input=&quot; + input + &quot; result=&quot; + result);</span>
          }
      }
  
      public static void const2reg(CompilationResultBuilder crb, AMD64MacroAssembler masm, Register result, JavaConstant input, AMD64Kind moveKind) {
          /*
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -809,12 +810,17 @@</span>
  
          @Def({REG, HINT}) private AllocatableValue result;
          @Use({REG, CONST}) private Value input;
          @Alive({REG, ILLEGAL, UNINITIALIZED}) private AllocatableValue baseRegister;
  
<span class="udiff-line-modified-removed">-         protected PointerCompressionOp(LIRInstructionClass&lt;? extends PointerCompressionOp&gt; type, AllocatableValue result, Value input,</span>
<span class="udiff-line-modified-removed">-                         AllocatableValue baseRegister, CompressEncoding encoding, boolean nonNull, LIRKindTool lirKindTool) {</span>
<span class="udiff-line-modified-added">+         protected PointerCompressionOp(LIRInstructionClass&lt;? extends PointerCompressionOp&gt; type,</span>
<span class="udiff-line-modified-added">+                         AllocatableValue result,</span>
<span class="udiff-line-added">+                         Value input,</span>
<span class="udiff-line-added">+                         AllocatableValue baseRegister,</span>
<span class="udiff-line-added">+                         CompressEncoding encoding,</span>
<span class="udiff-line-added">+                         boolean nonNull,</span>
<span class="udiff-line-added">+                         LIRKindTool lirKindTool) {</span>
  
              super(type);
              this.result = result;
              this.input = input;
              this.baseRegister = baseRegister;
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -845,13 +851,47 @@</span>
  
          protected final int getShift() {
              return encoding.getShift();
          }
  
<span class="udiff-line-added">+         /**</span>
<span class="udiff-line-added">+          * Emits code to move {@linkplain #getInput input} to {@link #getResult result}.</span>
<span class="udiff-line-added">+          */</span>
          protected final void move(LIRKind kind, CompilationResultBuilder crb, AMD64MacroAssembler masm) {
              AMD64Move.move((AMD64Kind) kind.getPlatformKind(), crb, masm, result, input);
          }
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+         /**</span>
<span class="udiff-line-added">+          * Emits code to uncompress the compressed oop in {@code inputAndResultReg} by left shifting</span>
<span class="udiff-line-added">+          * it {@code shift} bits, adding it to {@code baseReg} and storing the result back in</span>
<span class="udiff-line-added">+          * {@code inputAndResultReg}.</span>
<span class="udiff-line-added">+          */</span>
<span class="udiff-line-added">+         public static void emitUncompressWithBaseRegister(AMD64MacroAssembler masm, Register inputAndResultReg, Register baseReg, int shift, boolean preserveFlagsRegister) {</span>
<span class="udiff-line-added">+             emitUncompressWithBaseRegister(masm, inputAndResultReg, baseReg, inputAndResultReg, shift, preserveFlagsRegister);</span>
<span class="udiff-line-added">+         }</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+         /**</span>
<span class="udiff-line-added">+          * Emits code to uncompress the compressed oop in {@code inputReg} by left shifting it</span>
<span class="udiff-line-added">+          * {@code shift} bits, adding it to {@code baseReg} and storing the result in</span>
<span class="udiff-line-added">+          * {@code resultReg}.</span>
<span class="udiff-line-added">+          */</span>
<span class="udiff-line-added">+         public static void emitUncompressWithBaseRegister(AMD64MacroAssembler masm, Register resultReg, Register baseReg, Register inputReg, int shift, boolean preserveFlagsRegister) {</span>
<span class="udiff-line-added">+             assert !baseReg.equals(Register.None) || shift != 0 : &quot;compression not enabled&quot;;</span>
<span class="udiff-line-added">+             if (Scale.isScaleShiftSupported(shift)) {</span>
<span class="udiff-line-added">+                 AMD64Address.Scale scale = AMD64Address.Scale.fromShift(shift);</span>
<span class="udiff-line-added">+                 masm.leaq(resultReg, new AMD64Address(baseReg, inputReg, scale));</span>
<span class="udiff-line-added">+             } else {</span>
<span class="udiff-line-added">+                 if (preserveFlagsRegister) {</span>
<span class="udiff-line-added">+                     throw GraalError.shouldNotReachHere(&quot;No valid flag-effect-free instruction available to uncompress oop&quot;);</span>
<span class="udiff-line-added">+                 }</span>
<span class="udiff-line-added">+                 if (!resultReg.equals(inputReg)) {</span>
<span class="udiff-line-added">+                     masm.movq(resultReg, inputReg);</span>
<span class="udiff-line-added">+                 }</span>
<span class="udiff-line-added">+                 masm.shlq(resultReg, shift);</span>
<span class="udiff-line-added">+                 masm.addq(resultReg, baseReg);</span>
<span class="udiff-line-added">+             }</span>
<span class="udiff-line-added">+         }</span>
      }
  
      public static class CompressPointerOp extends PointerCompressionOp {
          public static final LIRInstructionClass&lt;CompressPointerOp&gt; TYPE = LIRInstructionClass.create(CompressPointerOp.class);
  
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -899,29 +939,27 @@</span>
          }
  
          @Override
          public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
              Register baseReg = getBaseRegister(crb);
<span class="udiff-line-added">+             int shift = getShift();</span>
<span class="udiff-line-added">+             Register resReg = getResultRegister();</span>
              if (nonNull &amp;&amp; !baseReg.equals(Register.None) &amp;&amp; getInput() instanceof RegisterValue) {
                  Register inputReg = ((RegisterValue) getInput()).getRegister();
<span class="udiff-line-modified-removed">-                 if (!inputReg.equals(getResultRegister())) {</span>
<span class="udiff-line-modified-removed">-                     masm.leaq(getResultRegister(), new AMD64Address(baseReg, inputReg, AMD64Address.Scale.fromShift(getShift())));</span>
<span class="udiff-line-modified-added">+                 if (!inputReg.equals(resReg)) {</span>
<span class="udiff-line-modified-added">+                     emitUncompressWithBaseRegister(masm, resReg, baseReg, inputReg, shift, false);</span>
                      return;
                  }
              }
              move(lirKindTool.getNarrowOopKind(), crb, masm);
<span class="udiff-line-modified-removed">-             emitUncompressCode(masm, getResultRegister(), getShift(), baseReg, nonNull);</span>
<span class="udiff-line-modified-added">+             emitUncompressCode(masm, resReg, shift, baseReg, nonNull);</span>
          }
  
          public static void emitUncompressCode(AMD64MacroAssembler masm, Register resReg, int shift, Register baseReg, boolean nonNull) {
              if (nonNull) {
                  if (!baseReg.equals(Register.None)) {
<span class="udiff-line-modified-removed">-                     if (shift != 0) {</span>
<span class="udiff-line-removed">-                         masm.leaq(resReg, new AMD64Address(baseReg, resReg, AMD64Address.Scale.fromShift(shift)));</span>
<span class="udiff-line-removed">-                     } else {</span>
<span class="udiff-line-removed">-                         masm.addq(resReg, baseReg);</span>
<span class="udiff-line-removed">-                     }</span>
<span class="udiff-line-modified-added">+                     emitUncompressWithBaseRegister(masm, resReg, baseReg, shift, false);</span>
                  } else if (shift != 0) {
                      masm.shlq(resReg, shift);
                  }
              } else {
                  if (shift != 0) {
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -972,13 +1010,12 @@</span>
          }
  
          @Override
          protected final void emitConversion(Register resultRegister, Register inputRegister, Register nullRegister, AMD64MacroAssembler masm) {
              if (inputRegister.equals(resultRegister)) {
<span class="udiff-line-removed">-                 masm.subq(inputRegister, nullRegister);</span>
                  Label done = new Label();
<span class="udiff-line-modified-removed">-                 masm.jccb(Equal, done);</span>
<span class="udiff-line-modified-added">+                 masm.subqAndJcc(inputRegister, nullRegister, Equal, done, true);</span>
                  masm.addq(inputRegister, nullRegister);
                  masm.bind(done);
              } else {
                  masm.subq(resultRegister, resultRegister);
                  masm.cmpq(inputRegister, nullRegister);
</pre>
<center><a href="AMD64MathTanOp.java.udiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64StringLatin1InflateOp.java.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>