
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000062e0  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000218  20400000  004062e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004e0  20400218  004064f8  00020218  2**2
                  ALLOC
  3 .heap         00000200  204006f8  004069d8  00020218  2**0
                  ALLOC
  4 .stack        00000400  204008f8  00406bd8  00020218  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
  7 .debug_info   000290b3  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000522e  00000000  00000000  00049352  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000c3c6  00000000  00000000  0004e580  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000de0  00000000  00000000  0005a946  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c40  00000000  00000000  0005b726  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000478b4  00000000  00000000  0005c366  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001ed88  00000000  00000000  000a3c1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00158a78  00000000  00000000  000c29a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002fc0  00000000  00000000  0021b41c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f8 0c 40 20 1d 09 40 00 19 09 40 00 19 09 40 00     ..@ ..@...@...@.
  400010:	19 09 40 00 19 09 40 00 19 09 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	19 09 40 00 19 09 40 00 00 00 00 00 19 09 40 00     ..@...@.......@.
  40003c:	19 09 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40004c:	19 09 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40005c:	19 09 40 00 19 09 40 00 00 00 00 00 ad 1d 40 00     ..@...@.......@.
  40006c:	b9 1d 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40007c:	19 09 40 00 a1 1d 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40008c:	19 09 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40009c:	dd 23 40 00 19 09 40 00 19 09 40 00 19 09 40 00     .#@...@...@...@.
  4000ac:	19 09 40 00 19 09 40 00 69 19 40 00 19 09 40 00     ..@...@.i.@...@.
  4000bc:	6d 1f 40 00 19 09 40 00 19 09 40 00 19 09 40 00     m.@...@...@...@.
  4000cc:	19 09 40 00 19 09 40 00 51 1b 40 00 19 09 40 00     ..@...@.Q.@...@.
  4000dc:	19 09 40 00 7d 19 40 00 19 09 40 00 19 09 40 00     ..@.}.@...@...@.
  4000ec:	19 09 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  4000fc:	19 09 40 00 19 09 40 00 19 09 40 00 f1 23 40 00     ..@...@...@..#@.
  40010c:	19 09 40 00 19 09 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 19 09 40 00 19 09 40 00 4d 27 40 00     ......@...@.M'@.
  40012c:	19 09 40 00 81 1f 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40013c:	19 09 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40014c:	19 09 40 00 19 09 40 00 19 09 40 00 19 09 40 00     ..@...@...@...@.
  40015c:	19 09 40 00 19 09 40 00 19 09 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400218 	.word	0x20400218
  400184:	00000000 	.word	0x00000000
  400188:	004062e0 	.word	0x004062e0

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	004062e0 	.word	0x004062e0
  4001c8:	2040021c 	.word	0x2040021c
  4001cc:	004062e0 	.word	0x004062e0
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00400df5 	.word	0x00400df5
  4001e4:	00402919 	.word	0x00402919

004001e8 <encoder_init>:
	
	//increment rotation counter
	encoder_rotations ++;
}

void encoder_init(void){
  4001e8:	b508      	push	{r3, lr}
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PB13_IDX,Encoder_Z_Interrupt);
  4001ea:	4942      	ldr	r1, [pc, #264]	; (4002f4 <encoder_init+0x10c>)
  4001ec:	202d      	movs	r0, #45	; 0x2d
  4001ee:	4b42      	ldr	r3, [pc, #264]	; (4002f8 <encoder_init+0x110>)
  4001f0:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4001f2:	4b42      	ldr	r3, [pc, #264]	; (4002fc <encoder_init+0x114>)
  4001f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4001f8:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4001fa:	2240      	movs	r2, #64	; 0x40
  4001fc:	f883 230b 	strb.w	r2, [r3, #779]	; 0x30b
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400200:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400204:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400208:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40020c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400210:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400214:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400218:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40021c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400220:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400224:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400228:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40022c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400230:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400234:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400238:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40023c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400240:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400244:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400248:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40024c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400250:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400254:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400258:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40025c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400260:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40026c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400270:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400274:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400278:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40027c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400280:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400284:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400288:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40028c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400294:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400298:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40029c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4002a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4002b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002c0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4002cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002d4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4002e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4002f0:	bd08      	pop	{r3, pc}
  4002f2:	bf00      	nop
  4002f4:	00400325 	.word	0x00400325
  4002f8:	004011ed 	.word	0x004011ed
  4002fc:	e000e100 	.word	0xe000e100

00400300 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400300:	4a06      	ldr	r2, [pc, #24]	; (40031c <encoder_get_counter+0x1c>)
  400302:	6913      	ldr	r3, [r2, #16]
  400304:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  400306:	4403      	add	r3, r0
  400308:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  40030c:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1) \
  40030e:	4403      	add	r3, r0
  400310:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400312:	4403      	add	r3, r0
									- encoder_inital_offset;														//get the number of steps normalised to the starting offset
  400314:	4a02      	ldr	r2, [pc, #8]	; (400320 <encoder_get_counter+0x20>)
  400316:	6810      	ldr	r0, [r2, #0]
								
	return encoder_counter_no_offset;
}
  400318:	1a18      	subs	r0, r3, r0
  40031a:	4770      	bx	lr
  40031c:	4000c000 	.word	0x4000c000
  400320:	204004cc 	.word	0x204004cc

00400324 <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400324:	b508      	push	{r3, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  400326:	4b05      	ldr	r3, [pc, #20]	; (40033c <Encoder_Z_Interrupt+0x18>)
  400328:	4798      	blx	r3
	if(encoder_rotations == 0){
  40032a:	4b05      	ldr	r3, [pc, #20]	; (400340 <Encoder_Z_Interrupt+0x1c>)
  40032c:	681b      	ldr	r3, [r3, #0]
  40032e:	b90b      	cbnz	r3, 400334 <Encoder_Z_Interrupt+0x10>
		encoder_inital_offset = encoder_counter_no_offset;
  400330:	4a04      	ldr	r2, [pc, #16]	; (400344 <Encoder_Z_Interrupt+0x20>)
  400332:	6010      	str	r0, [r2, #0]
	encoder_rotations ++;
  400334:	3301      	adds	r3, #1
  400336:	4a02      	ldr	r2, [pc, #8]	; (400340 <Encoder_Z_Interrupt+0x1c>)
  400338:	6013      	str	r3, [r2, #0]
  40033a:	bd08      	pop	{r3, pc}
  40033c:	00400301 	.word	0x00400301
  400340:	204004d0 	.word	0x204004d0
  400344:	204004cc 	.word	0x204004cc

00400348 <Position_1_Interrupt>:
	
	// update previous systick value
	pos_sens_last_SysTick_count = current_systick;
}

static void Position_1_Interrupt (void){
  400348:	b538      	push	{r3, r4, r5, lr}
	int current_systick = SysTick->VAL;
  40034a:	4b14      	ldr	r3, [pc, #80]	; (40039c <Position_1_Interrupt+0x54>)
  40034c:	689d      	ldr	r5, [r3, #8]
	int delta = current_systick - pos_sens_last_SysTick_count;
  40034e:	4b14      	ldr	r3, [pc, #80]	; (4003a0 <Position_1_Interrupt+0x58>)
  400350:	681c      	ldr	r4, [r3, #0]
  400352:	1b2c      	subs	r4, r5, r4
	if(delta <= 0) delta += (1<<25);	//systick is 24 bit counter
  400354:	2c00      	cmp	r4, #0
  400356:	dd01      	ble.n	40035c <Position_1_Interrupt+0x14>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400358:	2207      	movs	r2, #7
  40035a:	e00b      	b.n	400374 <Position_1_Interrupt+0x2c>
	if(delta <= 0) delta += (1<<25);	//systick is 24 bit counter
  40035c:	f104 7400 	add.w	r4, r4, #33554432	; 0x2000000
  400360:	e7fa      	b.n	400358 <Position_1_Interrupt+0x10>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  400362:	1e51      	subs	r1, r2, #1
  400364:	4b0f      	ldr	r3, [pc, #60]	; (4003a4 <Position_1_Interrupt+0x5c>)
  400366:	eb03 0081 	add.w	r0, r3, r1, lsl #2
  40036a:	6800      	ldr	r0, [r0, #0]
  40036c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  400370:	6018      	str	r0, [r3, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400372:	460a      	mov	r2, r1
  400374:	2a00      	cmp	r2, #0
  400376:	dcf4      	bgt.n	400362 <Position_1_Interrupt+0x1a>
	pos_sens_deltas [0] = (float) delta / 300;
  400378:	ee07 4a90 	vmov	s15, r4
  40037c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400380:	eddf 6a09 	vldr	s13, [pc, #36]	; 4003a8 <Position_1_Interrupt+0x60>
  400384:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400388:	4b06      	ldr	r3, [pc, #24]	; (4003a4 <Position_1_Interrupt+0x5c>)
  40038a:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  40038e:	4b04      	ldr	r3, [pc, #16]	; (4003a0 <Position_1_Interrupt+0x58>)
  400390:	601d      	str	r5, [r3, #0]
	Position_General_Interrupt();
	printf("POS 1\n");
  400392:	4806      	ldr	r0, [pc, #24]	; (4003ac <Position_1_Interrupt+0x64>)
  400394:	4b06      	ldr	r3, [pc, #24]	; (4003b0 <Position_1_Interrupt+0x68>)
  400396:	4798      	blx	r3
  400398:	bd38      	pop	{r3, r4, r5, pc}
  40039a:	bf00      	nop
  40039c:	e000e010 	.word	0xe000e010
  4003a0:	204004f4 	.word	0x204004f4
  4003a4:	204004d4 	.word	0x204004d4
  4003a8:	43960000 	.word	0x43960000
  4003ac:	00405b48 	.word	0x00405b48
  4003b0:	00403b59 	.word	0x00403b59

004003b4 <Position_2_Interrupt>:
}

static void Position_2_Interrupt (void){
  4003b4:	b538      	push	{r3, r4, r5, lr}
	int current_systick = SysTick->VAL;
  4003b6:	4b14      	ldr	r3, [pc, #80]	; (400408 <Position_2_Interrupt+0x54>)
  4003b8:	689d      	ldr	r5, [r3, #8]
	int delta = current_systick - pos_sens_last_SysTick_count;
  4003ba:	4b14      	ldr	r3, [pc, #80]	; (40040c <Position_2_Interrupt+0x58>)
  4003bc:	681c      	ldr	r4, [r3, #0]
  4003be:	1b2c      	subs	r4, r5, r4
	if(delta <= 0) delta += (1<<25);	//systick is 24 bit counter
  4003c0:	2c00      	cmp	r4, #0
  4003c2:	dd01      	ble.n	4003c8 <Position_2_Interrupt+0x14>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4003c4:	2207      	movs	r2, #7
  4003c6:	e00b      	b.n	4003e0 <Position_2_Interrupt+0x2c>
	if(delta <= 0) delta += (1<<25);	//systick is 24 bit counter
  4003c8:	f104 7400 	add.w	r4, r4, #33554432	; 0x2000000
  4003cc:	e7fa      	b.n	4003c4 <Position_2_Interrupt+0x10>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  4003ce:	1e51      	subs	r1, r2, #1
  4003d0:	4b0f      	ldr	r3, [pc, #60]	; (400410 <Position_2_Interrupt+0x5c>)
  4003d2:	eb03 0081 	add.w	r0, r3, r1, lsl #2
  4003d6:	6800      	ldr	r0, [r0, #0]
  4003d8:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  4003dc:	6018      	str	r0, [r3, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  4003de:	460a      	mov	r2, r1
  4003e0:	2a00      	cmp	r2, #0
  4003e2:	dcf4      	bgt.n	4003ce <Position_2_Interrupt+0x1a>
	pos_sens_deltas [0] = (float) delta / 300;
  4003e4:	ee07 4a90 	vmov	s15, r4
  4003e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4003ec:	eddf 6a09 	vldr	s13, [pc, #36]	; 400414 <Position_2_Interrupt+0x60>
  4003f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4003f4:	4b06      	ldr	r3, [pc, #24]	; (400410 <Position_2_Interrupt+0x5c>)
  4003f6:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  4003fa:	4b04      	ldr	r3, [pc, #16]	; (40040c <Position_2_Interrupt+0x58>)
  4003fc:	601d      	str	r5, [r3, #0]
	Position_General_Interrupt();
	printf("POS 2\n");
  4003fe:	4806      	ldr	r0, [pc, #24]	; (400418 <Position_2_Interrupt+0x64>)
  400400:	4b06      	ldr	r3, [pc, #24]	; (40041c <Position_2_Interrupt+0x68>)
  400402:	4798      	blx	r3
  400404:	bd38      	pop	{r3, r4, r5, pc}
  400406:	bf00      	nop
  400408:	e000e010 	.word	0xe000e010
  40040c:	204004f4 	.word	0x204004f4
  400410:	204004d4 	.word	0x204004d4
  400414:	43960000 	.word	0x43960000
  400418:	00405b50 	.word	0x00405b50
  40041c:	00403b59 	.word	0x00403b59

00400420 <Position_3_Interrupt>:
}

static void Position_3_Interrupt (void){
  400420:	b538      	push	{r3, r4, r5, lr}
	int current_systick = SysTick->VAL;
  400422:	4b14      	ldr	r3, [pc, #80]	; (400474 <Position_3_Interrupt+0x54>)
  400424:	689d      	ldr	r5, [r3, #8]
	int delta = current_systick - pos_sens_last_SysTick_count;
  400426:	4b14      	ldr	r3, [pc, #80]	; (400478 <Position_3_Interrupt+0x58>)
  400428:	681c      	ldr	r4, [r3, #0]
  40042a:	1b2c      	subs	r4, r5, r4
	if(delta <= 0) delta += (1<<25);	//systick is 24 bit counter
  40042c:	2c00      	cmp	r4, #0
  40042e:	dd01      	ble.n	400434 <Position_3_Interrupt+0x14>
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  400430:	2207      	movs	r2, #7
  400432:	e00b      	b.n	40044c <Position_3_Interrupt+0x2c>
	if(delta <= 0) delta += (1<<25);	//systick is 24 bit counter
  400434:	f104 7400 	add.w	r4, r4, #33554432	; 0x2000000
  400438:	e7fa      	b.n	400430 <Position_3_Interrupt+0x10>
		pos_sens_deltas[i] = pos_sens_deltas[i-1];
  40043a:	1e51      	subs	r1, r2, #1
  40043c:	4b0f      	ldr	r3, [pc, #60]	; (40047c <Position_3_Interrupt+0x5c>)
  40043e:	eb03 0081 	add.w	r0, r3, r1, lsl #2
  400442:	6800      	ldr	r0, [r0, #0]
  400444:	eb03 0382 	add.w	r3, r3, r2, lsl #2
  400448:	6018      	str	r0, [r3, #0]
	for (int i = POS_SENS_DELTAS_SIZE-1 ; i > 0; i--){
  40044a:	460a      	mov	r2, r1
  40044c:	2a00      	cmp	r2, #0
  40044e:	dcf4      	bgt.n	40043a <Position_3_Interrupt+0x1a>
	pos_sens_deltas [0] = (float) delta / 300;
  400450:	ee07 4a90 	vmov	s15, r4
  400454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400458:	eddf 6a09 	vldr	s13, [pc, #36]	; 400480 <Position_3_Interrupt+0x60>
  40045c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  400460:	4b06      	ldr	r3, [pc, #24]	; (40047c <Position_3_Interrupt+0x5c>)
  400462:	ed83 7a00 	vstr	s14, [r3]
	pos_sens_last_SysTick_count = current_systick;
  400466:	4b04      	ldr	r3, [pc, #16]	; (400478 <Position_3_Interrupt+0x58>)
  400468:	601d      	str	r5, [r3, #0]
	Position_General_Interrupt();
	printf("POS 3\n");
  40046a:	4806      	ldr	r0, [pc, #24]	; (400484 <Position_3_Interrupt+0x64>)
  40046c:	4b06      	ldr	r3, [pc, #24]	; (400488 <Position_3_Interrupt+0x68>)
  40046e:	4798      	blx	r3
  400470:	bd38      	pop	{r3, r4, r5, pc}
  400472:	bf00      	nop
  400474:	e000e010 	.word	0xe000e010
  400478:	204004f4 	.word	0x204004f4
  40047c:	204004d4 	.word	0x204004d4
  400480:	43960000 	.word	0x43960000
  400484:	00405b58 	.word	0x00405b58
  400488:	00403b59 	.word	0x00403b59

0040048c <pos_sens_init>:
}

void pos_sens_init (void){
  40048c:	b510      	push	{r4, lr}
	//set interrupt handlers
	ext_irq_register(PIO_PD19_IDX, Position_3_Interrupt);		//POS 3
  40048e:	490f      	ldr	r1, [pc, #60]	; (4004cc <pos_sens_init+0x40>)
  400490:	2073      	movs	r0, #115	; 0x73
  400492:	4c0f      	ldr	r4, [pc, #60]	; (4004d0 <pos_sens_init+0x44>)
  400494:	47a0      	blx	r4
	ext_irq_register(PIO_PA2_IDX, Position_2_Interrupt);		//POS 2
  400496:	490f      	ldr	r1, [pc, #60]	; (4004d4 <pos_sens_init+0x48>)
  400498:	2002      	movs	r0, #2
  40049a:	47a0      	blx	r4
	ext_irq_register(PIO_PA5_IDX, Position_1_Interrupt);		//POS 1
  40049c:	490e      	ldr	r1, [pc, #56]	; (4004d8 <pos_sens_init+0x4c>)
  40049e:	2005      	movs	r0, #5
  4004a0:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004a2:	4b0e      	ldr	r3, [pc, #56]	; (4004dc <pos_sens_init+0x50>)
  4004a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4004a8:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4004aa:	2220      	movs	r2, #32
  4004ac:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4004b0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4004b4:	6019      	str	r1, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4004b6:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
	NVIC_EnableIRQ	(PIOD_IRQn);
	NVIC_SetPriority(PIOD_IRQn, IRQ_PRIORITY_POSITION_SENS);

	
	//SysTick starting from 0
	pos_sens_last_SysTick_count = 0;
  4004ba:	2200      	movs	r2, #0
  4004bc:	4b08      	ldr	r3, [pc, #32]	; (4004e0 <pos_sens_init+0x54>)
  4004be:	601a      	str	r2, [r3, #0]
	SysTick->VAL = 0;
  4004c0:	4b08      	ldr	r3, [pc, #32]	; (4004e4 <pos_sens_init+0x58>)
  4004c2:	609a      	str	r2, [r3, #8]
	//make the load value max, so that the overflows are as rare as possible
	SysTick->LOAD = (0xFFFFFF);
  4004c4:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  4004c8:	605a      	str	r2, [r3, #4]
  4004ca:	bd10      	pop	{r4, pc}
  4004cc:	00400421 	.word	0x00400421
  4004d0:	004011ed 	.word	0x004011ed
  4004d4:	004003b5 	.word	0x004003b5
  4004d8:	00400349 	.word	0x00400349
  4004dc:	e000e100 	.word	0xe000e100
  4004e0:	204004f4 	.word	0x204004f4
  4004e4:	e000e010 	.word	0xe000e010

004004e8 <dma_adc_1_callback>:
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
	}
	
}

static void dma_adc_1_callback(struct _dma_resource *resource){
  4004e8:	b530      	push	{r4, r5, lr}
  4004ea:	b083      	sub	sp, #12
	//just for testing
	printf("interrupt - ADC 1 - %i %i %i %i  \n", (int)dma_adc_1_buff[0],(int)dma_adc_1_buff[1],(int)dma_adc_1_buff[2],(int)dma_adc_1_buff[3]);
  4004ec:	4820      	ldr	r0, [pc, #128]	; (400570 <dma_adc_1_callback+0x88>)
  4004ee:	6801      	ldr	r1, [r0, #0]
  4004f0:	6842      	ldr	r2, [r0, #4]
  4004f2:	6883      	ldr	r3, [r0, #8]
  4004f4:	68c0      	ldr	r0, [r0, #12]
  4004f6:	9000      	str	r0, [sp, #0]
  4004f8:	481e      	ldr	r0, [pc, #120]	; (400574 <dma_adc_1_callback+0x8c>)
  4004fa:	4c1f      	ldr	r4, [pc, #124]	; (400578 <dma_adc_1_callback+0x90>)
  4004fc:	47a0      	blx	r4
	
	//go through the values that the DMA got and get the ones that we need (currents and bus voltage)
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4004fe:	2300      	movs	r3, #0
  400500:	e008      	b.n	400514 <dma_adc_1_callback+0x2c>
		
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
			
			case AFEC_LCDR_CHNB(ADC_CURRENT_C_CHANNEL):
				currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400502:	b292      	uxth	r2, r2
  400504:	491d      	ldr	r1, [pc, #116]	; (40057c <dma_adc_1_callback+0x94>)
  400506:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  400508:	4919      	ldr	r1, [pc, #100]	; (400570 <dma_adc_1_callback+0x88>)
  40050a:	7c0a      	ldrb	r2, [r1, #16]
  40050c:	f042 0204 	orr.w	r2, r2, #4
  400510:	740a      	strb	r2, [r1, #16]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400512:	3301      	adds	r3, #1
  400514:	2b03      	cmp	r3, #3
  400516:	dc13      	bgt.n	400540 <dma_adc_1_callback+0x58>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400518:	4a15      	ldr	r2, [pc, #84]	; (400570 <dma_adc_1_callback+0x88>)
  40051a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40051e:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400522:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  400526:	d0ec      	beq.n	400502 <dma_adc_1_callback+0x1a>
  400528:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  40052c:	d1f1      	bne.n	400512 <dma_adc_1_callback+0x2a>
				break;
			
			case AFEC_LCDR_CHNB(ADC_SUPPL_VOLTAGE_CHANNEL):
				voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  40052e:	b292      	uxth	r2, r2
  400530:	4913      	ldr	r1, [pc, #76]	; (400580 <dma_adc_1_callback+0x98>)
  400532:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400534:	490e      	ldr	r1, [pc, #56]	; (400570 <dma_adc_1_callback+0x88>)
  400536:	7c0a      	ldrb	r2, [r1, #16]
  400538:	f042 0208 	orr.w	r2, r2, #8
  40053c:	740a      	strb	r2, [r1, #16]
				break;
  40053e:	e7e8      	b.n	400512 <dma_adc_1_callback+0x2a>
			default:
				;
		}
	}
	
	if(ready_values == ALL_VALUES_READY){
  400540:	4b0b      	ldr	r3, [pc, #44]	; (400570 <dma_adc_1_callback+0x88>)
  400542:	7c1b      	ldrb	r3, [r3, #16]
  400544:	2b0f      	cmp	r3, #15
  400546:	d001      	beq.n	40054c <dma_adc_1_callback+0x64>
		
		//launch control loop
		printf("Data collected, launching control loop from adc 1 \n");
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
	}
}
  400548:	b003      	add	sp, #12
  40054a:	bd30      	pop	{r4, r5, pc}
		ready_values = 0;
  40054c:	2200      	movs	r2, #0
  40054e:	4b08      	ldr	r3, [pc, #32]	; (400570 <dma_adc_1_callback+0x88>)
  400550:	741a      	strb	r2, [r3, #16]
		printf("Data collected, launching control loop from adc 1 \n");
  400552:	480c      	ldr	r0, [pc, #48]	; (400584 <dma_adc_1_callback+0x9c>)
  400554:	4c08      	ldr	r4, [pc, #32]	; (400578 <dma_adc_1_callback+0x90>)
  400556:	47a0      	blx	r4
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
  400558:	4808      	ldr	r0, [pc, #32]	; (40057c <dma_adc_1_callback+0x94>)
  40055a:	6843      	ldr	r3, [r0, #4]
  40055c:	6802      	ldr	r2, [r0, #0]
  40055e:	4908      	ldr	r1, [pc, #32]	; (400580 <dma_adc_1_callback+0x98>)
  400560:	6809      	ldr	r1, [r1, #0]
  400562:	68c5      	ldr	r5, [r0, #12]
  400564:	9501      	str	r5, [sp, #4]
  400566:	6880      	ldr	r0, [r0, #8]
  400568:	9000      	str	r0, [sp, #0]
  40056a:	4807      	ldr	r0, [pc, #28]	; (400588 <dma_adc_1_callback+0xa0>)
  40056c:	47a0      	blx	r4
}
  40056e:	e7eb      	b.n	400548 <dma_adc_1_callback+0x60>
  400570:	20400234 	.word	0x20400234
  400574:	00405b60 	.word	0x00405b60
  400578:	00403b59 	.word	0x00403b59
  40057c:	204004fc 	.word	0x204004fc
  400580:	204004f8 	.word	0x204004f8
  400584:	00405b84 	.word	0x00405b84
  400588:	00405b74 	.word	0x00405b74

0040058c <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  40058c:	b530      	push	{r4, r5, lr}
  40058e:	b085      	sub	sp, #20
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3], (int)dma_adc_0_buff[4],(int)dma_adc_0_buff[5]);
  400590:	4823      	ldr	r0, [pc, #140]	; (400620 <dma_adc_0_callback+0x94>)
  400592:	6941      	ldr	r1, [r0, #20]
  400594:	6982      	ldr	r2, [r0, #24]
  400596:	69c3      	ldr	r3, [r0, #28]
  400598:	6a04      	ldr	r4, [r0, #32]
  40059a:	6a45      	ldr	r5, [r0, #36]	; 0x24
  40059c:	6a80      	ldr	r0, [r0, #40]	; 0x28
  40059e:	9002      	str	r0, [sp, #8]
  4005a0:	9501      	str	r5, [sp, #4]
  4005a2:	9400      	str	r4, [sp, #0]
  4005a4:	481f      	ldr	r0, [pc, #124]	; (400624 <dma_adc_0_callback+0x98>)
  4005a6:	4c20      	ldr	r4, [pc, #128]	; (400628 <dma_adc_0_callback+0x9c>)
  4005a8:	47a0      	blx	r4
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4005aa:	2300      	movs	r3, #0
  4005ac:	e008      	b.n	4005c0 <dma_adc_0_callback+0x34>
				currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4005ae:	b292      	uxth	r2, r2
  4005b0:	491e      	ldr	r1, [pc, #120]	; (40062c <dma_adc_0_callback+0xa0>)
  4005b2:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  4005b4:	491a      	ldr	r1, [pc, #104]	; (400620 <dma_adc_0_callback+0x94>)
  4005b6:	7c0a      	ldrb	r2, [r1, #16]
  4005b8:	f042 0202 	orr.w	r2, r2, #2
  4005bc:	740a      	strb	r2, [r1, #16]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4005be:	3301      	adds	r3, #1
  4005c0:	2b05      	cmp	r3, #5
  4005c2:	dc14      	bgt.n	4005ee <dma_adc_0_callback+0x62>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  4005c4:	4a16      	ldr	r2, [pc, #88]	; (400620 <dma_adc_0_callback+0x94>)
  4005c6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  4005ca:	6952      	ldr	r2, [r2, #20]
  4005cc:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  4005d0:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  4005d4:	d0eb      	beq.n	4005ae <dma_adc_0_callback+0x22>
  4005d6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4005da:	d1f0      	bne.n	4005be <dma_adc_0_callback+0x32>
				currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4005dc:	b292      	uxth	r2, r2
  4005de:	4913      	ldr	r1, [pc, #76]	; (40062c <dma_adc_0_callback+0xa0>)
  4005e0:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  4005e2:	490f      	ldr	r1, [pc, #60]	; (400620 <dma_adc_0_callback+0x94>)
  4005e4:	7c0a      	ldrb	r2, [r1, #16]
  4005e6:	f042 0201 	orr.w	r2, r2, #1
  4005ea:	740a      	strb	r2, [r1, #16]
				break;
  4005ec:	e7e7      	b.n	4005be <dma_adc_0_callback+0x32>
	if(ready_values == ALL_VALUES_READY){
  4005ee:	4b0c      	ldr	r3, [pc, #48]	; (400620 <dma_adc_0_callback+0x94>)
  4005f0:	7c1b      	ldrb	r3, [r3, #16]
  4005f2:	2b0f      	cmp	r3, #15
  4005f4:	d001      	beq.n	4005fa <dma_adc_0_callback+0x6e>
}
  4005f6:	b005      	add	sp, #20
  4005f8:	bd30      	pop	{r4, r5, pc}
		ready_values = 0;
  4005fa:	2200      	movs	r2, #0
  4005fc:	4b08      	ldr	r3, [pc, #32]	; (400620 <dma_adc_0_callback+0x94>)
  4005fe:	741a      	strb	r2, [r3, #16]
		printf("Data collected, launching control loop from adc 0\n");
  400600:	480b      	ldr	r0, [pc, #44]	; (400630 <dma_adc_0_callback+0xa4>)
  400602:	4c09      	ldr	r4, [pc, #36]	; (400628 <dma_adc_0_callback+0x9c>)
  400604:	47a0      	blx	r4
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
  400606:	4809      	ldr	r0, [pc, #36]	; (40062c <dma_adc_0_callback+0xa0>)
  400608:	6843      	ldr	r3, [r0, #4]
  40060a:	6802      	ldr	r2, [r0, #0]
  40060c:	4909      	ldr	r1, [pc, #36]	; (400634 <dma_adc_0_callback+0xa8>)
  40060e:	6809      	ldr	r1, [r1, #0]
  400610:	68c5      	ldr	r5, [r0, #12]
  400612:	9501      	str	r5, [sp, #4]
  400614:	6880      	ldr	r0, [r0, #8]
  400616:	9000      	str	r0, [sp, #0]
  400618:	4807      	ldr	r0, [pc, #28]	; (400638 <dma_adc_0_callback+0xac>)
  40061a:	47a0      	blx	r4
}
  40061c:	e7eb      	b.n	4005f6 <dma_adc_0_callback+0x6a>
  40061e:	bf00      	nop
  400620:	20400234 	.word	0x20400234
  400624:	00405bb8 	.word	0x00405bb8
  400628:	00403b59 	.word	0x00403b59
  40062c:	204004fc 	.word	0x204004fc
  400630:	00405be4 	.word	0x00405be4
  400634:	204004f8 	.word	0x204004f8
  400638:	00405b74 	.word	0x00405b74

0040063c <dma_adc_init>:


void dma_adc_init(void){
  40063c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	//channel 0 for ADC 0
	
	//source address = AFEC 0->LCDR
	//_dma_set_source_address(0,(void *) ((Afec *)((&ADC_0)->device.hw) + AFEC_LCDR_OFFSET));
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  400640:	4926      	ldr	r1, [pc, #152]	; (4006dc <dma_adc_init+0xa0>)
  400642:	2000      	movs	r0, #0
  400644:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400700 <dma_adc_init+0xc4>
  400648:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40064a:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 400704 <dma_adc_init+0xc8>
  40064e:	f108 0114 	add.w	r1, r8, #20
  400652:	2000      	movs	r0, #0
  400654:	4f22      	ldr	r7, [pc, #136]	; (4006e0 <dma_adc_init+0xa4>)
  400656:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  400658:	2118      	movs	r1, #24
  40065a:	2000      	movs	r0, #0
  40065c:	4d21      	ldr	r5, [pc, #132]	; (4006e4 <dma_adc_init+0xa8>)
  40065e:	47a8      	blx	r5
	
	//set callback function
	struct _dma_resource **res0;
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  400660:	2100      	movs	r1, #0
  400662:	460c      	mov	r4, r1
  400664:	4608      	mov	r0, r1
  400666:	4e20      	ldr	r6, [pc, #128]	; (4006e8 <dma_adc_init+0xac>)
  400668:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  40066a:	6823      	ldr	r3, [r4, #0]
  40066c:	4a1f      	ldr	r2, [pc, #124]	; (4006ec <dma_adc_init+0xb0>)
  40066e:	601a      	str	r2, [r3, #0]
	
	//enable interrupt on successful transfer
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  400670:	2201      	movs	r2, #1
  400672:	4621      	mov	r1, r4
  400674:	4620      	mov	r0, r4
  400676:	4c1e      	ldr	r4, [pc, #120]	; (4006f0 <dma_adc_init+0xb4>)
  400678:	47a0      	blx	r4
	
	//channel 0 for ADC 0
	
	//source address = AFEC 1->LCDR
	//_dma_set_source_address(0,(void *) ((Afec *)((&ADC_0)->device.hw) + AFEC_LCDR_OFFSET));
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  40067a:	491e      	ldr	r1, [pc, #120]	; (4006f4 <dma_adc_init+0xb8>)
  40067c:	2001      	movs	r0, #1
  40067e:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400680:	4641      	mov	r1, r8
  400682:	2001      	movs	r0, #1
  400684:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  400686:	2110      	movs	r1, #16
  400688:	2001      	movs	r0, #1
  40068a:	47a8      	blx	r5
	
	//set callback function
	struct _dma_resource **res1;
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  40068c:	2101      	movs	r1, #1
  40068e:	2500      	movs	r5, #0
  400690:	4628      	mov	r0, r5
  400692:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  400694:	682b      	ldr	r3, [r5, #0]
  400696:	4a18      	ldr	r2, [pc, #96]	; (4006f8 <dma_adc_init+0xbc>)
  400698:	601a      	str	r2, [r3, #0]
	
	//enable interrupt on successful transfer
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  40069a:	2201      	movs	r2, #1
  40069c:	4629      	mov	r1, r5
  40069e:	4610      	mov	r0, r2
  4006a0:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006a2:	4b16      	ldr	r3, [pc, #88]	; (4006fc <dma_adc_init+0xc0>)
  4006a4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4006a8:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4006aa:	2280      	movs	r2, #128	; 0x80
  4006ac:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006b0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  4006b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4006bc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006c0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006c4:	f44f 7280 	mov.w	r2, #256	; 0x100
  4006c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4006cc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4006d0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006d4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4006d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4006dc:	4003c020 	.word	0x4003c020
  4006e0:	00402691 	.word	0x00402691
  4006e4:	004026b1 	.word	0x004026b1
  4006e8:	004026e1 	.word	0x004026e1
  4006ec:	0040058d 	.word	0x0040058d
  4006f0:	004026f5 	.word	0x004026f5
  4006f4:	40064020 	.word	0x40064020
  4006f8:	004004e9 	.word	0x004004e9
  4006fc:	e000e100 	.word	0xe000e100
  400700:	004026a1 	.word	0x004026a1
  400704:	20400234 	.word	0x20400234

00400708 <dma_adc_0_enable_for_one_transaction>:
	NVIC_ClearPendingIRQ(AFEC0_IRQn);
	NVIC_DisableIRQ		(AFEC1_IRQn);
	NVIC_ClearPendingIRQ(AFEC1_IRQn);
}

void dma_adc_0_enable_for_one_transaction(void){
  400708:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40070a:	4906      	ldr	r1, [pc, #24]	; (400724 <dma_adc_0_enable_for_one_transaction+0x1c>)
  40070c:	2000      	movs	r0, #0
  40070e:	4b06      	ldr	r3, [pc, #24]	; (400728 <dma_adc_0_enable_for_one_transaction+0x20>)
  400710:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  400712:	2118      	movs	r1, #24
  400714:	2000      	movs	r0, #0
  400716:	4b05      	ldr	r3, [pc, #20]	; (40072c <dma_adc_0_enable_for_one_transaction+0x24>)
  400718:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  40071a:	2101      	movs	r1, #1
  40071c:	2000      	movs	r0, #0
  40071e:	4b04      	ldr	r3, [pc, #16]	; (400730 <dma_adc_0_enable_for_one_transaction+0x28>)
  400720:	4798      	blx	r3
  400722:	bd08      	pop	{r3, pc}
  400724:	20400248 	.word	0x20400248
  400728:	00402691 	.word	0x00402691
  40072c:	004026b1 	.word	0x004026b1
  400730:	004026c9 	.word	0x004026c9

00400734 <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  400734:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400736:	4906      	ldr	r1, [pc, #24]	; (400750 <dma_adc_1_enable_for_one_transaction+0x1c>)
  400738:	2001      	movs	r0, #1
  40073a:	4b06      	ldr	r3, [pc, #24]	; (400754 <dma_adc_1_enable_for_one_transaction+0x20>)
  40073c:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  40073e:	2110      	movs	r1, #16
  400740:	2001      	movs	r0, #1
  400742:	4b05      	ldr	r3, [pc, #20]	; (400758 <dma_adc_1_enable_for_one_transaction+0x24>)
  400744:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  400746:	2101      	movs	r1, #1
  400748:	4608      	mov	r0, r1
  40074a:	4b04      	ldr	r3, [pc, #16]	; (40075c <dma_adc_1_enable_for_one_transaction+0x28>)
  40074c:	4798      	blx	r3
  40074e:	bd08      	pop	{r3, pc}
  400750:	20400234 	.word	0x20400234
  400754:	00402691 	.word	0x00402691
  400758:	004026b1 	.word	0x004026b1
  40075c:	004026c9 	.word	0x004026c9

00400760 <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  400760:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  400762:	4d11      	ldr	r5, [pc, #68]	; (4007a8 <adc_enable_all+0x48>)
  400764:	2108      	movs	r1, #8
  400766:	4628      	mov	r0, r5
  400768:	4c10      	ldr	r4, [pc, #64]	; (4007ac <adc_enable_all+0x4c>)
  40076a:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  40076c:	2102      	movs	r1, #2
  40076e:	4628      	mov	r0, r5
  400770:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  400772:	4e0f      	ldr	r6, [pc, #60]	; (4007b0 <adc_enable_all+0x50>)
  400774:	2101      	movs	r1, #1
  400776:	4630      	mov	r0, r6
  400778:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  40077a:	2106      	movs	r1, #6
  40077c:	4630      	mov	r0, r6
  40077e:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  400780:	2105      	movs	r1, #5
  400782:	4630      	mov	r0, r6
  400784:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  400786:	2106      	movs	r1, #6
  400788:	4628      	mov	r0, r5
  40078a:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  40078c:	210a      	movs	r1, #10
  40078e:	4628      	mov	r0, r5
  400790:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  400792:	2100      	movs	r1, #0
  400794:	4630      	mov	r0, r6
  400796:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  400798:	2105      	movs	r1, #5
  40079a:	4628      	mov	r0, r5
  40079c:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  40079e:	2100      	movs	r1, #0
  4007a0:	4628      	mov	r0, r5
  4007a2:	47a0      	blx	r4
  4007a4:	bd70      	pop	{r4, r5, r6, pc}
  4007a6:	bf00      	nop
  4007a8:	204005f0 	.word	0x204005f0
  4007ac:	004010e5 	.word	0x004010e5
  4007b0:	204006c8 	.word	0x204006c8

004007b4 <pwm_0_callback>:
#include <hpl_pwm.h>
#include <hpl_pwm_config.h>

int counter = 0;

void pwm_0_callback(void){
  4007b4:	b508      	push	{r3, lr}
	counter ++;
  4007b6:	4a08      	ldr	r2, [pc, #32]	; (4007d8 <pwm_0_callback+0x24>)
  4007b8:	6813      	ldr	r3, [r2, #0]
  4007ba:	3301      	adds	r3, #1
  4007bc:	6013      	str	r3, [r2, #0]
	if (counter > 3000){
  4007be:	f640 32b8 	movw	r2, #3000	; 0xbb8
  4007c2:	4293      	cmp	r3, r2
  4007c4:	dc00      	bgt.n	4007c8 <pwm_0_callback+0x14>
  4007c6:	bd08      	pop	{r3, pc}
		counter = 0;
  4007c8:	2200      	movs	r2, #0
  4007ca:	4b03      	ldr	r3, [pc, #12]	; (4007d8 <pwm_0_callback+0x24>)
  4007cc:	601a      	str	r2, [r3, #0]
		printf("PWM Interrupt \n");
  4007ce:	4803      	ldr	r0, [pc, #12]	; (4007dc <pwm_0_callback+0x28>)
  4007d0:	4b03      	ldr	r3, [pc, #12]	; (4007e0 <pwm_0_callback+0x2c>)
  4007d2:	4798      	blx	r3
	}
}
  4007d4:	e7f7      	b.n	4007c6 <pwm_0_callback+0x12>
  4007d6:	bf00      	nop
  4007d8:	20400260 	.word	0x20400260
  4007dc:	00405c18 	.word	0x00405c18
  4007e0:	00403b59 	.word	0x00403b59

004007e4 <pwm_init_user>:


void pwm_init_user(void){
  4007e4:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  4007e6:	4b2e      	ldr	r3, [pc, #184]	; (4008a0 <pwm_init_user+0xbc>)
  4007e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  4007ec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4007f0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  4007f4:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  4007f8:	f042 020a 	orr.w	r2, r2, #10
  4007fc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400800:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400804:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  400808:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  40080c:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  400810:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400814:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400818:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  40081c:	f042 020a 	orr.w	r2, r2, #10
  400820:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400824:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400828:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  40082c:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400830:	4a1c      	ldr	r2, [pc, #112]	; (4008a4 <pwm_init_user+0xc0>)
  400832:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  400836:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  40083a:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  40083e:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400842:	f041 010a 	orr.w	r1, r1, #10
  400846:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  40084a:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40084e:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  400852:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
}

static inline void hri_pwm_set_CMPV_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmpv_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV |= mask;
  400856:	f8d3 1130 	ldr.w	r1, [r3, #304]	; 0x130
  40085a:	f041 0101 	orr.w	r1, r1, #1
  40085e:	f8c3 1130 	str.w	r1, [r3, #304]	; 0x130
  400862:	f8d2 1130 	ldr.w	r1, [r2, #304]	; 0x130
  400866:	f041 0101 	orr.w	r1, r1, #1
  40086a:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  40086e:	2201      	movs	r2, #1
  400870:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  400872:	4a0d      	ldr	r2, [pc, #52]	; (4008a8 <pwm_init_user+0xc4>)
  400874:	2100      	movs	r1, #0
  400876:	480d      	ldr	r0, [pc, #52]	; (4008ac <pwm_init_user+0xc8>)
  400878:	4b0d      	ldr	r3, [pc, #52]	; (4008b0 <pwm_init_user+0xcc>)
  40087a:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40087c:	4b0d      	ldr	r3, [pc, #52]	; (4008b4 <pwm_init_user+0xd0>)
  40087e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400882:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400884:	2260      	movs	r2, #96	; 0x60
  400886:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40088a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40088e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400892:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400896:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40089a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  40089e:	bd08      	pop	{r3, pc}
  4008a0:	40020000 	.word	0x40020000
  4008a4:	4005c000 	.word	0x4005c000
  4008a8:	004007b5 	.word	0x004007b5
  4008ac:	20400508 	.word	0x20400508
  4008b0:	004013b1 	.word	0x004013b1
  4008b4:	e000e100 	.word	0xe000e100

004008b8 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  4008b8:	b570      	push	{r4, r5, r6, lr}
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM |= mask;
  4008ba:	4a12      	ldr	r2, [pc, #72]	; (400904 <pwm_enable_all+0x4c>)
  4008bc:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4008c0:	f043 0301 	orr.w	r3, r3, #1
  4008c4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
  4008c8:	f502 3270 	add.w	r2, r2, #245760	; 0x3c000
  4008cc:	f8d2 3138 	ldr.w	r3, [r2, #312]	; 0x138
  4008d0:	f043 0301 	orr.w	r3, r3, #1
  4008d4:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
	hri_pwm_set_CMPM_reg(PWM0, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	hri_pwm_set_CMPM_reg(PWM1, PWM_COMPARISON_UNIT_CHANNEL, PWM_CMPM_CEN_Msk);
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  4008d8:	4c0b      	ldr	r4, [pc, #44]	; (400908 <pwm_enable_all+0x50>)
  4008da:	4620      	mov	r0, r4
  4008dc:	4e0b      	ldr	r6, [pc, #44]	; (40090c <pwm_enable_all+0x54>)
  4008de:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  4008e0:	4d0b      	ldr	r5, [pc, #44]	; (400910 <pwm_enable_all+0x58>)
  4008e2:	4628      	mov	r0, r5
  4008e4:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD>>1);
  4008e6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4008ea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4008ee:	4620      	mov	r0, r4
  4008f0:	4c08      	ldr	r4, [pc, #32]	; (400914 <pwm_enable_all+0x5c>)
  4008f2:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD>>1);
  4008f4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4008f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4008fc:	4628      	mov	r0, r5
  4008fe:	47a0      	blx	r4
  400900:	bd70      	pop	{r4, r5, r6, pc}
  400902:	bf00      	nop
  400904:	40020000 	.word	0x40020000
  400908:	20400508 	.word	0x20400508
  40090c:	00401375 	.word	0x00401375
  400910:	204006ac 	.word	0x204006ac
  400914:	004013f9 	.word	0x004013f9

00400918 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400918:	e7fe      	b.n	400918 <Dummy_Handler>
	...

0040091c <Reset_Handler>:
{
  40091c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40091e:	4b10      	ldr	r3, [pc, #64]	; (400960 <Reset_Handler+0x44>)
  400920:	4a10      	ldr	r2, [pc, #64]	; (400964 <Reset_Handler+0x48>)
  400922:	429a      	cmp	r2, r3
  400924:	d009      	beq.n	40093a <Reset_Handler+0x1e>
  400926:	4b0e      	ldr	r3, [pc, #56]	; (400960 <Reset_Handler+0x44>)
  400928:	4a0e      	ldr	r2, [pc, #56]	; (400964 <Reset_Handler+0x48>)
  40092a:	e003      	b.n	400934 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  40092c:	6811      	ldr	r1, [r2, #0]
  40092e:	6019      	str	r1, [r3, #0]
  400930:	3304      	adds	r3, #4
  400932:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  400934:	490c      	ldr	r1, [pc, #48]	; (400968 <Reset_Handler+0x4c>)
  400936:	428b      	cmp	r3, r1
  400938:	d3f8      	bcc.n	40092c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  40093a:	4b0c      	ldr	r3, [pc, #48]	; (40096c <Reset_Handler+0x50>)
  40093c:	e002      	b.n	400944 <Reset_Handler+0x28>
                *pDest++ = 0;
  40093e:	2200      	movs	r2, #0
  400940:	601a      	str	r2, [r3, #0]
  400942:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400944:	4a0a      	ldr	r2, [pc, #40]	; (400970 <Reset_Handler+0x54>)
  400946:	4293      	cmp	r3, r2
  400948:	d3f9      	bcc.n	40093e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40094a:	4a0a      	ldr	r2, [pc, #40]	; (400974 <Reset_Handler+0x58>)
  40094c:	4b0a      	ldr	r3, [pc, #40]	; (400978 <Reset_Handler+0x5c>)
  40094e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400952:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400954:	4b09      	ldr	r3, [pc, #36]	; (40097c <Reset_Handler+0x60>)
  400956:	4798      	blx	r3
        main();
  400958:	4b09      	ldr	r3, [pc, #36]	; (400980 <Reset_Handler+0x64>)
  40095a:	4798      	blx	r3
  40095c:	e7fe      	b.n	40095c <Reset_Handler+0x40>
  40095e:	bf00      	nop
  400960:	20400000 	.word	0x20400000
  400964:	004062e0 	.word	0x004062e0
  400968:	20400218 	.word	0x20400218
  40096c:	20400218 	.word	0x20400218
  400970:	204006f8 	.word	0x204006f8
  400974:	e000ed00 	.word	0xe000ed00
  400978:	00400000 	.word	0x00400000
  40097c:	0040322d 	.word	0x0040322d
  400980:	004027b9 	.word	0x004027b9

00400984 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  400984:	b5f0      	push	{r4, r5, r6, r7, lr}
  400986:	b085      	sub	sp, #20
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400988:	4b20      	ldr	r3, [pc, #128]	; (400a0c <ADC_1_init+0x88>)
  40098a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  40098e:	f413 7f80 	tst.w	r3, #256	; 0x100
  400992:	d104      	bne.n	40099e <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400994:	f44f 7280 	mov.w	r2, #256	; 0x100
  400998:	4b1c      	ldr	r3, [pc, #112]	; (400a0c <ADC_1_init+0x88>)
  40099a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  40099e:	4d1c      	ldr	r5, [pc, #112]	; (400a10 <ADC_1_init+0x8c>)
  4009a0:	4c1c      	ldr	r4, [pc, #112]	; (400a14 <ADC_1_init+0x90>)
  4009a2:	2600      	movs	r6, #0
  4009a4:	9602      	str	r6, [sp, #8]
  4009a6:	4b1c      	ldr	r3, [pc, #112]	; (400a18 <ADC_1_init+0x94>)
  4009a8:	9301      	str	r3, [sp, #4]
  4009aa:	2304      	movs	r3, #4
  4009ac:	9300      	str	r3, [sp, #0]
  4009ae:	2306      	movs	r3, #6
  4009b0:	462a      	mov	r2, r5
  4009b2:	491a      	ldr	r1, [pc, #104]	; (400a1c <ADC_1_init+0x98>)
  4009b4:	4620      	mov	r0, r4
  4009b6:	4f1a      	ldr	r7, [pc, #104]	; (400a20 <ADC_1_init+0x9c>)
  4009b8:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  4009ba:	2310      	movs	r3, #16
  4009bc:	f105 0208 	add.w	r2, r5, #8
  4009c0:	4631      	mov	r1, r6
  4009c2:	4620      	mov	r0, r4
  4009c4:	4e17      	ldr	r6, [pc, #92]	; (400a24 <ADC_1_init+0xa0>)
  4009c6:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  4009c8:	2310      	movs	r3, #16
  4009ca:	f105 0218 	add.w	r2, r5, #24
  4009ce:	2101      	movs	r1, #1
  4009d0:	4620      	mov	r0, r4
  4009d2:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  4009d4:	2310      	movs	r3, #16
  4009d6:	f105 0228 	add.w	r2, r5, #40	; 0x28
  4009da:	2105      	movs	r1, #5
  4009dc:	4620      	mov	r0, r4
  4009de:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  4009e0:	2310      	movs	r3, #16
  4009e2:	f105 0238 	add.w	r2, r5, #56	; 0x38
  4009e6:	2106      	movs	r1, #6
  4009e8:	4620      	mov	r0, r4
  4009ea:	47b0      	blx	r6
	((Pio *)hw)->PIO_PDR = PIO_PSR_P31;
}

static inline void hri_pio_set_PSR_reg(const void *const hw, hri_pio_psr_reg_t mask)
{
	((Pio *)hw)->PIO_PER = mask;
  4009ec:	2202      	movs	r2, #2
  4009ee:	4b0e      	ldr	r3, [pc, #56]	; (400a28 <ADC_1_init+0xa4>)
  4009f0:	601a      	str	r2, [r3, #0]
  4009f2:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4009f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4009fa:	601a      	str	r2, [r3, #0]
  4009fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400a00:	601a      	str	r2, [r3, #0]
  400a02:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400a06:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  400a08:	b005      	add	sp, #20
  400a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400a0c:	400e0600 	.word	0x400e0600
  400a10:	20400264 	.word	0x20400264
  400a14:	204006c8 	.word	0x204006c8
  400a18:	20400568 	.word	0x20400568
  400a1c:	40064000 	.word	0x40064000
  400a20:	00400f85 	.word	0x00400f85
  400a24:	0040102d 	.word	0x0040102d
  400a28:	400e1000 	.word	0x400e1000

00400a2c <ADC_0_init>:
{
  400a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a30:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400a32:	4b2a      	ldr	r3, [pc, #168]	; (400adc <ADC_0_init+0xb0>)
  400a34:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400a36:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  400a3a:	d103      	bne.n	400a44 <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400a3c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a40:	4b26      	ldr	r3, [pc, #152]	; (400adc <ADC_0_init+0xb0>)
  400a42:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  400a44:	4d26      	ldr	r5, [pc, #152]	; (400ae0 <ADC_0_init+0xb4>)
  400a46:	4c27      	ldr	r4, [pc, #156]	; (400ae4 <ADC_0_init+0xb8>)
  400a48:	2600      	movs	r6, #0
  400a4a:	9602      	str	r6, [sp, #8]
  400a4c:	4b26      	ldr	r3, [pc, #152]	; (400ae8 <ADC_0_init+0xbc>)
  400a4e:	9301      	str	r3, [sp, #4]
  400a50:	2706      	movs	r7, #6
  400a52:	9700      	str	r7, [sp, #0]
  400a54:	230a      	movs	r3, #10
  400a56:	f105 0248 	add.w	r2, r5, #72	; 0x48
  400a5a:	4924      	ldr	r1, [pc, #144]	; (400aec <ADC_0_init+0xc0>)
  400a5c:	4620      	mov	r0, r4
  400a5e:	f8df 809c 	ldr.w	r8, [pc, #156]	; 400afc <ADC_0_init+0xd0>
  400a62:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  400a64:	2310      	movs	r3, #16
  400a66:	f105 0254 	add.w	r2, r5, #84	; 0x54
  400a6a:	4631      	mov	r1, r6
  400a6c:	4620      	mov	r0, r4
  400a6e:	4e20      	ldr	r6, [pc, #128]	; (400af0 <ADC_0_init+0xc4>)
  400a70:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  400a72:	2310      	movs	r3, #16
  400a74:	f105 0264 	add.w	r2, r5, #100	; 0x64
  400a78:	2102      	movs	r1, #2
  400a7a:	4620      	mov	r0, r4
  400a7c:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  400a7e:	2310      	movs	r3, #16
  400a80:	f105 0274 	add.w	r2, r5, #116	; 0x74
  400a84:	2105      	movs	r1, #5
  400a86:	4620      	mov	r0, r4
  400a88:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  400a8a:	2310      	movs	r3, #16
  400a8c:	f105 0284 	add.w	r2, r5, #132	; 0x84
  400a90:	4639      	mov	r1, r7
  400a92:	4620      	mov	r0, r4
  400a94:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  400a96:	2310      	movs	r3, #16
  400a98:	f105 0294 	add.w	r2, r5, #148	; 0x94
  400a9c:	2108      	movs	r1, #8
  400a9e:	4620      	mov	r0, r4
  400aa0:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  400aa2:	2310      	movs	r3, #16
  400aa4:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  400aa8:	210a      	movs	r1, #10
  400aaa:	4620      	mov	r0, r4
  400aac:	47b0      	blx	r6
  400aae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400ab2:	4b10      	ldr	r3, [pc, #64]	; (400af4 <ADC_0_init+0xc8>)
  400ab4:	601a      	str	r2, [r3, #0]
  400ab6:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400aba:	2208      	movs	r2, #8
  400abc:	601a      	str	r2, [r3, #0]
  400abe:	2204      	movs	r2, #4
  400ac0:	601a      	str	r2, [r3, #0]
  400ac2:	4a0d      	ldr	r2, [pc, #52]	; (400af8 <ADC_0_init+0xcc>)
  400ac4:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400ac8:	6011      	str	r1, [r2, #0]
  400aca:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400ace:	6011      	str	r1, [r2, #0]
  400ad0:	2201      	movs	r2, #1
  400ad2:	601a      	str	r2, [r3, #0]
}
  400ad4:	b004      	add	sp, #16
  400ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ada:	bf00      	nop
  400adc:	400e0600 	.word	0x400e0600
  400ae0:	20400264 	.word	0x20400264
  400ae4:	204005f0 	.word	0x204005f0
  400ae8:	2040061c 	.word	0x2040061c
  400aec:	4003c000 	.word	0x4003c000
  400af0:	0040102d 	.word	0x0040102d
  400af4:	400e1400 	.word	0x400e1400
  400af8:	400e0e00 	.word	0x400e0e00
  400afc:	00400f85 	.word	0x00400f85

00400b00 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = ~data;
}

static inline void hri_pio_clear_OSR_reg(const void *const hw, hri_pio_osr_reg_t mask)
{
	((Pio *)hw)->PIO_ODR = mask;
  400b00:	4b04      	ldr	r3, [pc, #16]	; (400b14 <EXTERNAL_IRQ_D_init+0x14>)
  400b02:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400b06:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = ~data;
}

static inline void hri_pio_clear_PUSR_reg(const void *const hw, hri_pio_pusr_reg_t mask)
{
	((Pio *)hw)->PIO_PUDR = mask;
  400b08:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = ~data;
}

static inline void hri_pio_clear_PPDSR_reg(const void *const hw, hri_pio_ppdsr_reg_t mask)
{
	((Pio *)hw)->PIO_PPDDR = mask;
  400b0a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400b0e:	601a      	str	r2, [r3, #0]
  400b10:	4770      	bx	lr
  400b12:	bf00      	nop
  400b14:	400e1400 	.word	0x400e1400

00400b18 <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400b18:	4b06      	ldr	r3, [pc, #24]	; (400b34 <EXTERNAL_IRQ_A_init+0x1c>)
  400b1a:	2204      	movs	r2, #4
  400b1c:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400b1e:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400b20:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400b24:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  400b26:	2220      	movs	r2, #32
  400b28:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400b2a:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400b2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400b30:	601a      	str	r2, [r3, #0]
  400b32:	4770      	bx	lr
  400b34:	400e0e00 	.word	0x400e0e00

00400b38 <EXTERNAL_IRQ_B_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400b38:	4b04      	ldr	r3, [pc, #16]	; (400b4c <EXTERNAL_IRQ_B_init+0x14>)
  400b3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400b3e:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400b40:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400b42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400b46:	601a      	str	r2, [r3, #0]
  400b48:	4770      	bx	lr
  400b4a:	bf00      	nop
  400b4c:	400e1000 	.word	0x400e1000

00400b50 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400b50:	4b16      	ldr	r3, [pc, #88]	; (400bac <PWM_0_PORT_init+0x5c>)
  400b52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b54:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  400b58:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400b5a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b5c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  400b60:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400b62:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400b66:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400b68:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b6a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  400b6e:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400b70:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b72:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  400b76:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400b78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b7c:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400b7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b80:	f022 0202 	bic.w	r2, r2, #2
  400b84:	671a      	str	r2, [r3, #112]	; 0x70
  400b86:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b88:	f022 0202 	bic.w	r2, r2, #2
  400b8c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400b8e:	2202      	movs	r2, #2
  400b90:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400b92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b94:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400b98:	671a      	str	r2, [r3, #112]	; 0x70
  400b9a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b9c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400ba0:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400ba2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400ba6:	605a      	str	r2, [r3, #4]
  400ba8:	4770      	bx	lr
  400baa:	bf00      	nop
  400bac:	400e0e00 	.word	0x400e0e00

00400bb0 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400bb0:	4b04      	ldr	r3, [pc, #16]	; (400bc4 <PWM_0_CLOCK_init+0x14>)
  400bb2:	699b      	ldr	r3, [r3, #24]
  400bb4:	2b00      	cmp	r3, #0
  400bb6:	db03      	blt.n	400bc0 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400bb8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400bbc:	4b01      	ldr	r3, [pc, #4]	; (400bc4 <PWM_0_CLOCK_init+0x14>)
  400bbe:	611a      	str	r2, [r3, #16]
  400bc0:	4770      	bx	lr
  400bc2:	bf00      	nop
  400bc4:	400e0600 	.word	0x400e0600

00400bc8 <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  400bc8:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  400bca:	4b06      	ldr	r3, [pc, #24]	; (400be4 <PWM_0_init+0x1c>)
  400bcc:	4798      	blx	r3
	PWM_0_PORT_init();
  400bce:	4b06      	ldr	r3, [pc, #24]	; (400be8 <PWM_0_init+0x20>)
  400bd0:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  400bd2:	4b06      	ldr	r3, [pc, #24]	; (400bec <PWM_0_init+0x24>)
  400bd4:	4798      	blx	r3
  400bd6:	4602      	mov	r2, r0
  400bd8:	4905      	ldr	r1, [pc, #20]	; (400bf0 <PWM_0_init+0x28>)
  400bda:	4806      	ldr	r0, [pc, #24]	; (400bf4 <PWM_0_init+0x2c>)
  400bdc:	4b06      	ldr	r3, [pc, #24]	; (400bf8 <PWM_0_init+0x30>)
  400bde:	4798      	blx	r3
  400be0:	bd08      	pop	{r3, pc}
  400be2:	bf00      	nop
  400be4:	00400bb1 	.word	0x00400bb1
  400be8:	00400b51 	.word	0x00400b51
  400bec:	00402201 	.word	0x00402201
  400bf0:	40020000 	.word	0x40020000
  400bf4:	20400508 	.word	0x20400508
  400bf8:	00401331 	.word	0x00401331

00400bfc <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400bfc:	4b0c      	ldr	r3, [pc, #48]	; (400c30 <PWM_1_PORT_init+0x34>)
  400bfe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  400c04:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400c06:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c08:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  400c0c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400c0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400c12:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400c14:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  400c18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c1a:	f042 0201 	orr.w	r2, r2, #1
  400c1e:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400c20:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c22:	f022 0201 	bic.w	r2, r2, #1
  400c26:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400c28:	2201      	movs	r2, #1
  400c2a:	605a      	str	r2, [r3, #4]
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	400e0e00 	.word	0x400e0e00

00400c34 <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400c34:	4b05      	ldr	r3, [pc, #20]	; (400c4c <PWM_1_CLOCK_init+0x18>)
  400c36:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400c3a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  400c3e:	d104      	bne.n	400c4a <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400c40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c44:	4b01      	ldr	r3, [pc, #4]	; (400c4c <PWM_1_CLOCK_init+0x18>)
  400c46:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400c4a:	4770      	bx	lr
  400c4c:	400e0600 	.word	0x400e0600

00400c50 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  400c50:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  400c52:	4b06      	ldr	r3, [pc, #24]	; (400c6c <PWM_1_init+0x1c>)
  400c54:	4798      	blx	r3
	PWM_1_PORT_init();
  400c56:	4b06      	ldr	r3, [pc, #24]	; (400c70 <PWM_1_init+0x20>)
  400c58:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  400c5a:	4b06      	ldr	r3, [pc, #24]	; (400c74 <PWM_1_init+0x24>)
  400c5c:	4798      	blx	r3
  400c5e:	4602      	mov	r2, r0
  400c60:	4905      	ldr	r1, [pc, #20]	; (400c78 <PWM_1_init+0x28>)
  400c62:	4806      	ldr	r0, [pc, #24]	; (400c7c <PWM_1_init+0x2c>)
  400c64:	4b06      	ldr	r3, [pc, #24]	; (400c80 <PWM_1_init+0x30>)
  400c66:	4798      	blx	r3
  400c68:	bd08      	pop	{r3, pc}
  400c6a:	bf00      	nop
  400c6c:	00400c35 	.word	0x00400c35
  400c70:	00400bfd 	.word	0x00400bfd
  400c74:	00402201 	.word	0x00402201
  400c78:	4005c000 	.word	0x4005c000
  400c7c:	204006ac 	.word	0x204006ac
  400c80:	00401331 	.word	0x00401331

00400c84 <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400c84:	4b06      	ldr	r3, [pc, #24]	; (400ca0 <ENCODER_A_PORT_init+0x1c>)
  400c86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400c88:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400c8c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400c8e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400c90:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  400c94:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400c96:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c9a:	605a      	str	r2, [r3, #4]
  400c9c:	4770      	bx	lr
  400c9e:	bf00      	nop
  400ca0:	400e0e00 	.word	0x400e0e00

00400ca4 <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  400ca4:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400ca6:	4b09      	ldr	r3, [pc, #36]	; (400ccc <ENCODER_A_init+0x28>)
  400ca8:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400caa:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400cae:	d103      	bne.n	400cb8 <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400cb0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400cb4:	4b05      	ldr	r3, [pc, #20]	; (400ccc <ENCODER_A_init+0x28>)
  400cb6:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  400cb8:	4b05      	ldr	r3, [pc, #20]	; (400cd0 <ENCODER_A_init+0x2c>)
  400cba:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  400cbc:	4b05      	ldr	r3, [pc, #20]	; (400cd4 <ENCODER_A_init+0x30>)
  400cbe:	4798      	blx	r3
  400cc0:	4602      	mov	r2, r0
  400cc2:	4905      	ldr	r1, [pc, #20]	; (400cd8 <ENCODER_A_init+0x34>)
  400cc4:	4805      	ldr	r0, [pc, #20]	; (400cdc <ENCODER_A_init+0x38>)
  400cc6:	4b06      	ldr	r3, [pc, #24]	; (400ce0 <ENCODER_A_init+0x3c>)
  400cc8:	4798      	blx	r3
  400cca:	bd08      	pop	{r3, pc}
  400ccc:	400e0600 	.word	0x400e0600
  400cd0:	00400c85 	.word	0x00400c85
  400cd4:	004023d7 	.word	0x004023d7
  400cd8:	4000c000 	.word	0x4000c000
  400cdc:	204005d4 	.word	0x204005d4
  400ce0:	004014e1 	.word	0x004014e1

00400ce4 <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400ce4:	4b06      	ldr	r3, [pc, #24]	; (400d00 <ENCODER_B_PORT_init+0x1c>)
  400ce6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ce8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  400cec:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400cee:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400cf0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  400cf4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400cf6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400cfa:	605a      	str	r2, [r3, #4]
  400cfc:	4770      	bx	lr
  400cfe:	bf00      	nop
  400d00:	400e1400 	.word	0x400e1400

00400d04 <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  400d04:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400d06:	4b0a      	ldr	r3, [pc, #40]	; (400d30 <ENCODER_B_init+0x2c>)
  400d08:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400d0c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400d10:	d104      	bne.n	400d1c <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400d12:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400d16:	4b06      	ldr	r3, [pc, #24]	; (400d30 <ENCODER_B_init+0x2c>)
  400d18:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  400d1c:	4b05      	ldr	r3, [pc, #20]	; (400d34 <ENCODER_B_init+0x30>)
  400d1e:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  400d20:	4b05      	ldr	r3, [pc, #20]	; (400d38 <ENCODER_B_init+0x34>)
  400d22:	4798      	blx	r3
  400d24:	4602      	mov	r2, r0
  400d26:	4905      	ldr	r1, [pc, #20]	; (400d3c <ENCODER_B_init+0x38>)
  400d28:	4805      	ldr	r0, [pc, #20]	; (400d40 <ENCODER_B_init+0x3c>)
  400d2a:	4b06      	ldr	r3, [pc, #24]	; (400d44 <ENCODER_B_init+0x40>)
  400d2c:	4798      	blx	r3
  400d2e:	bd08      	pop	{r3, pc}
  400d30:	400e0600 	.word	0x400e0600
  400d34:	00400ce5 	.word	0x00400ce5
  400d38:	004023d7 	.word	0x004023d7
  400d3c:	40054000 	.word	0x40054000
  400d40:	20400524 	.word	0x20400524
  400d44:	004014e1 	.word	0x004014e1

00400d48 <delay_driver_init>:
}

void delay_driver_init(void)
{
  400d48:	b508      	push	{r3, lr}
	delay_init(SysTick);
  400d4a:	4802      	ldr	r0, [pc, #8]	; (400d54 <delay_driver_init+0xc>)
  400d4c:	4b02      	ldr	r3, [pc, #8]	; (400d58 <delay_driver_init+0x10>)
  400d4e:	4798      	blx	r3
  400d50:	bd08      	pop	{r3, pc}
  400d52:	bf00      	nop
  400d54:	e000e010 	.word	0xe000e010
  400d58:	00401141 	.word	0x00401141

00400d5c <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400d5c:	4b0f      	ldr	r3, [pc, #60]	; (400d9c <EDBG_COM_PORT_init+0x40>)
  400d5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d60:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400d64:	671a      	str	r2, [r3, #112]	; 0x70
  400d66:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d68:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400d6c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d6e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400d72:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  400d74:	4a0a      	ldr	r2, [pc, #40]	; (400da0 <EDBG_COM_PORT_init+0x44>)
  400d76:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400d7a:	f043 0310 	orr.w	r3, r3, #16
  400d7e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400d82:	4b08      	ldr	r3, [pc, #32]	; (400da4 <EDBG_COM_PORT_init+0x48>)
  400d84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400d86:	f042 0210 	orr.w	r2, r2, #16
  400d8a:	671a      	str	r2, [r3, #112]	; 0x70
  400d8c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400d8e:	f042 0210 	orr.w	r2, r2, #16
  400d92:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400d94:	2210      	movs	r2, #16
  400d96:	605a      	str	r2, [r3, #4]
  400d98:	4770      	bx	lr
  400d9a:	bf00      	nop
  400d9c:	400e0e00 	.word	0x400e0e00
  400da0:	40088000 	.word	0x40088000
  400da4:	400e1000 	.word	0x400e1000

00400da8 <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400da8:	4b04      	ldr	r3, [pc, #16]	; (400dbc <EDBG_COM_CLOCK_init+0x14>)
  400daa:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400dac:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400db0:	d103      	bne.n	400dba <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400db2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400db6:	4b01      	ldr	r3, [pc, #4]	; (400dbc <EDBG_COM_CLOCK_init+0x14>)
  400db8:	611a      	str	r2, [r3, #16]
  400dba:	4770      	bx	lr
  400dbc:	400e0600 	.word	0x400e0600

00400dc0 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  400dc0:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  400dc2:	4b06      	ldr	r3, [pc, #24]	; (400ddc <EDBG_COM_init+0x1c>)
  400dc4:	4798      	blx	r3
	EDBG_COM_PORT_init();
  400dc6:	4b06      	ldr	r3, [pc, #24]	; (400de0 <EDBG_COM_init+0x20>)
  400dc8:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  400dca:	4b06      	ldr	r3, [pc, #24]	; (400de4 <EDBG_COM_init+0x24>)
  400dcc:	4798      	blx	r3
  400dce:	4602      	mov	r2, r0
  400dd0:	4905      	ldr	r1, [pc, #20]	; (400de8 <EDBG_COM_init+0x28>)
  400dd2:	4806      	ldr	r0, [pc, #24]	; (400dec <EDBG_COM_init+0x2c>)
  400dd4:	4b06      	ldr	r3, [pc, #24]	; (400df0 <EDBG_COM_init+0x30>)
  400dd6:	4798      	blx	r3
  400dd8:	bd08      	pop	{r3, pc}
  400dda:	bf00      	nop
  400ddc:	00400da9 	.word	0x00400da9
  400de0:	00400d5d 	.word	0x00400d5d
  400de4:	00402619 	.word	0x00402619
  400de8:	40028000 	.word	0x40028000
  400dec:	204005c8 	.word	0x204005c8
  400df0:	00401629 	.word	0x00401629

00400df4 <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  400df4:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  400df6:	4b37      	ldr	r3, [pc, #220]	; (400ed4 <system_init+0xe0>)
  400df8:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400dfa:	4b37      	ldr	r3, [pc, #220]	; (400ed8 <system_init+0xe4>)
  400dfc:	699b      	ldr	r3, [r3, #24]
  400dfe:	f413 6f80 	tst.w	r3, #1024	; 0x400
  400e02:	d103      	bne.n	400e0c <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400e04:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400e08:	4b33      	ldr	r3, [pc, #204]	; (400ed8 <system_init+0xe4>)
  400e0a:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400e0c:	4b32      	ldr	r3, [pc, #200]	; (400ed8 <system_init+0xe4>)
  400e0e:	699b      	ldr	r3, [r3, #24]
  400e10:	f413 6f00 	tst.w	r3, #2048	; 0x800
  400e14:	d103      	bne.n	400e1e <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400e16:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400e1a:	4b2f      	ldr	r3, [pc, #188]	; (400ed8 <system_init+0xe4>)
  400e1c:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400e1e:	4b2e      	ldr	r3, [pc, #184]	; (400ed8 <system_init+0xe4>)
  400e20:	699b      	ldr	r3, [r3, #24]
  400e22:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400e26:	d103      	bne.n	400e30 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400e28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400e2c:	4b2a      	ldr	r3, [pc, #168]	; (400ed8 <system_init+0xe4>)
  400e2e:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400e30:	4b29      	ldr	r3, [pc, #164]	; (400ed8 <system_init+0xe4>)
  400e32:	699b      	ldr	r3, [r3, #24]
  400e34:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400e38:	d103      	bne.n	400e42 <system_init+0x4e>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400e3a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400e3e:	4b26      	ldr	r3, [pc, #152]	; (400ed8 <system_init+0xe4>)
  400e40:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  400e42:	4a26      	ldr	r2, [pc, #152]	; (400edc <system_init+0xe8>)
  400e44:	6853      	ldr	r3, [r2, #4]
  400e46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400e4a:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  400e4c:	4b24      	ldr	r3, [pc, #144]	; (400ee0 <system_init+0xec>)
  400e4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400e52:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  400e54:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  400e58:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  400e5a:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e5c:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400e60:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e62:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400e64:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400e6a:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e6c:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400e6e:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e70:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400e74:	f44f 7080 	mov.w	r0, #256	; 0x100
  400e78:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e7a:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400e7c:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e7e:	f44f 7000 	mov.w	r0, #512	; 0x200
  400e82:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e84:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400e86:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e88:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400e8c:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e8e:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400e90:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e92:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e96:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e98:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400e9a:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400e9c:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400e9e:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400ea0:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  400ea2:	4b10      	ldr	r3, [pc, #64]	; (400ee4 <system_init+0xf0>)
  400ea4:	4798      	blx	r3
	ADC_1_init();
  400ea6:	4b10      	ldr	r3, [pc, #64]	; (400ee8 <system_init+0xf4>)
  400ea8:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  400eaa:	4b10      	ldr	r3, [pc, #64]	; (400eec <system_init+0xf8>)
  400eac:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  400eae:	4b10      	ldr	r3, [pc, #64]	; (400ef0 <system_init+0xfc>)
  400eb0:	4798      	blx	r3
	EXTERNAL_IRQ_B_init();
  400eb2:	4b10      	ldr	r3, [pc, #64]	; (400ef4 <system_init+0x100>)
  400eb4:	4798      	blx	r3

	PWM_0_init();
  400eb6:	4b10      	ldr	r3, [pc, #64]	; (400ef8 <system_init+0x104>)
  400eb8:	4798      	blx	r3

	PWM_1_init();
  400eba:	4b10      	ldr	r3, [pc, #64]	; (400efc <system_init+0x108>)
  400ebc:	4798      	blx	r3
	ENCODER_A_init();
  400ebe:	4b10      	ldr	r3, [pc, #64]	; (400f00 <system_init+0x10c>)
  400ec0:	4798      	blx	r3
	ENCODER_B_init();
  400ec2:	4b10      	ldr	r3, [pc, #64]	; (400f04 <system_init+0x110>)
  400ec4:	4798      	blx	r3

	delay_driver_init();
  400ec6:	4b10      	ldr	r3, [pc, #64]	; (400f08 <system_init+0x114>)
  400ec8:	4798      	blx	r3

	EDBG_COM_init();
  400eca:	4b10      	ldr	r3, [pc, #64]	; (400f0c <system_init+0x118>)
  400ecc:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  400ece:	4b10      	ldr	r3, [pc, #64]	; (400f10 <system_init+0x11c>)
  400ed0:	4798      	blx	r3
  400ed2:	bd08      	pop	{r3, pc}
  400ed4:	00401a69 	.word	0x00401a69
  400ed8:	400e0600 	.word	0x400e0600
  400edc:	400e1850 	.word	0x400e1850
  400ee0:	400e0e00 	.word	0x400e0e00
  400ee4:	00400a2d 	.word	0x00400a2d
  400ee8:	00400985 	.word	0x00400985
  400eec:	00400b01 	.word	0x00400b01
  400ef0:	00400b19 	.word	0x00400b19
  400ef4:	00400b39 	.word	0x00400b39
  400ef8:	00400bc9 	.word	0x00400bc9
  400efc:	00400c51 	.word	0x00400c51
  400f00:	00400ca5 	.word	0x00400ca5
  400f04:	00400d05 	.word	0x00400d05
  400f08:	00400d49 	.word	0x00400d49
  400f0c:	00400dc1 	.word	0x00400dc1
  400f10:	004011b9 	.word	0x004011b9

00400f14 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  400f14:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  400f16:	6983      	ldr	r3, [r0, #24]
  400f18:	b103      	cbz	r3, 400f1c <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  400f1a:	4798      	blx	r3
  400f1c:	bd08      	pop	{r3, pc}

00400f1e <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  400f1e:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  400f20:	69c3      	ldr	r3, [r0, #28]
  400f22:	b103      	cbz	r3, 400f26 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  400f24:	4798      	blx	r3
  400f26:	bd08      	pop	{r3, pc}

00400f28 <adc_async_channel_conversion_done>:
{
  400f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400f2c:	4605      	mov	r5, r0
  400f2e:	4688      	mov	r8, r1
  400f30:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  400f32:	6a03      	ldr	r3, [r0, #32]
  400f34:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  400f36:	6a87      	ldr	r7, [r0, #40]	; 0x28
  400f38:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400f3c:	00de      	lsls	r6, r3, #3
  400f3e:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  400f40:	f104 0a04 	add.w	sl, r4, #4
  400f44:	b2d1      	uxtb	r1, r2
  400f46:	4650      	mov	r0, sl
  400f48:	4b0c      	ldr	r3, [pc, #48]	; (400f7c <adc_async_channel_conversion_done+0x54>)
  400f4a:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  400f4c:	4628      	mov	r0, r5
  400f4e:	4b0c      	ldr	r3, [pc, #48]	; (400f80 <adc_async_channel_conversion_done+0x58>)
  400f50:	4798      	blx	r3
  400f52:	2801      	cmp	r0, #1
  400f54:	d907      	bls.n	400f66 <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  400f56:	ea4f 2119 	mov.w	r1, r9, lsr #8
  400f5a:	4650      	mov	r0, sl
  400f5c:	4b07      	ldr	r3, [pc, #28]	; (400f7c <adc_async_channel_conversion_done+0x54>)
  400f5e:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  400f60:	8aa3      	ldrh	r3, [r4, #20]
  400f62:	3301      	adds	r3, #1
  400f64:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  400f66:	8aa3      	ldrh	r3, [r4, #20]
  400f68:	3301      	adds	r3, #1
  400f6a:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  400f6c:	59bb      	ldr	r3, [r7, r6]
  400f6e:	b113      	cbz	r3, 400f76 <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  400f70:	4641      	mov	r1, r8
  400f72:	4628      	mov	r0, r5
  400f74:	4798      	blx	r3
  400f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400f7a:	bf00      	nop
  400f7c:	00401741 	.word	0x00401741
  400f80:	00401a51 	.word	0x00401a51

00400f84 <adc_async_init>:
{
  400f84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f88:	4616      	mov	r6, r2
  400f8a:	461c      	mov	r4, r3
  400f8c:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  400f90:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  400f92:	4607      	mov	r7, r0
  400f94:	4689      	mov	r9, r1
  400f96:	2800      	cmp	r0, #0
  400f98:	bf18      	it	ne
  400f9a:	2900      	cmpne	r1, #0
  400f9c:	d00b      	beq.n	400fb6 <adc_async_init+0x32>
  400f9e:	1c13      	adds	r3, r2, #0
  400fa0:	bf18      	it	ne
  400fa2:	2301      	movne	r3, #1
  400fa4:	f1b8 0f00 	cmp.w	r8, #0
  400fa8:	d017      	beq.n	400fda <adc_async_init+0x56>
  400faa:	b1b3      	cbz	r3, 400fda <adc_async_init+0x56>
  400fac:	b10d      	cbz	r5, 400fb2 <adc_async_init+0x2e>
  400fae:	2001      	movs	r0, #1
  400fb0:	e002      	b.n	400fb8 <adc_async_init+0x34>
  400fb2:	2000      	movs	r0, #0
  400fb4:	e000      	b.n	400fb8 <adc_async_init+0x34>
  400fb6:	2000      	movs	r0, #0
  400fb8:	f8df b068 	ldr.w	fp, [pc, #104]	; 401024 <adc_async_init+0xa0>
  400fbc:	223f      	movs	r2, #63	; 0x3f
  400fbe:	4659      	mov	r1, fp
  400fc0:	f8df a064 	ldr.w	sl, [pc, #100]	; 401028 <adc_async_init+0xa4>
  400fc4:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  400fc6:	1c60      	adds	r0, r4, #1
  400fc8:	2240      	movs	r2, #64	; 0x40
  400fca:	4659      	mov	r1, fp
  400fcc:	4580      	cmp	r8, r0
  400fce:	bfcc      	ite	gt
  400fd0:	2000      	movgt	r0, #0
  400fd2:	2001      	movle	r0, #1
  400fd4:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  400fd6:	2300      	movs	r3, #0
  400fd8:	e005      	b.n	400fe6 <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  400fda:	2000      	movs	r0, #0
  400fdc:	e7ec      	b.n	400fb8 <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  400fde:	22ff      	movs	r2, #255	; 0xff
  400fe0:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  400fe2:	3301      	adds	r3, #1
  400fe4:	b2db      	uxtb	r3, r3
  400fe6:	42a3      	cmp	r3, r4
  400fe8:	d9f9      	bls.n	400fde <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  400fea:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  400fec:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  400ff0:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  400ff4:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  400ff6:	4649      	mov	r1, r9
  400ff8:	4638      	mov	r0, r7
  400ffa:	4b06      	ldr	r3, [pc, #24]	; (401014 <adc_async_init+0x90>)
  400ffc:	4798      	blx	r3
	if (init_status) {
  400ffe:	4603      	mov	r3, r0
  401000:	b928      	cbnz	r0, 40100e <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  401002:	4a05      	ldr	r2, [pc, #20]	; (401018 <adc_async_init+0x94>)
  401004:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  401006:	4a05      	ldr	r2, [pc, #20]	; (40101c <adc_async_init+0x98>)
  401008:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  40100a:	4a05      	ldr	r2, [pc, #20]	; (401020 <adc_async_init+0x9c>)
  40100c:	607a      	str	r2, [r7, #4]
}
  40100e:	4618      	mov	r0, r3
  401010:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401014:	00401991 	.word	0x00401991
  401018:	00400f29 	.word	0x00400f29
  40101c:	00400f15 	.word	0x00400f15
  401020:	00400f1f 	.word	0x00400f1f
  401024:	00405c28 	.word	0x00405c28
  401028:	0040169d 	.word	0x0040169d

0040102c <adc_async_register_channel_buffer>:
{
  40102c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401030:	460e      	mov	r6, r1
  401032:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401034:	4605      	mov	r5, r0
  401036:	4690      	mov	r8, r2
  401038:	2800      	cmp	r0, #0
  40103a:	bf18      	it	ne
  40103c:	2a00      	cmpne	r2, #0
  40103e:	d002      	beq.n	401046 <adc_async_register_channel_buffer+0x1a>
  401040:	b9c3      	cbnz	r3, 401074 <adc_async_register_channel_buffer+0x48>
  401042:	2000      	movs	r0, #0
  401044:	e000      	b.n	401048 <adc_async_register_channel_buffer+0x1c>
  401046:	2000      	movs	r0, #0
  401048:	f8df 9094 	ldr.w	r9, [pc, #148]	; 4010e0 <adc_async_register_channel_buffer+0xb4>
  40104c:	2266      	movs	r2, #102	; 0x66
  40104e:	4649      	mov	r1, r9
  401050:	4c21      	ldr	r4, [pc, #132]	; (4010d8 <adc_async_register_channel_buffer+0xac>)
  401052:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  401054:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  401058:	2267      	movs	r2, #103	; 0x67
  40105a:	4649      	mov	r1, r9
  40105c:	42b0      	cmp	r0, r6
  40105e:	bf34      	ite	cc
  401060:	2000      	movcc	r0, #0
  401062:	2001      	movcs	r0, #1
  401064:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  401066:	6a29      	ldr	r1, [r5, #32]
  401068:	5d8b      	ldrb	r3, [r1, r6]
  40106a:	2bff      	cmp	r3, #255	; 0xff
  40106c:	d12b      	bne.n	4010c6 <adc_async_register_channel_buffer+0x9a>
  40106e:	2400      	movs	r4, #0
  401070:	4623      	mov	r3, r4
  401072:	e003      	b.n	40107c <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  401074:	2001      	movs	r0, #1
  401076:	e7e7      	b.n	401048 <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  401078:	3301      	adds	r3, #1
  40107a:	b2db      	uxtb	r3, r3
  40107c:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  401080:	4293      	cmp	r3, r2
  401082:	d805      	bhi.n	401090 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  401084:	5cca      	ldrb	r2, [r1, r3]
  401086:	2aff      	cmp	r2, #255	; 0xff
  401088:	d0f6      	beq.n	401078 <adc_async_register_channel_buffer+0x4c>
			index++;
  40108a:	3401      	adds	r4, #1
  40108c:	b2e4      	uxtb	r4, r4
  40108e:	e7f3      	b.n	401078 <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  401090:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  401094:	429c      	cmp	r4, r3
  401096:	d819      	bhi.n	4010cc <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  401098:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  40109a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  40109e:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  4010a2:	4448      	add	r0, r9
  4010a4:	463a      	mov	r2, r7
  4010a6:	4641      	mov	r1, r8
  4010a8:	3004      	adds	r0, #4
  4010aa:	4b0c      	ldr	r3, [pc, #48]	; (4010dc <adc_async_register_channel_buffer+0xb0>)
  4010ac:	4798      	blx	r3
  4010ae:	4602      	mov	r2, r0
  4010b0:	b978      	cbnz	r0, 4010d2 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  4010b2:	6a2b      	ldr	r3, [r5, #32]
  4010b4:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  4010b6:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4010b8:	4499      	add	r9, r3
  4010ba:	2300      	movs	r3, #0
  4010bc:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  4010c0:	4610      	mov	r0, r2
  4010c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  4010c6:	f06f 020c 	mvn.w	r2, #12
  4010ca:	e7f9      	b.n	4010c0 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  4010cc:	f06f 021b 	mvn.w	r2, #27
  4010d0:	e7f6      	b.n	4010c0 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  4010d2:	f06f 020c 	mvn.w	r2, #12
  4010d6:	e7f3      	b.n	4010c0 <adc_async_register_channel_buffer+0x94>
  4010d8:	0040169d 	.word	0x0040169d
  4010dc:	004016fd 	.word	0x004016fd
  4010e0:	00405c28 	.word	0x00405c28

004010e4 <adc_async_enable_channel>:
{
  4010e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4010e6:	460d      	mov	r5, r1
	ASSERT(descr);
  4010e8:	4f0b      	ldr	r7, [pc, #44]	; (401118 <adc_async_enable_channel+0x34>)
  4010ea:	4604      	mov	r4, r0
  4010ec:	2283      	movs	r2, #131	; 0x83
  4010ee:	4639      	mov	r1, r7
  4010f0:	3000      	adds	r0, #0
  4010f2:	bf18      	it	ne
  4010f4:	2001      	movne	r0, #1
  4010f6:	4e09      	ldr	r6, [pc, #36]	; (40111c <adc_async_enable_channel+0x38>)
  4010f8:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  4010fa:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  4010fe:	2284      	movs	r2, #132	; 0x84
  401100:	4639      	mov	r1, r7
  401102:	42a8      	cmp	r0, r5
  401104:	bf34      	ite	cc
  401106:	2000      	movcc	r0, #0
  401108:	2001      	movcs	r0, #1
  40110a:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  40110c:	4629      	mov	r1, r5
  40110e:	4620      	mov	r0, r4
  401110:	4b03      	ldr	r3, [pc, #12]	; (401120 <adc_async_enable_channel+0x3c>)
  401112:	4798      	blx	r3
}
  401114:	2000      	movs	r0, #0
  401116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401118:	00405c28 	.word	0x00405c28
  40111c:	0040169d 	.word	0x0040169d
  401120:	00401a45 	.word	0x00401a45

00401124 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401124:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  401128:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40112a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  40112c:	f3bf 8f5f 	dmb	sy
  401130:	4770      	bx	lr

00401132 <atomic_leave_critical>:
  401132:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  401136:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  401138:	f383 8810 	msr	PRIMASK, r3
  40113c:	4770      	bx	lr
	...

00401140 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  401140:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  401142:	4b02      	ldr	r3, [pc, #8]	; (40114c <delay_init+0xc>)
  401144:	6018      	str	r0, [r3, #0]
  401146:	4b02      	ldr	r3, [pc, #8]	; (401150 <delay_init+0x10>)
  401148:	4798      	blx	r3
  40114a:	bd08      	pop	{r3, pc}
  40114c:	20400318 	.word	0x20400318
  401150:	00402219 	.word	0x00402219

00401154 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  401154:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  401156:	4b04      	ldr	r3, [pc, #16]	; (401168 <delay_ms+0x14>)
  401158:	681c      	ldr	r4, [r3, #0]
  40115a:	4b04      	ldr	r3, [pc, #16]	; (40116c <delay_ms+0x18>)
  40115c:	4798      	blx	r3
  40115e:	4601      	mov	r1, r0
  401160:	4620      	mov	r0, r4
  401162:	4b03      	ldr	r3, [pc, #12]	; (401170 <delay_ms+0x1c>)
  401164:	4798      	blx	r3
  401166:	bd10      	pop	{r4, pc}
  401168:	20400318 	.word	0x20400318
  40116c:	00401a55 	.word	0x00401a55
  401170:	00402225 	.word	0x00402225

00401174 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  401174:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  401176:	2504      	movs	r5, #4
  401178:	2400      	movs	r4, #0

	while (upper >= lower) {
  40117a:	e007      	b.n	40118c <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  40117c:	4a0d      	ldr	r2, [pc, #52]	; (4011b4 <process_ext_irq+0x40>)
  40117e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  401182:	b1b3      	cbz	r3, 4011b2 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  401184:	4798      	blx	r3
  401186:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  401188:	3a01      	subs	r2, #1
  40118a:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  40118c:	42ac      	cmp	r4, r5
  40118e:	d810      	bhi.n	4011b2 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  401190:	192b      	adds	r3, r5, r4
  401192:	105b      	asrs	r3, r3, #1
  401194:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  401196:	2a03      	cmp	r2, #3
  401198:	d80b      	bhi.n	4011b2 <process_ext_irq+0x3e>
  40119a:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  40119c:	4905      	ldr	r1, [pc, #20]	; (4011b4 <process_ext_irq+0x40>)
  40119e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  4011a2:	6849      	ldr	r1, [r1, #4]
  4011a4:	4281      	cmp	r1, r0
  4011a6:	d0e9      	beq.n	40117c <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  4011a8:	4281      	cmp	r1, r0
  4011aa:	d2ed      	bcs.n	401188 <process_ext_irq+0x14>
			lower = middle + 1;
  4011ac:	3201      	adds	r2, #1
  4011ae:	b2d4      	uxtb	r4, r2
  4011b0:	e7ec      	b.n	40118c <process_ext_irq+0x18>
  4011b2:	bd38      	pop	{r3, r4, r5, pc}
  4011b4:	2040031c 	.word	0x2040031c

004011b8 <ext_irq_init>:
{
  4011b8:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4011ba:	2300      	movs	r3, #0
  4011bc:	e00a      	b.n	4011d4 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  4011be:	4a08      	ldr	r2, [pc, #32]	; (4011e0 <ext_irq_init+0x28>)
  4011c0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  4011c4:	f04f 30ff 	mov.w	r0, #4294967295
  4011c8:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  4011ca:	2100      	movs	r1, #0
  4011cc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  4011d0:	3301      	adds	r3, #1
  4011d2:	b29b      	uxth	r3, r3
  4011d4:	2b03      	cmp	r3, #3
  4011d6:	d9f2      	bls.n	4011be <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  4011d8:	4802      	ldr	r0, [pc, #8]	; (4011e4 <ext_irq_init+0x2c>)
  4011da:	4b03      	ldr	r3, [pc, #12]	; (4011e8 <ext_irq_init+0x30>)
  4011dc:	4798      	blx	r3
}
  4011de:	bd08      	pop	{r3, pc}
  4011e0:	2040031c 	.word	0x2040031c
  4011e4:	00401175 	.word	0x00401175
  4011e8:	00401dc5 	.word	0x00401dc5

004011ec <ext_irq_register>:
{
  4011ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011ee:	b083      	sub	sp, #12
  4011f0:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  4011f2:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  4011f4:	2b03      	cmp	r3, #3
  4011f6:	d80e      	bhi.n	401216 <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  4011f8:	4618      	mov	r0, r3
  4011fa:	4a2e      	ldr	r2, [pc, #184]	; (4012b4 <ext_irq_register+0xc8>)
  4011fc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  401200:	6852      	ldr	r2, [r2, #4]
  401202:	42aa      	cmp	r2, r5
  401204:	d002      	beq.n	40120c <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401206:	3301      	adds	r3, #1
  401208:	b2db      	uxtb	r3, r3
  40120a:	e7f3      	b.n	4011f4 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  40120c:	4b29      	ldr	r3, [pc, #164]	; (4012b4 <ext_irq_register+0xc8>)
  40120e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  401212:	2701      	movs	r7, #1
			break;
  401214:	e000      	b.n	401218 <ext_irq_register+0x2c>
	bool    found = false;
  401216:	2700      	movs	r7, #0
	if (NULL == cb) {
  401218:	b159      	cbz	r1, 401232 <ext_irq_register+0x46>
	if (!found) {
  40121a:	2f00      	cmp	r7, #0
  40121c:	d13d      	bne.n	40129a <ext_irq_register+0xae>
  40121e:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401220:	2e03      	cmp	r6, #3
  401222:	d813      	bhi.n	40124c <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  401224:	4b23      	ldr	r3, [pc, #140]	; (4012b4 <ext_irq_register+0xc8>)
  401226:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  40122a:	b143      	cbz	r3, 40123e <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  40122c:	3601      	adds	r6, #1
  40122e:	b2f6      	uxtb	r6, r6
  401230:	e7f6      	b.n	401220 <ext_irq_register+0x34>
		if (!found) {
  401232:	2f00      	cmp	r7, #0
  401234:	d038      	beq.n	4012a8 <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  401236:	4628      	mov	r0, r5
  401238:	4b1f      	ldr	r3, [pc, #124]	; (4012b8 <ext_irq_register+0xcc>)
  40123a:	4798      	blx	r3
  40123c:	e032      	b.n	4012a4 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  40123e:	4b1d      	ldr	r3, [pc, #116]	; (4012b4 <ext_irq_register+0xc8>)
  401240:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  401244:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  401248:	605d      	str	r5, [r3, #4]
				found           = true;
  40124a:	2701      	movs	r7, #1
  40124c:	2300      	movs	r3, #0
  40124e:	e001      	b.n	401254 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  401250:	3301      	adds	r3, #1
  401252:	b2db      	uxtb	r3, r3
  401254:	2b03      	cmp	r3, #3
  401256:	bf98      	it	ls
  401258:	2e03      	cmpls	r6, #3
  40125a:	d81e      	bhi.n	40129a <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  40125c:	46b6      	mov	lr, r6
  40125e:	4a15      	ldr	r2, [pc, #84]	; (4012b4 <ext_irq_register+0xc8>)
  401260:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  401264:	6848      	ldr	r0, [r1, #4]
  401266:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  40126a:	6852      	ldr	r2, [r2, #4]
  40126c:	4290      	cmp	r0, r2
  40126e:	d2ef      	bcs.n	401250 <ext_irq_register+0x64>
  401270:	f1b2 3fff 	cmp.w	r2, #4294967295
  401274:	d0ec      	beq.n	401250 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  401276:	4c0f      	ldr	r4, [pc, #60]	; (4012b4 <ext_irq_register+0xc8>)
  401278:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  40127c:	e892 0003 	ldmia.w	r2, {r0, r1}
  401280:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  401284:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  401288:	e894 0003 	ldmia.w	r4, {r0, r1}
  40128c:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  401290:	e89d 0003 	ldmia.w	sp, {r0, r1}
  401294:	e884 0003 	stmia.w	r4, {r0, r1}
  401298:	e7da      	b.n	401250 <ext_irq_register+0x64>
	if (!found) {
  40129a:	b147      	cbz	r7, 4012ae <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  40129c:	2101      	movs	r1, #1
  40129e:	4628      	mov	r0, r5
  4012a0:	4b05      	ldr	r3, [pc, #20]	; (4012b8 <ext_irq_register+0xcc>)
  4012a2:	4798      	blx	r3
}
  4012a4:	b003      	add	sp, #12
  4012a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  4012a8:	f06f 000c 	mvn.w	r0, #12
  4012ac:	e7fa      	b.n	4012a4 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  4012ae:	f06f 000c 	mvn.w	r0, #12
  4012b2:	e7f7      	b.n	4012a4 <ext_irq_register+0xb8>
  4012b4:	2040031c 	.word	0x2040031c
  4012b8:	00401df5 	.word	0x00401df5

004012bc <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  4012bc:	b570      	push	{r4, r5, r6, lr}
  4012be:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4012c0:	4604      	mov	r4, r0
  4012c2:	460d      	mov	r5, r1
  4012c4:	2800      	cmp	r0, #0
  4012c6:	bf18      	it	ne
  4012c8:	2900      	cmpne	r1, #0
  4012ca:	bf14      	ite	ne
  4012cc:	2001      	movne	r0, #1
  4012ce:	2000      	moveq	r0, #0
  4012d0:	2234      	movs	r2, #52	; 0x34
  4012d2:	4904      	ldr	r1, [pc, #16]	; (4012e4 <io_write+0x28>)
  4012d4:	4b04      	ldr	r3, [pc, #16]	; (4012e8 <io_write+0x2c>)
  4012d6:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  4012d8:	6823      	ldr	r3, [r4, #0]
  4012da:	4632      	mov	r2, r6
  4012dc:	4629      	mov	r1, r5
  4012de:	4620      	mov	r0, r4
  4012e0:	4798      	blx	r3
}
  4012e2:	bd70      	pop	{r4, r5, r6, pc}
  4012e4:	00405c44 	.word	0x00405c44
  4012e8:	0040169d 	.word	0x0040169d

004012ec <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4012ec:	b570      	push	{r4, r5, r6, lr}
  4012ee:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4012f0:	4604      	mov	r4, r0
  4012f2:	460d      	mov	r5, r1
  4012f4:	2800      	cmp	r0, #0
  4012f6:	bf18      	it	ne
  4012f8:	2900      	cmpne	r1, #0
  4012fa:	bf14      	ite	ne
  4012fc:	2001      	movne	r0, #1
  4012fe:	2000      	moveq	r0, #0
  401300:	223d      	movs	r2, #61	; 0x3d
  401302:	4904      	ldr	r1, [pc, #16]	; (401314 <io_read+0x28>)
  401304:	4b04      	ldr	r3, [pc, #16]	; (401318 <io_read+0x2c>)
  401306:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  401308:	6863      	ldr	r3, [r4, #4]
  40130a:	4632      	mov	r2, r6
  40130c:	4629      	mov	r1, r5
  40130e:	4620      	mov	r0, r4
  401310:	4798      	blx	r3
}
  401312:	bd70      	pop	{r4, r5, r6, pc}
  401314:	00405c44 	.word	0x00405c44
  401318:	0040169d 	.word	0x0040169d

0040131c <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  40131c:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  40131e:	6943      	ldr	r3, [r0, #20]
  401320:	b103      	cbz	r3, 401324 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  401322:	4798      	blx	r3
  401324:	bd08      	pop	{r3, pc}

00401326 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  401326:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  401328:	6983      	ldr	r3, [r0, #24]
  40132a:	b103      	cbz	r3, 40132e <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  40132c:	4798      	blx	r3
  40132e:	bd08      	pop	{r3, pc}

00401330 <pwm_init>:
{
  401330:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401332:	4604      	mov	r4, r0
  401334:	460d      	mov	r5, r1
  401336:	2800      	cmp	r0, #0
  401338:	bf18      	it	ne
  40133a:	2900      	cmpne	r1, #0
  40133c:	bf14      	ite	ne
  40133e:	2001      	movne	r0, #1
  401340:	2000      	moveq	r0, #0
  401342:	2233      	movs	r2, #51	; 0x33
  401344:	4906      	ldr	r1, [pc, #24]	; (401360 <pwm_init+0x30>)
  401346:	4b07      	ldr	r3, [pc, #28]	; (401364 <pwm_init+0x34>)
  401348:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  40134a:	4629      	mov	r1, r5
  40134c:	4620      	mov	r0, r4
  40134e:	4b06      	ldr	r3, [pc, #24]	; (401368 <pwm_init+0x38>)
  401350:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  401352:	4b06      	ldr	r3, [pc, #24]	; (40136c <pwm_init+0x3c>)
  401354:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  401356:	4b06      	ldr	r3, [pc, #24]	; (401370 <pwm_init+0x40>)
  401358:	6063      	str	r3, [r4, #4]
}
  40135a:	2000      	movs	r0, #0
  40135c:	bd38      	pop	{r3, r4, r5, pc}
  40135e:	bf00      	nop
  401360:	00405c58 	.word	0x00405c58
  401364:	0040169d 	.word	0x0040169d
  401368:	00401f95 	.word	0x00401f95
  40136c:	0040131d 	.word	0x0040131d
  401370:	00401327 	.word	0x00401327

00401374 <pwm_enable>:
{
  401374:	b510      	push	{r4, lr}
	ASSERT(descr);
  401376:	4604      	mov	r4, r0
  401378:	224a      	movs	r2, #74	; 0x4a
  40137a:	4909      	ldr	r1, [pc, #36]	; (4013a0 <pwm_enable+0x2c>)
  40137c:	3000      	adds	r0, #0
  40137e:	bf18      	it	ne
  401380:	2001      	movne	r0, #1
  401382:	4b08      	ldr	r3, [pc, #32]	; (4013a4 <pwm_enable+0x30>)
  401384:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  401386:	4620      	mov	r0, r4
  401388:	4b07      	ldr	r3, [pc, #28]	; (4013a8 <pwm_enable+0x34>)
  40138a:	4798      	blx	r3
  40138c:	b920      	cbnz	r0, 401398 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  40138e:	4620      	mov	r0, r4
  401390:	4b06      	ldr	r3, [pc, #24]	; (4013ac <pwm_enable+0x38>)
  401392:	4798      	blx	r3
	return ERR_NONE;
  401394:	2000      	movs	r0, #0
  401396:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401398:	f06f 0010 	mvn.w	r0, #16
}
  40139c:	bd10      	pop	{r4, pc}
  40139e:	bf00      	nop
  4013a0:	00405c58 	.word	0x00405c58
  4013a4:	0040169d 	.word	0x0040169d
  4013a8:	00402171 	.word	0x00402171
  4013ac:	004020cd 	.word	0x004020cd

004013b0 <pwm_register_callback>:
{
  4013b0:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  4013b2:	460d      	mov	r5, r1
  4013b4:	b121      	cbz	r1, 4013c0 <pwm_register_callback+0x10>
  4013b6:	2901      	cmp	r1, #1
  4013b8:	d015      	beq.n	4013e6 <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  4013ba:	f06f 000c 	mvn.w	r0, #12
}
  4013be:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  4013c0:	6142      	str	r2, [r0, #20]
  4013c2:	4616      	mov	r6, r2
  4013c4:	4604      	mov	r4, r0
	ASSERT(descr);
  4013c6:	2272      	movs	r2, #114	; 0x72
  4013c8:	4908      	ldr	r1, [pc, #32]	; (4013ec <pwm_register_callback+0x3c>)
  4013ca:	3000      	adds	r0, #0
  4013cc:	bf18      	it	ne
  4013ce:	2001      	movne	r0, #1
  4013d0:	4b07      	ldr	r3, [pc, #28]	; (4013f0 <pwm_register_callback+0x40>)
  4013d2:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  4013d4:	1c32      	adds	r2, r6, #0
  4013d6:	bf18      	it	ne
  4013d8:	2201      	movne	r2, #1
  4013da:	4629      	mov	r1, r5
  4013dc:	4620      	mov	r0, r4
  4013de:	4b05      	ldr	r3, [pc, #20]	; (4013f4 <pwm_register_callback+0x44>)
  4013e0:	4798      	blx	r3
	return ERR_NONE;
  4013e2:	2000      	movs	r0, #0
  4013e4:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  4013e6:	6182      	str	r2, [r0, #24]
		break;
  4013e8:	e7eb      	b.n	4013c2 <pwm_register_callback+0x12>
  4013ea:	bf00      	nop
  4013ec:	00405c58 	.word	0x00405c58
  4013f0:	0040169d 	.word	0x0040169d
  4013f4:	004021a1 	.word	0x004021a1

004013f8 <pwm_set_parameters>:
{
  4013f8:	b570      	push	{r4, r5, r6, lr}
  4013fa:	460d      	mov	r5, r1
  4013fc:	4616      	mov	r6, r2
	ASSERT(descr);
  4013fe:	4604      	mov	r4, r0
  401400:	227c      	movs	r2, #124	; 0x7c
  401402:	4906      	ldr	r1, [pc, #24]	; (40141c <pwm_set_parameters+0x24>)
  401404:	3000      	adds	r0, #0
  401406:	bf18      	it	ne
  401408:	2001      	movne	r0, #1
  40140a:	4b05      	ldr	r3, [pc, #20]	; (401420 <pwm_set_parameters+0x28>)
  40140c:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  40140e:	4632      	mov	r2, r6
  401410:	4629      	mov	r1, r5
  401412:	4620      	mov	r0, r4
  401414:	4b03      	ldr	r3, [pc, #12]	; (401424 <pwm_set_parameters+0x2c>)
  401416:	4798      	blx	r3
}
  401418:	2000      	movs	r0, #0
  40141a:	bd70      	pop	{r4, r5, r6, pc}
  40141c:	00405c58 	.word	0x00405c58
  401420:	0040169d 	.word	0x0040169d
  401424:	00402111 	.word	0x00402111

00401428 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  401428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  40142a:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  40142c:	b117      	cbz	r7, 401434 <timer_add_timer_task+0xc>
  40142e:	463c      	mov	r4, r7
  401430:	2600      	movs	r6, #0
  401432:	e00b      	b.n	40144c <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  401434:	4b0e      	ldr	r3, [pc, #56]	; (401470 <timer_add_timer_task+0x48>)
  401436:	4798      	blx	r3
		return;
  401438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  40143a:	68a5      	ldr	r5, [r4, #8]
  40143c:	442b      	add	r3, r5
  40143e:	1a9b      	subs	r3, r3, r2
  401440:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  401442:	688d      	ldr	r5, [r1, #8]
  401444:	42ab      	cmp	r3, r5
  401446:	d209      	bcs.n	40145c <timer_add_timer_task+0x34>
			break;
		prev = it;
  401448:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  40144a:	6824      	ldr	r4, [r4, #0]
  40144c:	b134      	cbz	r4, 40145c <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  40144e:	6863      	ldr	r3, [r4, #4]
  401450:	4293      	cmp	r3, r2
  401452:	d8f2      	bhi.n	40143a <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  401454:	68a5      	ldr	r5, [r4, #8]
  401456:	1a9b      	subs	r3, r3, r2
  401458:	442b      	add	r3, r5
  40145a:	e7f2      	b.n	401442 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  40145c:	42bc      	cmp	r4, r7
  40145e:	d003      	beq.n	401468 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  401460:	4630      	mov	r0, r6
  401462:	4b04      	ldr	r3, [pc, #16]	; (401474 <timer_add_timer_task+0x4c>)
  401464:	4798      	blx	r3
  401466:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  401468:	4b01      	ldr	r3, [pc, #4]	; (401470 <timer_add_timer_task+0x48>)
  40146a:	4798      	blx	r3
  40146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40146e:	bf00      	nop
  401470:	004016b9 	.word	0x004016b9
  401474:	004016e5 	.word	0x004016e5

00401478 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  401478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40147a:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  40147c:	6906      	ldr	r6, [r0, #16]
  40147e:	3601      	adds	r6, #1
  401480:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  401482:	7e03      	ldrb	r3, [r0, #24]
  401484:	f013 0f01 	tst.w	r3, #1
  401488:	d105      	bne.n	401496 <timer_process_counted+0x1e>
  40148a:	7e03      	ldrb	r3, [r0, #24]
  40148c:	f013 0f02 	tst.w	r3, #2
  401490:	d101      	bne.n	401496 <timer_process_counted+0x1e>
  401492:	4605      	mov	r5, r0
  401494:	e009      	b.n	4014aa <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  401496:	7e03      	ldrb	r3, [r0, #24]
  401498:	f043 0302 	orr.w	r3, r3, #2
  40149c:	7603      	strb	r3, [r0, #24]
		return;
  40149e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4014a0:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  4014a2:	68e3      	ldr	r3, [r4, #12]
  4014a4:	4620      	mov	r0, r4
  4014a6:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  4014a8:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  4014aa:	b19c      	cbz	r4, 4014d4 <timer_process_counted+0x5c>
  4014ac:	6863      	ldr	r3, [r4, #4]
  4014ae:	1af3      	subs	r3, r6, r3
  4014b0:	68a2      	ldr	r2, [r4, #8]
  4014b2:	4293      	cmp	r3, r2
  4014b4:	d30e      	bcc.n	4014d4 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  4014b6:	f105 0714 	add.w	r7, r5, #20
  4014ba:	4638      	mov	r0, r7
  4014bc:	4b06      	ldr	r3, [pc, #24]	; (4014d8 <timer_process_counted+0x60>)
  4014be:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  4014c0:	7c23      	ldrb	r3, [r4, #16]
  4014c2:	2b01      	cmp	r3, #1
  4014c4:	d1ec      	bne.n	4014a0 <timer_process_counted+0x28>
			tmp->time_label = time;
  4014c6:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  4014c8:	4632      	mov	r2, r6
  4014ca:	4621      	mov	r1, r4
  4014cc:	4638      	mov	r0, r7
  4014ce:	4b03      	ldr	r3, [pc, #12]	; (4014dc <timer_process_counted+0x64>)
  4014d0:	4798      	blx	r3
  4014d2:	e7e5      	b.n	4014a0 <timer_process_counted+0x28>
  4014d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4014d6:	bf00      	nop
  4014d8:	004016ed 	.word	0x004016ed
  4014dc:	00401429 	.word	0x00401429

004014e0 <timer_init>:
{
  4014e0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4014e2:	4604      	mov	r4, r0
  4014e4:	460d      	mov	r5, r1
  4014e6:	2800      	cmp	r0, #0
  4014e8:	bf18      	it	ne
  4014ea:	2900      	cmpne	r1, #0
  4014ec:	bf14      	ite	ne
  4014ee:	2001      	movne	r0, #1
  4014f0:	2000      	moveq	r0, #0
  4014f2:	223b      	movs	r2, #59	; 0x3b
  4014f4:	4905      	ldr	r1, [pc, #20]	; (40150c <timer_init+0x2c>)
  4014f6:	4b06      	ldr	r3, [pc, #24]	; (401510 <timer_init+0x30>)
  4014f8:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  4014fa:	4629      	mov	r1, r5
  4014fc:	4620      	mov	r0, r4
  4014fe:	4b05      	ldr	r3, [pc, #20]	; (401514 <timer_init+0x34>)
  401500:	4798      	blx	r3
	descr->time                           = 0;
  401502:	2000      	movs	r0, #0
  401504:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  401506:	4b04      	ldr	r3, [pc, #16]	; (401518 <timer_init+0x38>)
  401508:	6023      	str	r3, [r4, #0]
}
  40150a:	bd38      	pop	{r3, r4, r5, pc}
  40150c:	00405c70 	.word	0x00405c70
  401510:	0040169d 	.word	0x0040169d
  401514:	004022dd 	.word	0x004022dd
  401518:	00401479 	.word	0x00401479

0040151c <timer_start>:
{
  40151c:	b510      	push	{r4, lr}
	ASSERT(descr);
  40151e:	4604      	mov	r4, r0
  401520:	2253      	movs	r2, #83	; 0x53
  401522:	4909      	ldr	r1, [pc, #36]	; (401548 <timer_start+0x2c>)
  401524:	3000      	adds	r0, #0
  401526:	bf18      	it	ne
  401528:	2001      	movne	r0, #1
  40152a:	4b08      	ldr	r3, [pc, #32]	; (40154c <timer_start+0x30>)
  40152c:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  40152e:	4620      	mov	r0, r4
  401530:	4b07      	ldr	r3, [pc, #28]	; (401550 <timer_start+0x34>)
  401532:	4798      	blx	r3
  401534:	b920      	cbnz	r0, 401540 <timer_start+0x24>
	_timer_start(&descr->device);
  401536:	4620      	mov	r0, r4
  401538:	4b06      	ldr	r3, [pc, #24]	; (401554 <timer_start+0x38>)
  40153a:	4798      	blx	r3
	return ERR_NONE;
  40153c:	2000      	movs	r0, #0
  40153e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401540:	f06f 0010 	mvn.w	r0, #16
}
  401544:	bd10      	pop	{r4, pc}
  401546:	bf00      	nop
  401548:	00405c70 	.word	0x00405c70
  40154c:	0040169d 	.word	0x0040169d
  401550:	004023c5 	.word	0x004023c5
  401554:	004023b9 	.word	0x004023b9

00401558 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40155a:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  40155c:	4605      	mov	r5, r0
  40155e:	460f      	mov	r7, r1
  401560:	2800      	cmp	r0, #0
  401562:	bf18      	it	ne
  401564:	2900      	cmpne	r1, #0
  401566:	d002      	beq.n	40156e <usart_sync_write+0x16>
  401568:	bb0a      	cbnz	r2, 4015ae <usart_sync_write+0x56>
  40156a:	2000      	movs	r0, #0
  40156c:	e000      	b.n	401570 <usart_sync_write+0x18>
  40156e:	2000      	movs	r0, #0
  401570:	22f1      	movs	r2, #241	; 0xf1
  401572:	4910      	ldr	r1, [pc, #64]	; (4015b4 <usart_sync_write+0x5c>)
  401574:	4b10      	ldr	r3, [pc, #64]	; (4015b8 <usart_sync_write+0x60>)
  401576:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  401578:	f105 0408 	add.w	r4, r5, #8
  40157c:	4620      	mov	r0, r4
  40157e:	4b0f      	ldr	r3, [pc, #60]	; (4015bc <usart_sync_write+0x64>)
  401580:	4798      	blx	r3
  401582:	2800      	cmp	r0, #0
  401584:	d0f8      	beq.n	401578 <usart_sync_write+0x20>
  401586:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  401588:	5d79      	ldrb	r1, [r7, r5]
  40158a:	4620      	mov	r0, r4
  40158c:	4b0c      	ldr	r3, [pc, #48]	; (4015c0 <usart_sync_write+0x68>)
  40158e:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  401590:	4620      	mov	r0, r4
  401592:	4b0a      	ldr	r3, [pc, #40]	; (4015bc <usart_sync_write+0x64>)
  401594:	4798      	blx	r3
  401596:	2800      	cmp	r0, #0
  401598:	d0fa      	beq.n	401590 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  40159a:	3501      	adds	r5, #1
  40159c:	42b5      	cmp	r5, r6
  40159e:	d3f3      	bcc.n	401588 <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  4015a0:	4620      	mov	r0, r4
  4015a2:	4b08      	ldr	r3, [pc, #32]	; (4015c4 <usart_sync_write+0x6c>)
  4015a4:	4798      	blx	r3
  4015a6:	2800      	cmp	r0, #0
  4015a8:	d0fa      	beq.n	4015a0 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  4015aa:	4628      	mov	r0, r5
  4015ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  4015ae:	2001      	movs	r0, #1
  4015b0:	e7de      	b.n	401570 <usart_sync_write+0x18>
  4015b2:	bf00      	nop
  4015b4:	00405c88 	.word	0x00405c88
  4015b8:	0040169d 	.word	0x0040169d
  4015bc:	004025a1 	.word	0x004025a1
  4015c0:	00402559 	.word	0x00402559
  4015c4:	004025c9 	.word	0x004025c9

004015c8 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4015c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4015cc:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4015ce:	4605      	mov	r5, r0
  4015d0:	4688      	mov	r8, r1
  4015d2:	2800      	cmp	r0, #0
  4015d4:	bf18      	it	ne
  4015d6:	2900      	cmpne	r1, #0
  4015d8:	d002      	beq.n	4015e0 <usart_sync_read+0x18>
  4015da:	b9d2      	cbnz	r2, 401612 <usart_sync_read+0x4a>
  4015dc:	2000      	movs	r0, #0
  4015de:	e000      	b.n	4015e2 <usart_sync_read+0x1a>
  4015e0:	2000      	movs	r0, #0
  4015e2:	f44f 7286 	mov.w	r2, #268	; 0x10c
  4015e6:	490c      	ldr	r1, [pc, #48]	; (401618 <usart_sync_read+0x50>)
  4015e8:	4b0c      	ldr	r3, [pc, #48]	; (40161c <usart_sync_read+0x54>)
  4015ea:	4798      	blx	r3
	uint32_t                      offset = 0;
  4015ec:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  4015ee:	f105 0408 	add.w	r4, r5, #8
  4015f2:	4620      	mov	r0, r4
  4015f4:	4b0a      	ldr	r3, [pc, #40]	; (401620 <usart_sync_read+0x58>)
  4015f6:	4798      	blx	r3
  4015f8:	2800      	cmp	r0, #0
  4015fa:	d0f8      	beq.n	4015ee <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  4015fc:	4620      	mov	r0, r4
  4015fe:	4b09      	ldr	r3, [pc, #36]	; (401624 <usart_sync_read+0x5c>)
  401600:	4798      	blx	r3
  401602:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  401606:	3601      	adds	r6, #1
  401608:	42be      	cmp	r6, r7
  40160a:	d3f0      	bcc.n	4015ee <usart_sync_read+0x26>

	return (int32_t)offset;
}
  40160c:	4630      	mov	r0, r6
  40160e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  401612:	2001      	movs	r0, #1
  401614:	e7e5      	b.n	4015e2 <usart_sync_read+0x1a>
  401616:	bf00      	nop
  401618:	00405c88 	.word	0x00405c88
  40161c:	0040169d 	.word	0x0040169d
  401620:	004025f1 	.word	0x004025f1
  401624:	0040257d 	.word	0x0040257d

00401628 <usart_sync_init>:
{
  401628:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  40162a:	4604      	mov	r4, r0
  40162c:	460d      	mov	r5, r1
  40162e:	2800      	cmp	r0, #0
  401630:	bf18      	it	ne
  401632:	2900      	cmpne	r1, #0
  401634:	bf14      	ite	ne
  401636:	2001      	movne	r0, #1
  401638:	2000      	moveq	r0, #0
  40163a:	2234      	movs	r2, #52	; 0x34
  40163c:	4907      	ldr	r1, [pc, #28]	; (40165c <usart_sync_init+0x34>)
  40163e:	4b08      	ldr	r3, [pc, #32]	; (401660 <usart_sync_init+0x38>)
  401640:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  401642:	4629      	mov	r1, r5
  401644:	f104 0008 	add.w	r0, r4, #8
  401648:	4b06      	ldr	r3, [pc, #24]	; (401664 <usart_sync_init+0x3c>)
  40164a:	4798      	blx	r3
	if (init_status) {
  40164c:	4603      	mov	r3, r0
  40164e:	b918      	cbnz	r0, 401658 <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  401650:	4a05      	ldr	r2, [pc, #20]	; (401668 <usart_sync_init+0x40>)
  401652:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  401654:	4a05      	ldr	r2, [pc, #20]	; (40166c <usart_sync_init+0x44>)
  401656:	6022      	str	r2, [r4, #0]
}
  401658:	4618      	mov	r0, r3
  40165a:	bd38      	pop	{r3, r4, r5, pc}
  40165c:	00405c88 	.word	0x00405c88
  401660:	0040169d 	.word	0x0040169d
  401664:	004024ed 	.word	0x004024ed
  401668:	004015c9 	.word	0x004015c9
  40166c:	00401559 	.word	0x00401559

00401670 <usart_sync_enable>:
{
  401670:	b510      	push	{r4, lr}
	ASSERT(descr);
  401672:	4604      	mov	r4, r0
  401674:	2253      	movs	r2, #83	; 0x53
  401676:	4906      	ldr	r1, [pc, #24]	; (401690 <usart_sync_enable+0x20>)
  401678:	3000      	adds	r0, #0
  40167a:	bf18      	it	ne
  40167c:	2001      	movne	r0, #1
  40167e:	4b05      	ldr	r3, [pc, #20]	; (401694 <usart_sync_enable+0x24>)
  401680:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  401682:	f104 0008 	add.w	r0, r4, #8
  401686:	4b04      	ldr	r3, [pc, #16]	; (401698 <usart_sync_enable+0x28>)
  401688:	4798      	blx	r3
}
  40168a:	2000      	movs	r0, #0
  40168c:	bd10      	pop	{r4, pc}
  40168e:	bf00      	nop
  401690:	00405c88 	.word	0x00405c88
  401694:	0040169d 	.word	0x0040169d
  401698:	00402525 	.word	0x00402525

0040169c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  40169c:	b900      	cbnz	r0, 4016a0 <assert+0x4>
		__asm("BKPT #0");
  40169e:	be00      	bkpt	0x0000
  4016a0:	4770      	bx	lr

004016a2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  4016a2:	6803      	ldr	r3, [r0, #0]
  4016a4:	b11b      	cbz	r3, 4016ae <is_list_element+0xc>
		if (it == element) {
  4016a6:	428b      	cmp	r3, r1
  4016a8:	d003      	beq.n	4016b2 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  4016aa:	681b      	ldr	r3, [r3, #0]
  4016ac:	e7fa      	b.n	4016a4 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  4016ae:	2000      	movs	r0, #0
  4016b0:	4770      	bx	lr
			return true;
  4016b2:	2001      	movs	r0, #1
}
  4016b4:	4770      	bx	lr
	...

004016b8 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  4016b8:	b538      	push	{r3, r4, r5, lr}
  4016ba:	4604      	mov	r4, r0
  4016bc:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  4016be:	4b06      	ldr	r3, [pc, #24]	; (4016d8 <list_insert_as_head+0x20>)
  4016c0:	4798      	blx	r3
  4016c2:	f080 0001 	eor.w	r0, r0, #1
  4016c6:	2239      	movs	r2, #57	; 0x39
  4016c8:	4904      	ldr	r1, [pc, #16]	; (4016dc <list_insert_as_head+0x24>)
  4016ca:	b2c0      	uxtb	r0, r0
  4016cc:	4b04      	ldr	r3, [pc, #16]	; (4016e0 <list_insert_as_head+0x28>)
  4016ce:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  4016d0:	6823      	ldr	r3, [r4, #0]
  4016d2:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  4016d4:	6025      	str	r5, [r4, #0]
  4016d6:	bd38      	pop	{r3, r4, r5, pc}
  4016d8:	004016a3 	.word	0x004016a3
  4016dc:	00405ca4 	.word	0x00405ca4
  4016e0:	0040169d 	.word	0x0040169d

004016e4 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  4016e4:	6803      	ldr	r3, [r0, #0]
  4016e6:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  4016e8:	6001      	str	r1, [r0, #0]
  4016ea:	4770      	bx	lr

004016ec <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  4016ec:	6803      	ldr	r3, [r0, #0]
  4016ee:	b11b      	cbz	r3, 4016f8 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  4016f0:	681a      	ldr	r2, [r3, #0]
  4016f2:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  4016f4:	4618      	mov	r0, r3
  4016f6:	4770      	bx	lr
	}

	return NULL;
  4016f8:	2000      	movs	r0, #0
}
  4016fa:	4770      	bx	lr

004016fc <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  4016fc:	b570      	push	{r4, r5, r6, lr}
  4016fe:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  401700:	4604      	mov	r4, r0
  401702:	460e      	mov	r6, r1
  401704:	2800      	cmp	r0, #0
  401706:	bf18      	it	ne
  401708:	2900      	cmpne	r1, #0
  40170a:	d002      	beq.n	401712 <ringbuffer_init+0x16>
  40170c:	b97a      	cbnz	r2, 40172e <ringbuffer_init+0x32>
  40170e:	2000      	movs	r0, #0
  401710:	e000      	b.n	401714 <ringbuffer_init+0x18>
  401712:	2000      	movs	r0, #0
  401714:	2228      	movs	r2, #40	; 0x28
  401716:	4908      	ldr	r1, [pc, #32]	; (401738 <ringbuffer_init+0x3c>)
  401718:	4b08      	ldr	r3, [pc, #32]	; (40173c <ringbuffer_init+0x40>)
  40171a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  40171c:	1e6b      	subs	r3, r5, #1
  40171e:	421d      	tst	r5, r3
  401720:	d107      	bne.n	401732 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  401722:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  401724:	2000      	movs	r0, #0
  401726:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  401728:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  40172a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  40172c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  40172e:	2001      	movs	r0, #1
  401730:	e7f0      	b.n	401714 <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  401732:	f06f 000c 	mvn.w	r0, #12
}
  401736:	bd70      	pop	{r4, r5, r6, pc}
  401738:	00405cc4 	.word	0x00405cc4
  40173c:	0040169d 	.word	0x0040169d

00401740 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  401740:	b538      	push	{r3, r4, r5, lr}
  401742:	460d      	mov	r5, r1
	ASSERT(rb);
  401744:	4604      	mov	r4, r0
  401746:	2251      	movs	r2, #81	; 0x51
  401748:	490b      	ldr	r1, [pc, #44]	; (401778 <ringbuffer_put+0x38>)
  40174a:	3000      	adds	r0, #0
  40174c:	bf18      	it	ne
  40174e:	2001      	movne	r0, #1
  401750:	4b0a      	ldr	r3, [pc, #40]	; (40177c <ringbuffer_put+0x3c>)
  401752:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  401754:	6822      	ldr	r2, [r4, #0]
  401756:	68e3      	ldr	r3, [r4, #12]
  401758:	6861      	ldr	r1, [r4, #4]
  40175a:	400b      	ands	r3, r1
  40175c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  40175e:	68e3      	ldr	r3, [r4, #12]
  401760:	68a2      	ldr	r2, [r4, #8]
  401762:	1a9a      	subs	r2, r3, r2
  401764:	6861      	ldr	r1, [r4, #4]
  401766:	428a      	cmp	r2, r1
  401768:	d901      	bls.n	40176e <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  40176a:	1a59      	subs	r1, r3, r1
  40176c:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  40176e:	3301      	adds	r3, #1
  401770:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  401772:	2000      	movs	r0, #0
  401774:	bd38      	pop	{r3, r4, r5, pc}
  401776:	bf00      	nop
  401778:	00405cc4 	.word	0x00405cc4
  40177c:	0040169d 	.word	0x0040169d

00401780 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  401780:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  401782:	4a06      	ldr	r2, [pc, #24]	; (40179c <_sbrk+0x1c>)
  401784:	6812      	ldr	r2, [r2, #0]
  401786:	b122      	cbz	r2, 401792 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401788:	4a04      	ldr	r2, [pc, #16]	; (40179c <_sbrk+0x1c>)
  40178a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  40178c:	4403      	add	r3, r0
  40178e:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  401790:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401792:	4903      	ldr	r1, [pc, #12]	; (4017a0 <_sbrk+0x20>)
  401794:	4a01      	ldr	r2, [pc, #4]	; (40179c <_sbrk+0x1c>)
  401796:	6011      	str	r1, [r2, #0]
  401798:	e7f6      	b.n	401788 <_sbrk+0x8>
  40179a:	bf00      	nop
  40179c:	2040033c 	.word	0x2040033c
  4017a0:	20400cf8 	.word	0x20400cf8

004017a4 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  4017a4:	f04f 30ff 	mov.w	r0, #4294967295
  4017a8:	4770      	bx	lr

004017aa <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  4017aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4017ae:	604b      	str	r3, [r1, #4]

	return 0;
}
  4017b0:	2000      	movs	r0, #0
  4017b2:	4770      	bx	lr

004017b4 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  4017b4:	2001      	movs	r0, #1
  4017b6:	4770      	bx	lr

004017b8 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  4017b8:	2000      	movs	r0, #0
  4017ba:	4770      	bx	lr

004017bc <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  4017bc:	6943      	ldr	r3, [r0, #20]
  4017be:	4a07      	ldr	r2, [pc, #28]	; (4017dc <_afec_get_irq_num+0x20>)
  4017c0:	4293      	cmp	r3, r2
  4017c2:	d005      	beq.n	4017d0 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  4017c4:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  4017c8:	4293      	cmp	r3, r2
  4017ca:	d103      	bne.n	4017d4 <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  4017cc:	2028      	movs	r0, #40	; 0x28
  4017ce:	4770      	bx	lr
		return AFEC0_IRQn;
  4017d0:	201d      	movs	r0, #29
  4017d2:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  4017d4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4017d8:	4770      	bx	lr
  4017da:	bf00      	nop
  4017dc:	4003c000 	.word	0x4003c000

004017e0 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  4017e0:	4b06      	ldr	r3, [pc, #24]	; (4017fc <_afec_init_irq_param+0x1c>)
  4017e2:	4298      	cmp	r0, r3
  4017e4:	d003      	beq.n	4017ee <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  4017e6:	4b06      	ldr	r3, [pc, #24]	; (401800 <_afec_init_irq_param+0x20>)
  4017e8:	4298      	cmp	r0, r3
  4017ea:	d003      	beq.n	4017f4 <_afec_init_irq_param+0x14>
  4017ec:	4770      	bx	lr
		_afec0_dev = dev;
  4017ee:	4b05      	ldr	r3, [pc, #20]	; (401804 <_afec_init_irq_param+0x24>)
  4017f0:	6019      	str	r1, [r3, #0]
  4017f2:	e7f8      	b.n	4017e6 <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  4017f4:	4b03      	ldr	r3, [pc, #12]	; (401804 <_afec_init_irq_param+0x24>)
  4017f6:	6059      	str	r1, [r3, #4]
	}
}
  4017f8:	e7f8      	b.n	4017ec <_afec_init_irq_param+0xc>
  4017fa:	bf00      	nop
  4017fc:	4003c000 	.word	0x4003c000
  401800:	40064000 	.word	0x40064000
  401804:	20400340 	.word	0x20400340

00401808 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  401808:	2364      	movs	r3, #100	; 0x64
  40180a:	4a1d      	ldr	r2, [pc, #116]	; (401880 <_afec_init+0x78>)
  40180c:	fb03 2301 	mla	r3, r3, r1, r2
  401810:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  401812:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  401814:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  401816:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  401818:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  40181a:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  40181c:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  40181e:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  401820:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  401822:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  401824:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  401826:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  401828:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  40182a:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  40182c:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  40182e:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  401832:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  401834:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  401838:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  40183a:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  40183e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  401840:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  401844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  401846:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  40184a:	2200      	movs	r2, #0
  40184c:	2a0b      	cmp	r2, #11
  40184e:	d814      	bhi.n	40187a <_afec_init+0x72>
{
  401850:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  401852:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  401854:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  401858:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40185c:	4413      	add	r3, r2
  40185e:	330c      	adds	r3, #12
  401860:	4c07      	ldr	r4, [pc, #28]	; (401880 <_afec_init+0x78>)
  401862:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  401866:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  401868:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  40186a:	3201      	adds	r2, #1
  40186c:	b2d2      	uxtb	r2, r2
  40186e:	2a0b      	cmp	r2, #11
  401870:	d9ef      	bls.n	401852 <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  401872:	2000      	movs	r0, #0
  401874:	f85d 4b04 	ldr.w	r4, [sp], #4
  401878:	4770      	bx	lr
  40187a:	2000      	movs	r0, #0
  40187c:	4770      	bx	lr
  40187e:	bf00      	nop
  401880:	00405ce8 	.word	0x00405ce8

00401884 <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  401884:	b530      	push	{r4, r5, lr}
  401886:	b083      	sub	sp, #12
  401888:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  40188a:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  40188c:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  40188e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  401890:	400b      	ands	r3, r1
  401892:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  401894:	9b01      	ldr	r3, [sp, #4]
  401896:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  40189a:	d10e      	bne.n	4018ba <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  40189c:	9b01      	ldr	r3, [sp, #4]
  40189e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  4018a2:	d10e      	bne.n	4018c2 <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  4018a4:	9b01      	ldr	r3, [sp, #4]
  4018a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4018aa:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  4018ac:	9c01      	ldr	r4, [sp, #4]
  4018ae:	fab4 f484 	clz	r4, r4
  4018b2:	f1c4 0420 	rsb	r4, r4, #32
  4018b6:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4018b8:	e01f      	b.n	4018fa <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  4018ba:	6803      	ldr	r3, [r0, #0]
  4018bc:	2100      	movs	r1, #0
  4018be:	4798      	blx	r3
  4018c0:	e7ec      	b.n	40189c <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  4018c2:	686b      	ldr	r3, [r5, #4]
  4018c4:	2100      	movs	r1, #0
  4018c6:	4628      	mov	r0, r5
  4018c8:	4798      	blx	r3
  4018ca:	e7eb      	b.n	4018a4 <_afec_interrupt_handler+0x20>
		cnt--;
  4018cc:	3c01      	subs	r4, #1
  4018ce:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  4018d0:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  4018d2:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  4018d4:	68ab      	ldr	r3, [r5, #8]
  4018d6:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  4018d8:	6e92      	ldr	r2, [r2, #104]	; 0x68
  4018da:	b292      	uxth	r2, r2
  4018dc:	4621      	mov	r1, r4
  4018de:	4628      	mov	r0, r5
  4018e0:	4798      	blx	r3
		status &= ~(1 << cnt);
  4018e2:	2301      	movs	r3, #1
  4018e4:	40a3      	lsls	r3, r4
  4018e6:	9c01      	ldr	r4, [sp, #4]
  4018e8:	ea24 0403 	bic.w	r4, r4, r3
  4018ec:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  4018ee:	9c01      	ldr	r4, [sp, #4]
  4018f0:	fab4 f484 	clz	r4, r4
  4018f4:	f1c4 0420 	rsb	r4, r4, #32
  4018f8:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4018fa:	2c00      	cmp	r4, #0
  4018fc:	d1e6      	bne.n	4018cc <_afec_interrupt_handler+0x48>
	}
}
  4018fe:	b003      	add	sp, #12
  401900:	bd30      	pop	{r4, r5, pc}
	...

00401904 <_afec_get_hardware_index>:
{
  401904:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  401906:	4b09      	ldr	r3, [pc, #36]	; (40192c <_afec_get_hardware_index+0x28>)
  401908:	4298      	cmp	r0, r3
  40190a:	d00a      	beq.n	401922 <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  40190c:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  401910:	4298      	cmp	r0, r3
  401912:	d008      	beq.n	401926 <_afec_get_hardware_index+0x22>
	ASSERT(false);
  401914:	22a7      	movs	r2, #167	; 0xa7
  401916:	4906      	ldr	r1, [pc, #24]	; (401930 <_afec_get_hardware_index+0x2c>)
  401918:	2000      	movs	r0, #0
  40191a:	4b06      	ldr	r3, [pc, #24]	; (401934 <_afec_get_hardware_index+0x30>)
  40191c:	4798      	blx	r3
	return 0;
  40191e:	2000      	movs	r0, #0
  401920:	bd08      	pop	{r3, pc}
		return 0;
  401922:	2000      	movs	r0, #0
  401924:	bd08      	pop	{r3, pc}
		return 1;
  401926:	2001      	movs	r0, #1
}
  401928:	bd08      	pop	{r3, pc}
  40192a:	bf00      	nop
  40192c:	4003c000 	.word	0x4003c000
  401930:	00405db0 	.word	0x00405db0
  401934:	0040169d 	.word	0x0040169d

00401938 <_afec_get_regs>:
{
  401938:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  40193a:	4b09      	ldr	r3, [pc, #36]	; (401960 <_afec_get_regs+0x28>)
  40193c:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40193e:	2300      	movs	r3, #0
  401940:	2b01      	cmp	r3, #1
  401942:	d809      	bhi.n	401958 <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  401944:	2264      	movs	r2, #100	; 0x64
  401946:	fb02 f203 	mul.w	r2, r2, r3
  40194a:	4906      	ldr	r1, [pc, #24]	; (401964 <_afec_get_regs+0x2c>)
  40194c:	5c8a      	ldrb	r2, [r1, r2]
  40194e:	4290      	cmp	r0, r2
  401950:	d003      	beq.n	40195a <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401952:	3301      	adds	r3, #1
  401954:	b2db      	uxtb	r3, r3
  401956:	e7f3      	b.n	401940 <_afec_get_regs+0x8>
	return 0;
  401958:	2300      	movs	r3, #0
}
  40195a:	4618      	mov	r0, r3
  40195c:	bd08      	pop	{r3, pc}
  40195e:	bf00      	nop
  401960:	00401905 	.word	0x00401905
  401964:	00405ce8 	.word	0x00405ce8

00401968 <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  401968:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  40196a:	4b02      	ldr	r3, [pc, #8]	; (401974 <AFEC0_Handler+0xc>)
  40196c:	6818      	ldr	r0, [r3, #0]
  40196e:	4b02      	ldr	r3, [pc, #8]	; (401978 <AFEC0_Handler+0x10>)
  401970:	4798      	blx	r3
  401972:	bd08      	pop	{r3, pc}
  401974:	20400340 	.word	0x20400340
  401978:	00401885 	.word	0x00401885

0040197c <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  40197c:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  40197e:	4b02      	ldr	r3, [pc, #8]	; (401988 <AFEC1_Handler+0xc>)
  401980:	6858      	ldr	r0, [r3, #4]
  401982:	4b02      	ldr	r3, [pc, #8]	; (40198c <AFEC1_Handler+0x10>)
  401984:	4798      	blx	r3
  401986:	bd08      	pop	{r3, pc}
  401988:	20400340 	.word	0x20400340
  40198c:	00401885 	.word	0x00401885

00401990 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  401990:	b570      	push	{r4, r5, r6, lr}
  401992:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  401994:	4605      	mov	r5, r0
  401996:	f44f 72a1 	mov.w	r2, #322	; 0x142
  40199a:	4923      	ldr	r1, [pc, #140]	; (401a28 <_adc_async_init+0x98>)
  40199c:	3000      	adds	r0, #0
  40199e:	bf18      	it	ne
  4019a0:	2001      	movne	r0, #1
  4019a2:	4b22      	ldr	r3, [pc, #136]	; (401a2c <_adc_async_init+0x9c>)
  4019a4:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  4019a6:	4620      	mov	r0, r4
  4019a8:	4b21      	ldr	r3, [pc, #132]	; (401a30 <_adc_async_init+0xa0>)
  4019aa:	4798      	blx	r3
  4019ac:	4601      	mov	r1, r0
  4019ae:	4620      	mov	r0, r4
  4019b0:	4b20      	ldr	r3, [pc, #128]	; (401a34 <_adc_async_init+0xa4>)
  4019b2:	4798      	blx	r3
	if (init_status) {
  4019b4:	4606      	mov	r6, r0
  4019b6:	b108      	cbz	r0, 4019bc <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  4019b8:	4630      	mov	r0, r6
  4019ba:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  4019bc:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  4019be:	4629      	mov	r1, r5
  4019c0:	4620      	mov	r0, r4
  4019c2:	4b1d      	ldr	r3, [pc, #116]	; (401a38 <_adc_async_init+0xa8>)
  4019c4:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  4019c6:	4628      	mov	r0, r5
  4019c8:	4b1c      	ldr	r3, [pc, #112]	; (401a3c <_adc_async_init+0xac>)
  4019ca:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4019cc:	2800      	cmp	r0, #0
  4019ce:	db0d      	blt.n	4019ec <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4019d0:	0943      	lsrs	r3, r0, #5
  4019d2:	f000 001f 	and.w	r0, r0, #31
  4019d6:	2201      	movs	r2, #1
  4019d8:	fa02 f000 	lsl.w	r0, r2, r0
  4019dc:	3320      	adds	r3, #32
  4019de:	4a18      	ldr	r2, [pc, #96]	; (401a40 <_adc_async_init+0xb0>)
  4019e0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4019e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4019e8:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  4019ec:	4628      	mov	r0, r5
  4019ee:	4b13      	ldr	r3, [pc, #76]	; (401a3c <_adc_async_init+0xac>)
  4019f0:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4019f2:	2800      	cmp	r0, #0
  4019f4:	db09      	blt.n	401a0a <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4019f6:	0943      	lsrs	r3, r0, #5
  4019f8:	f000 001f 	and.w	r0, r0, #31
  4019fc:	2201      	movs	r2, #1
  4019fe:	fa02 f000 	lsl.w	r0, r2, r0
  401a02:	3360      	adds	r3, #96	; 0x60
  401a04:	4a0e      	ldr	r2, [pc, #56]	; (401a40 <_adc_async_init+0xb0>)
  401a06:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  401a0a:	4628      	mov	r0, r5
  401a0c:	4b0b      	ldr	r3, [pc, #44]	; (401a3c <_adc_async_init+0xac>)
  401a0e:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401a10:	2800      	cmp	r0, #0
  401a12:	dbd1      	blt.n	4019b8 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401a14:	0942      	lsrs	r2, r0, #5
  401a16:	f000 001f 	and.w	r0, r0, #31
  401a1a:	2301      	movs	r3, #1
  401a1c:	fa03 f000 	lsl.w	r0, r3, r0
  401a20:	4b07      	ldr	r3, [pc, #28]	; (401a40 <_adc_async_init+0xb0>)
  401a22:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  401a26:	e7c7      	b.n	4019b8 <_adc_async_init+0x28>
  401a28:	00405db0 	.word	0x00405db0
  401a2c:	0040169d 	.word	0x0040169d
  401a30:	00401939 	.word	0x00401939
  401a34:	00401809 	.word	0x00401809
  401a38:	004017e1 	.word	0x004017e1
  401a3c:	004017bd 	.word	0x004017bd
  401a40:	e000e100 	.word	0xe000e100

00401a44 <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  401a44:	6942      	ldr	r2, [r0, #20]
  401a46:	2301      	movs	r3, #1
  401a48:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  401a4c:	6151      	str	r1, [r2, #20]
  401a4e:	4770      	bx	lr

00401a50 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  401a50:	2002      	movs	r0, #2
  401a52:	4770      	bx	lr

00401a54 <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  401a54:	f44f 7396 	mov.w	r3, #300	; 0x12c
  401a58:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  401a5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401a60:	fb03 f000 	mul.w	r0, r3, r0
  401a64:	4770      	bx	lr
	...

00401a68 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  401a68:	b500      	push	{lr}
  401a6a:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  401a6c:	a801      	add	r0, sp, #4
  401a6e:	4b14      	ldr	r3, [pc, #80]	; (401ac0 <_init_chip+0x58>)
  401a70:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  401a72:	4a14      	ldr	r2, [pc, #80]	; (401ac4 <_init_chip+0x5c>)
  401a74:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  401a78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401a7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  401a80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401a84:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  401a88:	a801      	add	r0, sp, #4
  401a8a:	4b0f      	ldr	r3, [pc, #60]	; (401ac8 <_init_chip+0x60>)
  401a8c:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  401a8e:	4a0f      	ldr	r2, [pc, #60]	; (401acc <_init_chip+0x64>)
  401a90:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  401a92:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  401a96:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  401a9a:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  401a9c:	4b0c      	ldr	r3, [pc, #48]	; (401ad0 <_init_chip+0x68>)
  401a9e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401aa2:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401aa6:	d104      	bne.n	401ab2 <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401aa8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401aac:	4b08      	ldr	r3, [pc, #32]	; (401ad0 <_init_chip+0x68>)
  401aae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  401ab2:	4b08      	ldr	r3, [pc, #32]	; (401ad4 <_init_chip+0x6c>)
  401ab4:	4798      	blx	r3

#endif
	_pmc_init();
  401ab6:	4b08      	ldr	r3, [pc, #32]	; (401ad8 <_init_chip+0x70>)
  401ab8:	4798      	blx	r3
}
  401aba:	b003      	add	sp, #12
  401abc:	f85d fb04 	ldr.w	pc, [sp], #4
  401ac0:	00401125 	.word	0x00401125
  401ac4:	e000ed00 	.word	0xe000ed00
  401ac8:	00401133 	.word	0x00401133
  401acc:	400e0c00 	.word	0x400e0c00
  401ad0:	400e0600 	.word	0x400e0600
  401ad4:	0040261d 	.word	0x0040261d
  401ad8:	00401ef1 	.word	0x00401ef1

00401adc <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  401adc:	b538      	push	{r3, r4, r5, lr}
  401ade:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  401ae0:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  401ae2:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  401ae4:	f014 0f01 	tst.w	r4, #1
  401ae8:	d11a      	bne.n	401b20 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  401aea:	f414 7f00 	tst.w	r4, #512	; 0x200
  401aee:	d11a      	bne.n	401b26 <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  401af0:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  401af4:	d11b      	bne.n	401b2e <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  401af6:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  401afa:	d11d      	bne.n	401b38 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  401afc:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  401b00:	d008      	beq.n	401b14 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401b02:	68eb      	ldr	r3, [r5, #12]
  401b04:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  401b06:	6c52      	ldr	r2, [r2, #68]	; 0x44
  401b08:	f012 0f20 	tst.w	r2, #32
  401b0c:	d019      	beq.n	401b42 <_can_irq_handler+0x66>
  401b0e:	2102      	movs	r1, #2
  401b10:	4628      	mov	r0, r5
  401b12:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  401b14:	f014 0f08 	tst.w	r4, #8
  401b18:	d115      	bne.n	401b46 <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  401b1a:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  401b1c:	651c      	str	r4, [r3, #80]	; 0x50
  401b1e:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  401b20:	6883      	ldr	r3, [r0, #8]
  401b22:	4798      	blx	r3
  401b24:	e7e1      	b.n	401aea <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  401b26:	686b      	ldr	r3, [r5, #4]
  401b28:	4628      	mov	r0, r5
  401b2a:	4798      	blx	r3
  401b2c:	e7e0      	b.n	401af0 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  401b2e:	68eb      	ldr	r3, [r5, #12]
  401b30:	2103      	movs	r1, #3
  401b32:	4628      	mov	r0, r5
  401b34:	4798      	blx	r3
  401b36:	e7de      	b.n	401af6 <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  401b38:	68eb      	ldr	r3, [r5, #12]
  401b3a:	2100      	movs	r1, #0
  401b3c:	4628      	mov	r0, r5
  401b3e:	4798      	blx	r3
  401b40:	e7dc      	b.n	401afc <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401b42:	2101      	movs	r1, #1
  401b44:	e7e4      	b.n	401b10 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  401b46:	68eb      	ldr	r3, [r5, #12]
  401b48:	2104      	movs	r1, #4
  401b4a:	4628      	mov	r0, r5
  401b4c:	4798      	blx	r3
  401b4e:	e7e4      	b.n	401b1a <_can_irq_handler+0x3e>

00401b50 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  401b50:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  401b52:	4b02      	ldr	r3, [pc, #8]	; (401b5c <MCAN1_INT0_Handler+0xc>)
  401b54:	6a98      	ldr	r0, [r3, #40]	; 0x28
  401b56:	4b02      	ldr	r3, [pc, #8]	; (401b60 <MCAN1_INT0_Handler+0x10>)
  401b58:	4798      	blx	r3
  401b5a:	bd08      	pop	{r3, pc}
  401b5c:	20400348 	.word	0x20400348
  401b60:	00401add 	.word	0x00401add

00401b64 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  401b64:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  401b66:	2500      	movs	r5, #0
  401b68:	428d      	cmp	r5, r1
  401b6a:	d210      	bcs.n	401b8e <_ffs+0x2a>
  401b6c:	2201      	movs	r2, #1
  401b6e:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401b70:	2b1f      	cmp	r3, #31
  401b72:	d80a      	bhi.n	401b8a <_ffs+0x26>
			if (v[i] & bit) {
  401b74:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  401b78:	4222      	tst	r2, r4
  401b7a:	d102      	bne.n	401b82 <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  401b7c:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401b7e:	3301      	adds	r3, #1
  401b80:	e7f6      	b.n	401b70 <_ffs+0xc>
				return i * 32 + j;
  401b82:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  401b86:	bc30      	pop	{r4, r5}
  401b88:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  401b8a:	3501      	adds	r5, #1
  401b8c:	e7ec      	b.n	401b68 <_ffs+0x4>
	return -1;
  401b8e:	f04f 30ff 	mov.w	r0, #4294967295
  401b92:	e7f8      	b.n	401b86 <_ffs+0x22>

00401b94 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  401b94:	b510      	push	{r4, lr}
  401b96:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  401b98:	2300      	movs	r3, #0
  401b9a:	9301      	str	r3, [sp, #4]
  401b9c:	9302      	str	r3, [sp, #8]
  401b9e:	9303      	str	r3, [sp, #12]
  401ba0:	9304      	str	r3, [sp, #16]
  401ba2:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  401ba4:	4b28      	ldr	r3, [pc, #160]	; (401c48 <_ext_irq_handler+0xb4>)
  401ba6:	6818      	ldr	r0, [r3, #0]
  401ba8:	22f8      	movs	r2, #248	; 0xf8
  401baa:	4928      	ldr	r1, [pc, #160]	; (401c4c <_ext_irq_handler+0xb8>)
  401bac:	3000      	adds	r0, #0
  401bae:	bf18      	it	ne
  401bb0:	2001      	movne	r0, #1
  401bb2:	4b27      	ldr	r3, [pc, #156]	; (401c50 <_ext_irq_handler+0xbc>)
  401bb4:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  401bb6:	4b27      	ldr	r3, [pc, #156]	; (401c54 <_ext_irq_handler+0xc0>)
  401bb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401bba:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401bbc:	4013      	ands	r3, r2
  401bbe:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401bc0:	4a25      	ldr	r2, [pc, #148]	; (401c58 <_ext_irq_handler+0xc4>)
  401bc2:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401bc4:	6c92      	ldr	r2, [r2, #72]	; 0x48
	flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	flags[1] = hri_pio_read_ISR_reg(PIOB);
	flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401bc6:	400a      	ands	r2, r1
  401bc8:	9202      	str	r2, [sp, #8]
	flag_total |= flags[1];
  401bca:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  401bcc:	4923      	ldr	r1, [pc, #140]	; (401c5c <_ext_irq_handler+0xc8>)
  401bce:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401bd0:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401bd2:	400a      	ands	r2, r1
  401bd4:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  401bd6:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  401bd8:	e02c      	b.n	401c34 <_ext_irq_handler+0xa0>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  401bda:	4b1b      	ldr	r3, [pc, #108]	; (401c48 <_ext_irq_handler+0xb4>)
  401bdc:	681b      	ldr	r3, [r3, #0]
  401bde:	4620      	mov	r0, r4
  401be0:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  401be2:	1163      	asrs	r3, r4, #5
  401be4:	f004 041f 	and.w	r4, r4, #31
  401be8:	2201      	movs	r2, #1
  401bea:	fa02 f404 	lsl.w	r4, r2, r4
  401bee:	aa06      	add	r2, sp, #24
  401bf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401bf4:	f853 2c14 	ldr.w	r2, [r3, #-20]
  401bf8:	ea22 0204 	bic.w	r2, r2, r4
  401bfc:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  401c00:	2105      	movs	r1, #5
  401c02:	a801      	add	r0, sp, #4
  401c04:	4b16      	ldr	r3, [pc, #88]	; (401c60 <_ext_irq_handler+0xcc>)
  401c06:	4798      	blx	r3
  401c08:	4604      	mov	r4, r0
		while (-1 != pos) {
  401c0a:	f1b4 3fff 	cmp.w	r4, #4294967295
  401c0e:	d1e4      	bne.n	401bda <_ext_irq_handler+0x46>
	return ((Pio *)hw)->PIO_ISR;
  401c10:	4a10      	ldr	r2, [pc, #64]	; (401c54 <_ext_irq_handler+0xc0>)
  401c12:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401c14:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401c16:	400b      	ands	r3, r1
  401c18:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401c1a:	490f      	ldr	r1, [pc, #60]	; (401c58 <_ext_irq_handler+0xc4>)
  401c1c:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401c1e:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[0];
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
		flags[1] = hri_pio_read_ISR_reg(PIOB);
		flags[1] &= hri_pio_read_IMR_reg(PIOB);
  401c20:	4002      	ands	r2, r0
  401c22:	9202      	str	r2, [sp, #8]
		flag_total |= flags[1];
  401c24:	4313      	orrs	r3, r2
	return ((Pio *)hw)->PIO_ISR;
  401c26:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  401c2a:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401c2c:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401c2e:	4002      	ands	r2, r0
  401c30:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  401c32:	4313      	orrs	r3, r2
	while (flag_total) {
  401c34:	b12b      	cbz	r3, 401c42 <_ext_irq_handler+0xae>
		pos = _ffs(flags, 5);
  401c36:	2105      	movs	r1, #5
  401c38:	a801      	add	r0, sp, #4
  401c3a:	4b09      	ldr	r3, [pc, #36]	; (401c60 <_ext_irq_handler+0xcc>)
  401c3c:	4798      	blx	r3
  401c3e:	4604      	mov	r4, r0
		while (-1 != pos) {
  401c40:	e7e3      	b.n	401c0a <_ext_irq_handler+0x76>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  401c42:	b006      	add	sp, #24
  401c44:	bd10      	pop	{r4, pc}
  401c46:	bf00      	nop
  401c48:	20400374 	.word	0x20400374
  401c4c:	00405e24 	.word	0x00405e24
  401c50:	0040169d 	.word	0x0040169d
  401c54:	400e0e00 	.word	0x400e0e00
  401c58:	400e1000 	.word	0x400e1000
  401c5c:	400e1400 	.word	0x400e1400
  401c60:	00401b65 	.word	0x00401b65

00401c64 <_pio_get_hardware_index>:
{
  401c64:	b510      	push	{r4, lr}
	ASSERT(hw);
  401c66:	4604      	mov	r4, r0
  401c68:	22d2      	movs	r2, #210	; 0xd2
  401c6a:	4905      	ldr	r1, [pc, #20]	; (401c80 <_pio_get_hardware_index+0x1c>)
  401c6c:	3000      	adds	r0, #0
  401c6e:	bf18      	it	ne
  401c70:	2001      	movne	r0, #1
  401c72:	4b04      	ldr	r3, [pc, #16]	; (401c84 <_pio_get_hardware_index+0x20>)
  401c74:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  401c76:	4804      	ldr	r0, [pc, #16]	; (401c88 <_pio_get_hardware_index+0x24>)
  401c78:	4420      	add	r0, r4
}
  401c7a:	f3c0 2047 	ubfx	r0, r0, #9, #8
  401c7e:	bd10      	pop	{r4, pc}
  401c80:	00405e24 	.word	0x00405e24
  401c84:	0040169d 	.word	0x0040169d
  401c88:	bff1f200 	.word	0xbff1f200

00401c8c <_pio_get_index>:
{
  401c8c:	b510      	push	{r4, lr}
	ASSERT(hw);
  401c8e:	4604      	mov	r4, r0
  401c90:	22e0      	movs	r2, #224	; 0xe0
  401c92:	490d      	ldr	r1, [pc, #52]	; (401cc8 <_pio_get_index+0x3c>)
  401c94:	3000      	adds	r0, #0
  401c96:	bf18      	it	ne
  401c98:	2001      	movne	r0, #1
  401c9a:	4b0c      	ldr	r3, [pc, #48]	; (401ccc <_pio_get_index+0x40>)
  401c9c:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  401c9e:	4620      	mov	r0, r4
  401ca0:	4b0b      	ldr	r3, [pc, #44]	; (401cd0 <_pio_get_index+0x44>)
  401ca2:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401ca4:	2300      	movs	r3, #0
  401ca6:	2b02      	cmp	r3, #2
  401ca8:	d80b      	bhi.n	401cc2 <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  401caa:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  401cae:	008a      	lsls	r2, r1, #2
  401cb0:	4908      	ldr	r1, [pc, #32]	; (401cd4 <_pio_get_index+0x48>)
  401cb2:	5c8a      	ldrb	r2, [r1, r2]
  401cb4:	4290      	cmp	r0, r2
  401cb6:	d002      	beq.n	401cbe <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401cb8:	3301      	adds	r3, #1
  401cba:	b2db      	uxtb	r3, r3
  401cbc:	e7f3      	b.n	401ca6 <_pio_get_index+0x1a>
			return i;
  401cbe:	b258      	sxtb	r0, r3
  401cc0:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  401cc2:	f04f 30ff 	mov.w	r0, #4294967295
}
  401cc6:	bd10      	pop	{r4, pc}
  401cc8:	00405e24 	.word	0x00405e24
  401ccc:	0040169d 	.word	0x0040169d
  401cd0:	00401c65 	.word	0x00401c65
  401cd4:	00405dc8 	.word	0x00405dc8

00401cd8 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  401cd8:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  401cda:	4604      	mov	r4, r0
  401cdc:	f44f 72af 	mov.w	r2, #350	; 0x15e
  401ce0:	4929      	ldr	r1, [pc, #164]	; (401d88 <_pio_init+0xb0>)
  401ce2:	3000      	adds	r0, #0
  401ce4:	bf18      	it	ne
  401ce6:	2001      	movne	r0, #1
  401ce8:	4b28      	ldr	r3, [pc, #160]	; (401d8c <_pio_init+0xb4>)
  401cea:	4798      	blx	r3

	i = _pio_get_index(hw);
  401cec:	4620      	mov	r0, r4
  401cee:	4b28      	ldr	r3, [pc, #160]	; (401d90 <_pio_init+0xb8>)
  401cf0:	4798      	blx	r3
	if (i < 0) {
  401cf2:	2800      	cmp	r0, #0
  401cf4:	db43      	blt.n	401d7e <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  401cf6:	4d27      	ldr	r5, [pc, #156]	; (401d94 <_pio_init+0xbc>)
  401cf8:	00c2      	lsls	r2, r0, #3
  401cfa:	1a11      	subs	r1, r2, r0
  401cfc:	008b      	lsls	r3, r1, #2
  401cfe:	442b      	add	r3, r5
  401d00:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  401d02:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  401d06:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  401d08:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  401d0c:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  401d0e:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  401d12:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  401d14:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  401d18:	1a10      	subs	r0, r2, r0
  401d1a:	0083      	lsls	r3, r0, #2
  401d1c:	442b      	add	r3, r5
  401d1e:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  401d20:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  401d24:	4620      	mov	r0, r4
  401d26:	4b1c      	ldr	r3, [pc, #112]	; (401d98 <_pio_init+0xc0>)
  401d28:	4798      	blx	r3
  401d2a:	4428      	add	r0, r5
  401d2c:	f990 3054 	ldrsb.w	r3, [r0, #84]	; 0x54
  if ((int32_t)(IRQn) >= 0)
  401d30:	2b00      	cmp	r3, #0
  401d32:	db0c      	blt.n	401d4e <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401d34:	095a      	lsrs	r2, r3, #5
  401d36:	f003 001f 	and.w	r0, r3, #31
  401d3a:	2101      	movs	r1, #1
  401d3c:	4081      	lsls	r1, r0
  401d3e:	3220      	adds	r2, #32
  401d40:	4816      	ldr	r0, [pc, #88]	; (401d9c <_pio_init+0xc4>)
  401d42:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401d46:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401d4a:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  401d4e:	2b00      	cmp	r3, #0
  401d50:	db08      	blt.n	401d64 <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401d52:	095a      	lsrs	r2, r3, #5
  401d54:	f003 001f 	and.w	r0, r3, #31
  401d58:	2101      	movs	r1, #1
  401d5a:	4081      	lsls	r1, r0
  401d5c:	3260      	adds	r2, #96	; 0x60
  401d5e:	480f      	ldr	r0, [pc, #60]	; (401d9c <_pio_init+0xc4>)
  401d60:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  401d64:	2b00      	cmp	r3, #0
  401d66:	db0d      	blt.n	401d84 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401d68:	0959      	lsrs	r1, r3, #5
  401d6a:	f003 031f 	and.w	r3, r3, #31
  401d6e:	2201      	movs	r2, #1
  401d70:	fa02 f303 	lsl.w	r3, r2, r3
  401d74:	4a09      	ldr	r2, [pc, #36]	; (401d9c <_pio_init+0xc4>)
  401d76:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  401d7a:	2000      	movs	r0, #0
  401d7c:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  401d7e:	f06f 0010 	mvn.w	r0, #16
  401d82:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  401d84:	2000      	movs	r0, #0
}
  401d86:	bd38      	pop	{r3, r4, r5, pc}
  401d88:	00405e24 	.word	0x00405e24
  401d8c:	0040169d 	.word	0x0040169d
  401d90:	00401c8d 	.word	0x00401c8d
  401d94:	00405dc8 	.word	0x00405dc8
  401d98:	00401c65 	.word	0x00401c65
  401d9c:	e000e100 	.word	0xe000e100

00401da0 <PIOD_Handler>:
{
  401da0:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401da2:	4b01      	ldr	r3, [pc, #4]	; (401da8 <PIOD_Handler+0x8>)
  401da4:	4798      	blx	r3
  401da6:	bd08      	pop	{r3, pc}
  401da8:	00401b95 	.word	0x00401b95

00401dac <PIOA_Handler>:
{
  401dac:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401dae:	4b01      	ldr	r3, [pc, #4]	; (401db4 <PIOA_Handler+0x8>)
  401db0:	4798      	blx	r3
  401db2:	bd08      	pop	{r3, pc}
  401db4:	00401b95 	.word	0x00401b95

00401db8 <PIOB_Handler>:
{
  401db8:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401dba:	4b01      	ldr	r3, [pc, #4]	; (401dc0 <PIOB_Handler+0x8>)
  401dbc:	4798      	blx	r3
  401dbe:	bd08      	pop	{r3, pc}
  401dc0:	00401b95 	.word	0x00401b95

00401dc4 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  401dc4:	b538      	push	{r3, r4, r5, lr}
  401dc6:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  401dc8:	4805      	ldr	r0, [pc, #20]	; (401de0 <_ext_irq_init+0x1c>)
  401dca:	4c06      	ldr	r4, [pc, #24]	; (401de4 <_ext_irq_init+0x20>)
  401dcc:	47a0      	blx	r4
#endif

#if CONF_EXTIRQ_1_ENABLE == 1 && defined(PIOB)
	_pio_init(PIOB);
  401dce:	4806      	ldr	r0, [pc, #24]	; (401de8 <_ext_irq_init+0x24>)
  401dd0:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  401dd2:	4806      	ldr	r0, [pc, #24]	; (401dec <_ext_irq_init+0x28>)
  401dd4:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  401dd6:	4b06      	ldr	r3, [pc, #24]	; (401df0 <_ext_irq_init+0x2c>)
  401dd8:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  401dda:	2000      	movs	r0, #0
  401ddc:	bd38      	pop	{r3, r4, r5, pc}
  401dde:	bf00      	nop
  401de0:	400e0e00 	.word	0x400e0e00
  401de4:	00401cd9 	.word	0x00401cd9
  401de8:	400e1000 	.word	0x400e1000
  401dec:	400e1400 	.word	0x400e1400
  401df0:	20400374 	.word	0x20400374

00401df4 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  401df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401df8:	4604      	mov	r4, r0
  401dfa:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  401dfc:	f8df 8050 	ldr.w	r8, [pc, #80]	; 401e50 <_ext_irq_enable+0x5c>
  401e00:	f240 12ab 	movw	r2, #427	; 0x1ab
  401e04:	4641      	mov	r1, r8
  401e06:	289f      	cmp	r0, #159	; 0x9f
  401e08:	bf8c      	ite	hi
  401e0a:	2000      	movhi	r0, #0
  401e0c:	2001      	movls	r0, #1
  401e0e:	4e0e      	ldr	r6, [pc, #56]	; (401e48 <_ext_irq_enable+0x54>)
  401e10:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  401e12:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  401e14:	22c3      	movs	r2, #195	; 0xc3
  401e16:	4641      	mov	r1, r8
  401e18:	2d9f      	cmp	r5, #159	; 0x9f
  401e1a:	bf8c      	ite	hi
  401e1c:	2000      	movhi	r0, #0
  401e1e:	2001      	movls	r0, #1
  401e20:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  401e22:	096d      	lsrs	r5, r5, #5
  401e24:	4b09      	ldr	r3, [pc, #36]	; (401e4c <_ext_irq_enable+0x58>)
  401e26:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  401e2a:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  401e2e:	b937      	cbnz	r7, 401e3e <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  401e30:	2301      	movs	r3, #1
  401e32:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  401e36:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  401e38:	2000      	movs	r0, #0
  401e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  401e3e:	2301      	movs	r3, #1
  401e40:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  401e44:	642c      	str	r4, [r5, #64]	; 0x40
  401e46:	e7f7      	b.n	401e38 <_ext_irq_enable+0x44>
  401e48:	0040169d 	.word	0x0040169d
  401e4c:	400e0e00 	.word	0x400e0e00
  401e50:	00405e24 	.word	0x00405e24

00401e54 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  401e54:	490e      	ldr	r1, [pc, #56]	; (401e90 <_pmc_init_sources+0x3c>)
  401e56:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  401e58:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  401e5c:	4b0d      	ldr	r3, [pc, #52]	; (401e94 <_pmc_init_sources+0x40>)
  401e5e:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  401e60:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  401e62:	4b0b      	ldr	r3, [pc, #44]	; (401e90 <_pmc_init_sources+0x3c>)
  401e64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  401e66:	f013 0f01 	tst.w	r3, #1
  401e6a:	d0fa      	beq.n	401e62 <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  401e6c:	4b08      	ldr	r3, [pc, #32]	; (401e90 <_pmc_init_sources+0x3c>)
  401e6e:	6a19      	ldr	r1, [r3, #32]
  401e70:	4a09      	ldr	r2, [pc, #36]	; (401e98 <_pmc_init_sources+0x44>)
  401e72:	430a      	orrs	r2, r1
  401e74:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  401e76:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  401e78:	4a08      	ldr	r2, [pc, #32]	; (401e9c <_pmc_init_sources+0x48>)
  401e7a:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  401e7c:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  401e7e:	4a08      	ldr	r2, [pc, #32]	; (401ea0 <_pmc_init_sources+0x4c>)
  401e80:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  401e82:	4b03      	ldr	r3, [pc, #12]	; (401e90 <_pmc_init_sources+0x3c>)
  401e84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  401e86:	f013 0f02 	tst.w	r3, #2
  401e8a:	d0fa      	beq.n	401e82 <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  401e8c:	4770      	bx	lr
  401e8e:	bf00      	nop
  401e90:	400e0600 	.word	0x400e0600
  401e94:	00373e01 	.word	0x00373e01
  401e98:	01370000 	.word	0x01370000
  401e9c:	f800ffff 	.word	0xf800ffff
  401ea0:	20183f01 	.word	0x20183f01

00401ea4 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401ea4:	4a11      	ldr	r2, [pc, #68]	; (401eec <_pmc_init_master_clock+0x48>)
  401ea6:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  401ea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  401eac:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401eae:	4b0f      	ldr	r3, [pc, #60]	; (401eec <_pmc_init_master_clock+0x48>)
  401eb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401eb2:	f013 0f08 	tst.w	r3, #8
  401eb6:	d0fa      	beq.n	401eae <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401eb8:	4a0c      	ldr	r2, [pc, #48]	; (401eec <_pmc_init_master_clock+0x48>)
  401eba:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  401ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  401ec0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  401ec4:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401ec6:	4b09      	ldr	r3, [pc, #36]	; (401eec <_pmc_init_master_clock+0x48>)
  401ec8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401eca:	f013 0f08 	tst.w	r3, #8
  401ece:	d0fa      	beq.n	401ec6 <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401ed0:	4a06      	ldr	r2, [pc, #24]	; (401eec <_pmc_init_master_clock+0x48>)
  401ed2:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  401ed4:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  401ed8:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  401edc:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401ede:	4b03      	ldr	r3, [pc, #12]	; (401eec <_pmc_init_master_clock+0x48>)
  401ee0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401ee2:	f013 0f08 	tst.w	r3, #8
  401ee6:	d0fa      	beq.n	401ede <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  401ee8:	4770      	bx	lr
  401eea:	bf00      	nop
  401eec:	400e0600 	.word	0x400e0600

00401ef0 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  401ef0:	b508      	push	{r3, lr}
	_pmc_init_sources();
  401ef2:	4b02      	ldr	r3, [pc, #8]	; (401efc <_pmc_init+0xc>)
  401ef4:	4798      	blx	r3
	_pmc_init_master_clock();
  401ef6:	4b02      	ldr	r3, [pc, #8]	; (401f00 <_pmc_init+0x10>)
  401ef8:	4798      	blx	r3
  401efa:	bd08      	pop	{r3, pc}
  401efc:	00401e55 	.word	0x00401e55
  401f00:	00401ea5 	.word	0x00401ea5

00401f04 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  401f04:	2300      	movs	r3, #0
  401f06:	2b01      	cmp	r3, #1
  401f08:	d80f      	bhi.n	401f2a <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  401f0a:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  401f0e:	008a      	lsls	r2, r1, #2
  401f10:	4907      	ldr	r1, [pc, #28]	; (401f30 <_pwm_get_cfg+0x2c>)
  401f12:	588a      	ldr	r2, [r1, r2]
  401f14:	4282      	cmp	r2, r0
  401f16:	d002      	beq.n	401f1e <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  401f18:	3301      	adds	r3, #1
  401f1a:	b2db      	uxtb	r3, r3
  401f1c:	e7f3      	b.n	401f06 <_pwm_get_cfg+0x2>
			return (_pwms + i);
  401f1e:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  401f22:	009a      	lsls	r2, r3, #2
  401f24:	4608      	mov	r0, r1
  401f26:	4410      	add	r0, r2
  401f28:	4770      	bx	lr
		}
	}

	return NULL;
  401f2a:	2000      	movs	r0, #0
}
  401f2c:	4770      	bx	lr
  401f2e:	bf00      	nop
  401f30:	00405e40 	.word	0x00405e40

00401f34 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  401f34:	4b06      	ldr	r3, [pc, #24]	; (401f50 <_pwm_init_irq_param+0x1c>)
  401f36:	4298      	cmp	r0, r3
  401f38:	d003      	beq.n	401f42 <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  401f3a:	4b06      	ldr	r3, [pc, #24]	; (401f54 <_pwm_init_irq_param+0x20>)
  401f3c:	4298      	cmp	r0, r3
  401f3e:	d003      	beq.n	401f48 <_pwm_init_irq_param+0x14>
  401f40:	4770      	bx	lr
		_pwm0_dev = dev;
  401f42:	4b05      	ldr	r3, [pc, #20]	; (401f58 <_pwm_init_irq_param+0x24>)
  401f44:	6019      	str	r1, [r3, #0]
  401f46:	e7f8      	b.n	401f3a <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  401f48:	4b03      	ldr	r3, [pc, #12]	; (401f58 <_pwm_init_irq_param+0x24>)
  401f4a:	6059      	str	r1, [r3, #4]
	}
}
  401f4c:	e7f8      	b.n	401f40 <_pwm_init_irq_param+0xc>
  401f4e:	bf00      	nop
  401f50:	40020000 	.word	0x40020000
  401f54:	4005c000 	.word	0x4005c000
  401f58:	20400378 	.word	0x20400378

00401f5c <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  401f5c:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  401f5e:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  401f60:	69db      	ldr	r3, [r3, #28]
  401f62:	b113      	cbz	r3, 401f6a <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  401f64:	6803      	ldr	r3, [r0, #0]
  401f66:	b103      	cbz	r3, 401f6a <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  401f68:	4798      	blx	r3
  401f6a:	bd08      	pop	{r3, pc}

00401f6c <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  401f6c:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  401f6e:	4b02      	ldr	r3, [pc, #8]	; (401f78 <PWM0_Handler+0xc>)
  401f70:	6818      	ldr	r0, [r3, #0]
  401f72:	4b02      	ldr	r3, [pc, #8]	; (401f7c <PWM0_Handler+0x10>)
  401f74:	4798      	blx	r3
  401f76:	bd08      	pop	{r3, pc}
  401f78:	20400378 	.word	0x20400378
  401f7c:	00401f5d 	.word	0x00401f5d

00401f80 <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  401f80:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  401f82:	4b02      	ldr	r3, [pc, #8]	; (401f8c <PWM1_Handler+0xc>)
  401f84:	6858      	ldr	r0, [r3, #4]
  401f86:	4b02      	ldr	r3, [pc, #8]	; (401f90 <PWM1_Handler+0x10>)
  401f88:	4798      	blx	r3
  401f8a:	bd08      	pop	{r3, pc}
  401f8c:	20400378 	.word	0x20400378
  401f90:	00401f5d 	.word	0x00401f5d

00401f94 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  401f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401f96:	4606      	mov	r6, r0
	ASSERT(hw);
  401f98:	460c      	mov	r4, r1
  401f9a:	1c08      	adds	r0, r1, #0
  401f9c:	bf18      	it	ne
  401f9e:	2001      	movne	r0, #1
  401fa0:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  401fa4:	4944      	ldr	r1, [pc, #272]	; (4020b8 <_pwm_init+0x124>)
  401fa6:	4b45      	ldr	r3, [pc, #276]	; (4020bc <_pwm_init+0x128>)
  401fa8:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  401faa:	4620      	mov	r0, r4
  401fac:	4b44      	ldr	r3, [pc, #272]	; (4020c0 <_pwm_init+0x12c>)
  401fae:	4798      	blx	r3
  401fb0:	4605      	mov	r5, r0

	device->hw = hw;
  401fb2:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  401fb4:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  401fb6:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  401fb8:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  401fba:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  401fbc:	6903      	ldr	r3, [r0, #16]
  401fbe:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  401fc2:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  401fc4:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  401fc6:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  401fc8:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  401fca:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  401fcc:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  401fd0:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  401fd2:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  401fd4:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  401fd6:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  401fda:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  401fdc:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  401fe0:	2300      	movs	r3, #0
  401fe2:	e019      	b.n	402018 <_pwm_init+0x84>
		ch = cfg->ch + i;
  401fe4:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  401fe6:	0118      	lsls	r0, r3, #4
  401fe8:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  401fec:	5c3a      	ldrb	r2, [r7, r0]
  401fee:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  401ff2:	3210      	adds	r2, #16
  401ff4:	0152      	lsls	r2, r2, #5
  401ff6:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  401ff8:	5c3a      	ldrb	r2, [r7, r0]
  401ffa:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  401ffe:	3210      	adds	r2, #16
  402000:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402004:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  402006:	5c3a      	ldrb	r2, [r7, r0]
  402008:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  40200c:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  402010:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  402014:	3301      	adds	r3, #1
  402016:	b25b      	sxtb	r3, r3
  402018:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  40201a:	4293      	cmp	r3, r2
  40201c:	d3e2      	bcc.n	401fe4 <_pwm_init+0x50>
  40201e:	2300      	movs	r3, #0
  402020:	e014      	b.n	40204c <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  402022:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  402024:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  402028:	0082      	lsls	r2, r0, #2
  40202a:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  40202e:	5c88      	ldrb	r0, [r1, r2]
  402030:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  402034:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  402038:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  40203c:	5c8a      	ldrb	r2, [r1, r2]
  40203e:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  402042:	3213      	adds	r2, #19
  402044:	0112      	lsls	r2, r2, #4
  402046:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  402048:	3301      	adds	r3, #1
  40204a:	b25b      	sxtb	r3, r3
  40204c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  40204e:	4293      	cmp	r3, r2
  402050:	d3e7      	bcc.n	402022 <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  402052:	4631      	mov	r1, r6
  402054:	4620      	mov	r0, r4
  402056:	4b1b      	ldr	r3, [pc, #108]	; (4020c4 <_pwm_init+0x130>)
  402058:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  40205a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40205e:	2b00      	cmp	r3, #0
  402060:	db0d      	blt.n	40207e <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402062:	095a      	lsrs	r2, r3, #5
  402064:	f003 031f 	and.w	r3, r3, #31
  402068:	2101      	movs	r1, #1
  40206a:	fa01 f303 	lsl.w	r3, r1, r3
  40206e:	3220      	adds	r2, #32
  402070:	4915      	ldr	r1, [pc, #84]	; (4020c8 <_pwm_init+0x134>)
  402072:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402076:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40207a:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  40207e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402082:	2b00      	cmp	r3, #0
  402084:	db09      	blt.n	40209a <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402086:	095a      	lsrs	r2, r3, #5
  402088:	f003 031f 	and.w	r3, r3, #31
  40208c:	2101      	movs	r1, #1
  40208e:	fa01 f303 	lsl.w	r3, r1, r3
  402092:	3260      	adds	r2, #96	; 0x60
  402094:	490c      	ldr	r1, [pc, #48]	; (4020c8 <_pwm_init+0x134>)
  402096:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  40209a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40209e:	2b00      	cmp	r3, #0
  4020a0:	db08      	blt.n	4020b4 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4020a2:	0959      	lsrs	r1, r3, #5
  4020a4:	f003 031f 	and.w	r3, r3, #31
  4020a8:	2201      	movs	r2, #1
  4020aa:	fa02 f303 	lsl.w	r3, r2, r3
  4020ae:	4a06      	ldr	r2, [pc, #24]	; (4020c8 <_pwm_init+0x134>)
  4020b0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  4020b4:	2000      	movs	r0, #0
  4020b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4020b8:	00405ee8 	.word	0x00405ee8
  4020bc:	0040169d 	.word	0x0040169d
  4020c0:	00401f05 	.word	0x00401f05
  4020c4:	00401f35 	.word	0x00401f35
  4020c8:	e000e100 	.word	0xe000e100

004020cc <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  4020cc:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  4020ce:	4604      	mov	r4, r0
  4020d0:	f240 12b5 	movw	r2, #437	; 0x1b5
  4020d4:	490b      	ldr	r1, [pc, #44]	; (402104 <_pwm_enable+0x38>)
  4020d6:	3000      	adds	r0, #0
  4020d8:	bf18      	it	ne
  4020da:	2001      	movne	r0, #1
  4020dc:	4b0a      	ldr	r3, [pc, #40]	; (402108 <_pwm_enable+0x3c>)
  4020de:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  4020e0:	6920      	ldr	r0, [r4, #16]
  4020e2:	4b0a      	ldr	r3, [pc, #40]	; (40210c <_pwm_enable+0x40>)
  4020e4:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  4020e6:	2300      	movs	r3, #0
  4020e8:	e008      	b.n	4020fc <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  4020ea:	6921      	ldr	r1, [r4, #16]
  4020ec:	6b05      	ldr	r5, [r0, #48]	; 0x30
  4020ee:	011a      	lsls	r2, r3, #4
  4020f0:	5cad      	ldrb	r5, [r5, r2]
  4020f2:	2201      	movs	r2, #1
  4020f4:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  4020f6:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  4020f8:	3301      	adds	r3, #1
  4020fa:	b25b      	sxtb	r3, r3
  4020fc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  4020fe:	4293      	cmp	r3, r2
  402100:	d3f3      	bcc.n	4020ea <_pwm_enable+0x1e>
	}
}
  402102:	bd38      	pop	{r3, r4, r5, pc}
  402104:	00405ee8 	.word	0x00405ee8
  402108:	0040169d 	.word	0x0040169d
  40210c:	00401f05 	.word	0x00401f05

00402110 <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  402110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402112:	460d      	mov	r5, r1
  402114:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  402116:	4604      	mov	r4, r0
  402118:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  40211c:	4911      	ldr	r1, [pc, #68]	; (402164 <_pwm_set_param+0x54>)
  40211e:	2800      	cmp	r0, #0
  402120:	bf18      	it	ne
  402122:	42ae      	cmpne	r6, r5
  402124:	bf34      	ite	cc
  402126:	2001      	movcc	r0, #1
  402128:	2000      	movcs	r0, #0
  40212a:	4b0f      	ldr	r3, [pc, #60]	; (402168 <_pwm_set_param+0x58>)
  40212c:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  40212e:	6920      	ldr	r0, [r4, #16]
  402130:	4b0e      	ldr	r3, [pc, #56]	; (40216c <_pwm_set_param+0x5c>)
  402132:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  402134:	2300      	movs	r3, #0
  402136:	e010      	b.n	40215a <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  402138:	6922      	ldr	r2, [r4, #16]
  40213a:	6b07      	ldr	r7, [r0, #48]	; 0x30
  40213c:	0119      	lsls	r1, r3, #4
  40213e:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  402140:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  402144:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  402148:	6922      	ldr	r2, [r4, #16]
  40214a:	6b07      	ldr	r7, [r0, #48]	; 0x30
  40214c:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  40214e:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  402152:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  402156:	3301      	adds	r3, #1
  402158:	b2db      	uxtb	r3, r3
  40215a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40215c:	4293      	cmp	r3, r2
  40215e:	d3eb      	bcc.n	402138 <_pwm_set_param+0x28>
	}
}
  402160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402162:	bf00      	nop
  402164:	00405ee8 	.word	0x00405ee8
  402168:	0040169d 	.word	0x0040169d
  40216c:	00401f05 	.word	0x00401f05

00402170 <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  402170:	b510      	push	{r4, lr}
	ASSERT(device);
  402172:	4604      	mov	r4, r0
  402174:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  402178:	4907      	ldr	r1, [pc, #28]	; (402198 <_pwm_is_enabled+0x28>)
  40217a:	3000      	adds	r0, #0
  40217c:	bf18      	it	ne
  40217e:	2001      	movne	r0, #1
  402180:	4b06      	ldr	r3, [pc, #24]	; (40219c <_pwm_is_enabled+0x2c>)
  402182:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  402184:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  402186:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  402188:	f013 0f0f 	tst.w	r3, #15
  40218c:	d001      	beq.n	402192 <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  40218e:	2001      	movs	r0, #1
	}
}
  402190:	bd10      	pop	{r4, pc}
		return false;
  402192:	2000      	movs	r0, #0
  402194:	bd10      	pop	{r4, pc}
  402196:	bf00      	nop
  402198:	00405ee8 	.word	0x00405ee8
  40219c:	0040169d 	.word	0x0040169d

004021a0 <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  4021a0:	b538      	push	{r3, r4, r5, lr}
  4021a2:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  4021a4:	4604      	mov	r4, r0
  4021a6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4021aa:	4912      	ldr	r1, [pc, #72]	; (4021f4 <_pwm_set_irq_state+0x54>)
  4021ac:	3000      	adds	r0, #0
  4021ae:	bf18      	it	ne
  4021b0:	2001      	movne	r0, #1
  4021b2:	4b11      	ldr	r3, [pc, #68]	; (4021f8 <_pwm_set_irq_state+0x58>)
  4021b4:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  4021b6:	6920      	ldr	r0, [r4, #16]
  4021b8:	4b10      	ldr	r3, [pc, #64]	; (4021fc <_pwm_set_irq_state+0x5c>)
  4021ba:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  4021bc:	b18d      	cbz	r5, 4021e2 <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  4021be:	2d01      	cmp	r5, #1
  4021c0:	d011      	beq.n	4021e6 <_pwm_set_irq_state+0x46>
  4021c2:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  4021c4:	6921      	ldr	r1, [r4, #16]
  4021c6:	6b05      	ldr	r5, [r0, #48]	; 0x30
  4021c8:	0113      	lsls	r3, r2, #4
  4021ca:	5ced      	ldrb	r5, [r5, r3]
  4021cc:	2301      	movs	r3, #1
  4021ce:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  4021d0:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  4021d2:	43db      	mvns	r3, r3
  4021d4:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  4021d6:	3201      	adds	r2, #1
  4021d8:	b2d2      	uxtb	r2, r2
  4021da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  4021dc:	429a      	cmp	r2, r3
  4021de:	d3f1      	bcc.n	4021c4 <_pwm_set_irq_state+0x24>
  4021e0:	bd38      	pop	{r3, r4, r5, pc}
  4021e2:	2200      	movs	r2, #0
  4021e4:	e7f9      	b.n	4021da <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  4021e6:	f240 2209 	movw	r2, #521	; 0x209
  4021ea:	4902      	ldr	r1, [pc, #8]	; (4021f4 <_pwm_set_irq_state+0x54>)
  4021ec:	2000      	movs	r0, #0
  4021ee:	4b02      	ldr	r3, [pc, #8]	; (4021f8 <_pwm_set_irq_state+0x58>)
  4021f0:	4798      	blx	r3
	}
}
  4021f2:	e7e6      	b.n	4021c2 <_pwm_set_irq_state+0x22>
  4021f4:	00405ee8 	.word	0x00405ee8
  4021f8:	0040169d 	.word	0x0040169d
  4021fc:	00401f05 	.word	0x00401f05

00402200 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  402200:	2000      	movs	r0, #0
  402202:	4770      	bx	lr

00402204 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  402204:	4b03      	ldr	r3, [pc, #12]	; (402214 <_system_time_init+0x10>)
  402206:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40220a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  40220c:	2205      	movs	r2, #5
  40220e:	601a      	str	r2, [r3, #0]
  402210:	4770      	bx	lr
  402212:	bf00      	nop
  402214:	e000e010 	.word	0xe000e010

00402218 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  402218:	b508      	push	{r3, lr}
	_system_time_init(hw);
  40221a:	4b01      	ldr	r3, [pc, #4]	; (402220 <_delay_init+0x8>)
  40221c:	4798      	blx	r3
  40221e:	bd08      	pop	{r3, pc}
  402220:	00402205 	.word	0x00402205

00402224 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  402224:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  402226:	e00d      	b.n	402244 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  402228:	4b0d      	ldr	r3, [pc, #52]	; (402260 <_delay_cycles+0x3c>)
  40222a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40222e:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  402230:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  402232:	4b0b      	ldr	r3, [pc, #44]	; (402260 <_delay_cycles+0x3c>)
  402234:	681b      	ldr	r3, [r3, #0]
  402236:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40223a:	d0fa      	beq.n	402232 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  40223c:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  402240:	3101      	adds	r1, #1
	while (n--) {
  402242:	4610      	mov	r0, r2
  402244:	1e43      	subs	r3, r0, #1
  402246:	b2da      	uxtb	r2, r3
  402248:	2800      	cmp	r0, #0
  40224a:	d1ed      	bne.n	402228 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  40224c:	4b04      	ldr	r3, [pc, #16]	; (402260 <_delay_cycles+0x3c>)
  40224e:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  402250:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  402252:	4b03      	ldr	r3, [pc, #12]	; (402260 <_delay_cycles+0x3c>)
  402254:	681b      	ldr	r3, [r3, #0]
  402256:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40225a:	d0fa      	beq.n	402252 <_delay_cycles+0x2e>
		;
}
  40225c:	4770      	bx	lr
  40225e:	bf00      	nop
  402260:	e000e010 	.word	0xe000e010

00402264 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  402264:	2300      	movs	r3, #0
  402266:	2b01      	cmp	r3, #1
  402268:	d815      	bhi.n	402296 <get_cfg+0x32>
{
  40226a:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  40226c:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  402270:	008a      	lsls	r2, r1, #2
  402272:	490a      	ldr	r1, [pc, #40]	; (40229c <get_cfg+0x38>)
  402274:	588a      	ldr	r2, [r1, r2]
  402276:	4282      	cmp	r2, r0
  402278:	d007      	beq.n	40228a <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  40227a:	3301      	adds	r3, #1
  40227c:	b2db      	uxtb	r3, r3
  40227e:	2b01      	cmp	r3, #1
  402280:	d9f4      	bls.n	40226c <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  402282:	2000      	movs	r0, #0
}
  402284:	f85d 4b04 	ldr.w	r4, [sp], #4
  402288:	4770      	bx	lr
			return &(_tcs[i]);
  40228a:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  40228e:	00a3      	lsls	r3, r4, #2
  402290:	4608      	mov	r0, r1
  402292:	4418      	add	r0, r3
  402294:	e7f6      	b.n	402284 <get_cfg+0x20>
	return NULL;
  402296:	2000      	movs	r0, #0
  402298:	4770      	bx	lr
  40229a:	bf00      	nop
  40229c:	20400000 	.word	0x20400000

004022a0 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  4022a0:	4b06      	ldr	r3, [pc, #24]	; (4022bc <_tc_init_irq_param+0x1c>)
  4022a2:	4298      	cmp	r0, r3
  4022a4:	d003      	beq.n	4022ae <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  4022a6:	4b06      	ldr	r3, [pc, #24]	; (4022c0 <_tc_init_irq_param+0x20>)
  4022a8:	4298      	cmp	r0, r3
  4022aa:	d003      	beq.n	4022b4 <_tc_init_irq_param+0x14>
  4022ac:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  4022ae:	4b05      	ldr	r3, [pc, #20]	; (4022c4 <_tc_init_irq_param+0x24>)
  4022b0:	6019      	str	r1, [r3, #0]
  4022b2:	e7f8      	b.n	4022a6 <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  4022b4:	4b03      	ldr	r3, [pc, #12]	; (4022c4 <_tc_init_irq_param+0x24>)
  4022b6:	6059      	str	r1, [r3, #4]
	}
}
  4022b8:	e7f8      	b.n	4022ac <_tc_init_irq_param+0xc>
  4022ba:	bf00      	nop
  4022bc:	4000c000 	.word	0x4000c000
  4022c0:	40054000 	.word	0x40054000
  4022c4:	20400398 	.word	0x20400398

004022c8 <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  4022c8:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  4022ca:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  4022cc:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  4022ce:	f013 0f10 	tst.w	r3, #16
  4022d2:	d100      	bne.n	4022d6 <tc_interrupt_handler+0xe>
  4022d4:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  4022d6:	6803      	ldr	r3, [r0, #0]
  4022d8:	4798      	blx	r3
	}
}
  4022da:	e7fb      	b.n	4022d4 <tc_interrupt_handler+0xc>

004022dc <_timer_init>:
{
  4022dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4022e0:	4606      	mov	r6, r0
  4022e2:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  4022e4:	4608      	mov	r0, r1
  4022e6:	4b2f      	ldr	r3, [pc, #188]	; (4023a4 <_timer_init+0xc8>)
  4022e8:	4798      	blx	r3
  4022ea:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  4022ec:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  4022f0:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  4022f4:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  4022f6:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  4022fa:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  4022fc:	22c3      	movs	r2, #195	; 0xc3
  4022fe:	492a      	ldr	r1, [pc, #168]	; (4023a8 <_timer_init+0xcc>)
  402300:	2001      	movs	r0, #1
  402302:	4b2a      	ldr	r3, [pc, #168]	; (4023ac <_timer_init+0xd0>)
  402304:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  402306:	f248 0307 	movw	r3, #32775	; 0x8007
  40230a:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  40230c:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402310:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402314:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402318:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  40231a:	2300      	movs	r3, #0
  40231c:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  40231e:	f248 020f 	movw	r2, #32783	; 0x800f
  402322:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  402324:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  402328:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  40232c:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402330:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402332:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  402334:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  402336:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  40233a:	4631      	mov	r1, r6
  40233c:	4620      	mov	r0, r4
  40233e:	4b1c      	ldr	r3, [pc, #112]	; (4023b0 <_timer_init+0xd4>)
  402340:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  402342:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402346:	2b00      	cmp	r3, #0
  402348:	db0d      	blt.n	402366 <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40234a:	095a      	lsrs	r2, r3, #5
  40234c:	f003 031f 	and.w	r3, r3, #31
  402350:	2101      	movs	r1, #1
  402352:	fa01 f303 	lsl.w	r3, r1, r3
  402356:	3220      	adds	r2, #32
  402358:	4916      	ldr	r1, [pc, #88]	; (4023b4 <_timer_init+0xd8>)
  40235a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  40235e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402362:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  402366:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40236a:	2b00      	cmp	r3, #0
  40236c:	db09      	blt.n	402382 <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40236e:	095a      	lsrs	r2, r3, #5
  402370:	f003 031f 	and.w	r3, r3, #31
  402374:	2101      	movs	r1, #1
  402376:	fa01 f303 	lsl.w	r3, r1, r3
  40237a:	3260      	adds	r2, #96	; 0x60
  40237c:	490d      	ldr	r1, [pc, #52]	; (4023b4 <_timer_init+0xd8>)
  40237e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  402382:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  402386:	2b00      	cmp	r3, #0
  402388:	db08      	blt.n	40239c <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40238a:	0959      	lsrs	r1, r3, #5
  40238c:	f003 031f 	and.w	r3, r3, #31
  402390:	2201      	movs	r2, #1
  402392:	fa02 f303 	lsl.w	r3, r2, r3
  402396:	4a07      	ldr	r2, [pc, #28]	; (4023b4 <_timer_init+0xd8>)
  402398:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  40239c:	2000      	movs	r0, #0
  40239e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023a2:	bf00      	nop
  4023a4:	00402265 	.word	0x00402265
  4023a8:	00405f00 	.word	0x00405f00
  4023ac:	0040169d 	.word	0x0040169d
  4023b0:	004022a1 	.word	0x004022a1
  4023b4:	e000e100 	.word	0xe000e100

004023b8 <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  4023b8:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  4023ba:	2305      	movs	r3, #5
  4023bc:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  4023be:	68c2      	ldr	r2, [r0, #12]
  4023c0:	6413      	str	r3, [r2, #64]	; 0x40
  4023c2:	4770      	bx	lr

004023c4 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  4023c4:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  4023c6:	6a13      	ldr	r3, [r2, #32]
  4023c8:	f3c3 4300 	ubfx	r3, r3, #16, #1
  4023cc:	6e10      	ldr	r0, [r2, #96]	; 0x60
  4023ce:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  4023d2:	4318      	orrs	r0, r3
  4023d4:	4770      	bx	lr

004023d6 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  4023d6:	2000      	movs	r0, #0
  4023d8:	4770      	bx	lr
	...

004023dc <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  4023dc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  4023de:	4b02      	ldr	r3, [pc, #8]	; (4023e8 <TC0_Handler+0xc>)
  4023e0:	6818      	ldr	r0, [r3, #0]
  4023e2:	4b02      	ldr	r3, [pc, #8]	; (4023ec <TC0_Handler+0x10>)
  4023e4:	4798      	blx	r3
  4023e6:	bd08      	pop	{r3, pc}
  4023e8:	20400398 	.word	0x20400398
  4023ec:	004022c9 	.word	0x004022c9

004023f0 <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  4023f0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  4023f2:	4b02      	ldr	r3, [pc, #8]	; (4023fc <TC9_Handler+0xc>)
  4023f4:	6858      	ldr	r0, [r3, #4]
  4023f6:	4b02      	ldr	r3, [pc, #8]	; (402400 <TC9_Handler+0x10>)
  4023f8:	4798      	blx	r3
  4023fa:	bd08      	pop	{r3, pc}
  4023fc:	20400398 	.word	0x20400398
  402400:	004022c9 	.word	0x004022c9

00402404 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  402404:	b510      	push	{r4, lr}
	ASSERT(hw);
  402406:	4604      	mov	r4, r0
  402408:	f240 222b 	movw	r2, #555	; 0x22b
  40240c:	4905      	ldr	r1, [pc, #20]	; (402424 <_usart_get_hardware_index+0x20>)
  40240e:	3000      	adds	r0, #0
  402410:	bf18      	it	ne
  402412:	2001      	movne	r0, #1
  402414:	4b04      	ldr	r3, [pc, #16]	; (402428 <_usart_get_hardware_index+0x24>)
  402416:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  402418:	4804      	ldr	r0, [pc, #16]	; (40242c <_usart_get_hardware_index+0x28>)
  40241a:	4420      	add	r0, r4
}
  40241c:	f3c0 3087 	ubfx	r0, r0, #14, #8
  402420:	bd10      	pop	{r4, pc}
  402422:	bf00      	nop
  402424:	00405f20 	.word	0x00405f20
  402428:	0040169d 	.word	0x0040169d
  40242c:	bffdc000 	.word	0xbffdc000

00402430 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  402430:	b510      	push	{r4, lr}
	ASSERT(hw);
  402432:	4604      	mov	r4, r0
  402434:	f240 2287 	movw	r2, #647	; 0x287
  402438:	490e      	ldr	r1, [pc, #56]	; (402474 <_get_usart_index+0x44>)
  40243a:	3000      	adds	r0, #0
  40243c:	bf18      	it	ne
  40243e:	2001      	movne	r0, #1
  402440:	4b0d      	ldr	r3, [pc, #52]	; (402478 <_get_usart_index+0x48>)
  402442:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  402444:	4620      	mov	r0, r4
  402446:	4b0d      	ldr	r3, [pc, #52]	; (40247c <_get_usart_index+0x4c>)
  402448:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  40244a:	2300      	movs	r3, #0
  40244c:	b143      	cbz	r3, 402460 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  40244e:	f240 2291 	movw	r2, #657	; 0x291
  402452:	4908      	ldr	r1, [pc, #32]	; (402474 <_get_usart_index+0x44>)
  402454:	2000      	movs	r0, #0
  402456:	4b08      	ldr	r3, [pc, #32]	; (402478 <_get_usart_index+0x48>)
  402458:	4798      	blx	r3
	return 0;
  40245a:	2300      	movs	r3, #0
}
  40245c:	4618      	mov	r0, r3
  40245e:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  402460:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402464:	008a      	lsls	r2, r1, #2
  402466:	4906      	ldr	r1, [pc, #24]	; (402480 <_get_usart_index+0x50>)
  402468:	5c8a      	ldrb	r2, [r1, r2]
  40246a:	4290      	cmp	r0, r2
  40246c:	d0f6      	beq.n	40245c <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  40246e:	3301      	adds	r3, #1
  402470:	b2db      	uxtb	r3, r3
  402472:	e7eb      	b.n	40244c <_get_usart_index+0x1c>
  402474:	00405f20 	.word	0x00405f20
  402478:	0040169d 	.word	0x0040169d
  40247c:	00402405 	.word	0x00402405
  402480:	00405f14 	.word	0x00405f14

00402484 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  402484:	b510      	push	{r4, lr}
	ASSERT(hw);
  402486:	4604      	mov	r4, r0
  402488:	f240 229e 	movw	r2, #670	; 0x29e
  40248c:	4911      	ldr	r1, [pc, #68]	; (4024d4 <_usart_init+0x50>)
  40248e:	3000      	adds	r0, #0
  402490:	bf18      	it	ne
  402492:	2001      	movne	r0, #1
  402494:	4b10      	ldr	r3, [pc, #64]	; (4024d8 <_usart_init+0x54>)
  402496:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  402498:	4620      	mov	r0, r4
  40249a:	4b10      	ldr	r3, [pc, #64]	; (4024dc <_usart_init+0x58>)
  40249c:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  40249e:	4b10      	ldr	r3, [pc, #64]	; (4024e0 <_usart_init+0x5c>)
  4024a0:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  4024a4:	2300      	movs	r3, #0
  4024a6:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  4024a8:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  4024aa:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  4024ac:	22ac      	movs	r2, #172	; 0xac
  4024ae:	6022      	str	r2, [r4, #0]
  4024b0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4024b4:	6022      	str	r2, [r4, #0]
  4024b6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4024ba:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  4024bc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  4024c0:	0081      	lsls	r1, r0, #2
  4024c2:	4a08      	ldr	r2, [pc, #32]	; (4024e4 <_usart_init+0x60>)
  4024c4:	440a      	add	r2, r1
  4024c6:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  4024c8:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  4024ca:	4a07      	ldr	r2, [pc, #28]	; (4024e8 <_usart_init+0x64>)
  4024cc:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  4024ce:	4618      	mov	r0, r3
  4024d0:	bd10      	pop	{r4, pc}
  4024d2:	bf00      	nop
  4024d4:	00405f20 	.word	0x00405f20
  4024d8:	0040169d 	.word	0x0040169d
  4024dc:	00402431 	.word	0x00402431
  4024e0:	55534100 	.word	0x55534100
  4024e4:	00405f14 	.word	0x00405f14
  4024e8:	000100f4 	.word	0x000100f4

004024ec <_usart_sync_init>:
{
  4024ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4024ee:	460c      	mov	r4, r1
	ASSERT(device);
  4024f0:	4e09      	ldr	r6, [pc, #36]	; (402518 <_usart_sync_init+0x2c>)
  4024f2:	4607      	mov	r7, r0
  4024f4:	22bd      	movs	r2, #189	; 0xbd
  4024f6:	4631      	mov	r1, r6
  4024f8:	3000      	adds	r0, #0
  4024fa:	bf18      	it	ne
  4024fc:	2001      	movne	r0, #1
  4024fe:	4d07      	ldr	r5, [pc, #28]	; (40251c <_usart_sync_init+0x30>)
  402500:	47a8      	blx	r5
	ASSERT(hw);
  402502:	22be      	movs	r2, #190	; 0xbe
  402504:	4631      	mov	r1, r6
  402506:	1c20      	adds	r0, r4, #0
  402508:	bf18      	it	ne
  40250a:	2001      	movne	r0, #1
  40250c:	47a8      	blx	r5
	device->hw = hw;
  40250e:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  402510:	4620      	mov	r0, r4
  402512:	4b03      	ldr	r3, [pc, #12]	; (402520 <_usart_sync_init+0x34>)
  402514:	4798      	blx	r3
}
  402516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402518:	00405f20 	.word	0x00405f20
  40251c:	0040169d 	.word	0x0040169d
  402520:	00402485 	.word	0x00402485

00402524 <_usart_sync_enable>:
{
  402524:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  402526:	4e0a      	ldr	r6, [pc, #40]	; (402550 <_usart_sync_enable+0x2c>)
  402528:	4604      	mov	r4, r0
  40252a:	f240 1205 	movw	r2, #261	; 0x105
  40252e:	4631      	mov	r1, r6
  402530:	3000      	adds	r0, #0
  402532:	bf18      	it	ne
  402534:	2001      	movne	r0, #1
  402536:	4d07      	ldr	r5, [pc, #28]	; (402554 <_usart_sync_enable+0x30>)
  402538:	47a8      	blx	r5
	_usart_enable(device->hw);
  40253a:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  40253c:	f240 22c7 	movw	r2, #711	; 0x2c7
  402540:	4631      	mov	r1, r6
  402542:	1c20      	adds	r0, r4, #0
  402544:	bf18      	it	ne
  402546:	2001      	movne	r0, #1
  402548:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  40254a:	2350      	movs	r3, #80	; 0x50
  40254c:	6023      	str	r3, [r4, #0]
  40254e:	bd70      	pop	{r4, r5, r6, pc}
  402550:	00405f20 	.word	0x00405f20
  402554:	0040169d 	.word	0x0040169d

00402558 <_usart_sync_write_byte>:
{
  402558:	b538      	push	{r3, r4, r5, lr}
  40255a:	460c      	mov	r4, r1
	ASSERT(device);
  40255c:	4605      	mov	r5, r0
  40255e:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402562:	4904      	ldr	r1, [pc, #16]	; (402574 <_usart_sync_write_byte+0x1c>)
  402564:	3000      	adds	r0, #0
  402566:	bf18      	it	ne
  402568:	2001      	movne	r0, #1
  40256a:	4b03      	ldr	r3, [pc, #12]	; (402578 <_usart_sync_write_byte+0x20>)
  40256c:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  40256e:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  402570:	61dc      	str	r4, [r3, #28]
  402572:	bd38      	pop	{r3, r4, r5, pc}
  402574:	00405f20 	.word	0x00405f20
  402578:	0040169d 	.word	0x0040169d

0040257c <_usart_sync_read_byte>:
{
  40257c:	b510      	push	{r4, lr}
	ASSERT(device);
  40257e:	4604      	mov	r4, r0
  402580:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  402584:	4904      	ldr	r1, [pc, #16]	; (402598 <_usart_sync_read_byte+0x1c>)
  402586:	3000      	adds	r0, #0
  402588:	bf18      	it	ne
  40258a:	2001      	movne	r0, #1
  40258c:	4b03      	ldr	r3, [pc, #12]	; (40259c <_usart_sync_read_byte+0x20>)
  40258e:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  402590:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  402592:	6998      	ldr	r0, [r3, #24]
}
  402594:	b2c0      	uxtb	r0, r0
  402596:	bd10      	pop	{r4, pc}
  402598:	00405f20 	.word	0x00405f20
  40259c:	0040169d 	.word	0x0040169d

004025a0 <_usart_sync_is_ready_to_send>:
{
  4025a0:	b510      	push	{r4, lr}
	ASSERT(device);
  4025a2:	4604      	mov	r4, r0
  4025a4:	f240 12c3 	movw	r2, #451	; 0x1c3
  4025a8:	4905      	ldr	r1, [pc, #20]	; (4025c0 <_usart_sync_is_ready_to_send+0x20>)
  4025aa:	3000      	adds	r0, #0
  4025ac:	bf18      	it	ne
  4025ae:	2001      	movne	r0, #1
  4025b0:	4b04      	ldr	r3, [pc, #16]	; (4025c4 <_usart_sync_is_ready_to_send+0x24>)
  4025b2:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  4025b4:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  4025b6:	6958      	ldr	r0, [r3, #20]
}
  4025b8:	f3c0 0040 	ubfx	r0, r0, #1, #1
  4025bc:	bd10      	pop	{r4, pc}
  4025be:	bf00      	nop
  4025c0:	00405f20 	.word	0x00405f20
  4025c4:	0040169d 	.word	0x0040169d

004025c8 <_usart_sync_is_transmit_done>:
{
  4025c8:	b510      	push	{r4, lr}
	ASSERT(device);
  4025ca:	4604      	mov	r4, r0
  4025cc:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  4025d0:	4905      	ldr	r1, [pc, #20]	; (4025e8 <_usart_sync_is_transmit_done+0x20>)
  4025d2:	3000      	adds	r0, #0
  4025d4:	bf18      	it	ne
  4025d6:	2001      	movne	r0, #1
  4025d8:	4b04      	ldr	r3, [pc, #16]	; (4025ec <_usart_sync_is_transmit_done+0x24>)
  4025da:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  4025dc:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  4025de:	6958      	ldr	r0, [r3, #20]
}
  4025e0:	f3c0 2040 	ubfx	r0, r0, #9, #1
  4025e4:	bd10      	pop	{r4, pc}
  4025e6:	bf00      	nop
  4025e8:	00405f20 	.word	0x00405f20
  4025ec:	0040169d 	.word	0x0040169d

004025f0 <_usart_sync_is_byte_received>:
{
  4025f0:	b510      	push	{r4, lr}
	ASSERT(device);
  4025f2:	4604      	mov	r4, r0
  4025f4:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4025f8:	4905      	ldr	r1, [pc, #20]	; (402610 <_usart_sync_is_byte_received+0x20>)
  4025fa:	3000      	adds	r0, #0
  4025fc:	bf18      	it	ne
  4025fe:	2001      	movne	r0, #1
  402600:	4b04      	ldr	r3, [pc, #16]	; (402614 <_usart_sync_is_byte_received+0x24>)
  402602:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  402604:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  402606:	6958      	ldr	r0, [r3, #20]
  402608:	f000 0001 	and.w	r0, r0, #1
}
  40260c:	bd10      	pop	{r4, pc}
  40260e:	bf00      	nop
  402610:	00405f20 	.word	0x00405f20
  402614:	0040169d 	.word	0x0040169d

00402618 <_usart_get_usart_sync>:
}
  402618:	2000      	movs	r0, #0
  40261a:	4770      	bx	lr

0040261c <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  40261c:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  40261e:	2300      	movs	r3, #0
  402620:	e004      	b.n	40262c <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  402622:	0199      	lsls	r1, r3, #6
  402624:	4a16      	ldr	r2, [pc, #88]	; (402680 <_dma_init+0x64>)
  402626:	5852      	ldr	r2, [r2, r1]
  402628:	3301      	adds	r3, #1
  40262a:	b2db      	uxtb	r3, r3
  40262c:	2b17      	cmp	r3, #23
  40262e:	d9f8      	bls.n	402622 <_dma_init+0x6>
  402630:	2300      	movs	r3, #0
  402632:	e014      	b.n	40265e <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  402634:	4c13      	ldr	r4, [pc, #76]	; (402684 <_dma_init+0x68>)
  402636:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  40263a:	2100      	movs	r1, #0
  40263c:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  40263e:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  402640:	1c98      	adds	r0, r3, #2
  402642:	0180      	lsls	r0, r0, #6
  402644:	1825      	adds	r5, r4, r0
  402646:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  402648:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  40264a:	490f      	ldr	r1, [pc, #60]	; (402688 <_dma_init+0x6c>)
  40264c:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  402650:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  402652:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  402656:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  402658:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  40265a:	3301      	adds	r3, #1
  40265c:	b2db      	uxtb	r3, r3
  40265e:	2b17      	cmp	r3, #23
  402660:	d9e8      	bls.n	402634 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402662:	4b0a      	ldr	r3, [pc, #40]	; (40268c <_dma_init+0x70>)
  402664:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402668:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40266c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402670:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402674:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402678:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  40267a:	2000      	movs	r0, #0
  40267c:	bc30      	pop	{r4, r5}
  40267e:	4770      	bx	lr
  402680:	4007805c 	.word	0x4007805c
  402684:	40078000 	.word	0x40078000
  402688:	00405f3c 	.word	0x00405f3c
  40268c:	e000e100 	.word	0xe000e100

00402690 <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  402690:	0180      	lsls	r0, r0, #6
  402692:	4b02      	ldr	r3, [pc, #8]	; (40269c <_dma_set_destination_address+0xc>)
  402694:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  402696:	2000      	movs	r0, #0
  402698:	4770      	bx	lr
  40269a:	bf00      	nop
  40269c:	40078064 	.word	0x40078064

004026a0 <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  4026a0:	0180      	lsls	r0, r0, #6
  4026a2:	4b02      	ldr	r3, [pc, #8]	; (4026ac <_dma_set_source_address+0xc>)
  4026a4:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  4026a6:	2000      	movs	r0, #0
  4026a8:	4770      	bx	lr
  4026aa:	bf00      	nop
  4026ac:	40078060 	.word	0x40078060

004026b0 <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  4026b0:	0180      	lsls	r0, r0, #6
  4026b2:	4a04      	ldr	r2, [pc, #16]	; (4026c4 <_dma_set_data_amount+0x14>)
  4026b4:	4402      	add	r2, r0
  4026b6:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  4026b8:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  4026bc:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  4026be:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  4026c0:	2000      	movs	r0, #0
  4026c2:	4770      	bx	lr
  4026c4:	40078000 	.word	0x40078000

004026c8 <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  4026c8:	2301      	movs	r3, #1
  4026ca:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  4026ce:	4b03      	ldr	r3, [pc, #12]	; (4026dc <_dma_enable_transaction+0x14>)
  4026d0:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  4026d2:	b101      	cbz	r1, 4026d6 <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  4026d4:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  4026d6:	2000      	movs	r0, #0
  4026d8:	4770      	bx	lr
  4026da:	bf00      	nop
  4026dc:	40078000 	.word	0x40078000

004026e0 <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  4026e0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4026e4:	008a      	lsls	r2, r1, #2
  4026e6:	4b02      	ldr	r3, [pc, #8]	; (4026f0 <_dma_get_channel_resource+0x10>)
  4026e8:	4413      	add	r3, r2
  4026ea:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  4026ec:	2000      	movs	r0, #0
  4026ee:	4770      	bx	lr
  4026f0:	204003a0 	.word	0x204003a0

004026f4 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  4026f4:	b19a      	cbz	r2, 40271e <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  4026f6:	b951      	cbnz	r1, 40270e <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  4026f8:	0182      	lsls	r2, r0, #6
  4026fa:	4b13      	ldr	r3, [pc, #76]	; (402748 <_dma_set_irq_state+0x54>)
  4026fc:	4413      	add	r3, r2
  4026fe:	2201      	movs	r2, #1
  402700:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  402702:	2301      	movs	r3, #1
  402704:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  402708:	4b0f      	ldr	r3, [pc, #60]	; (402748 <_dma_set_irq_state+0x54>)
  40270a:	60d8      	str	r0, [r3, #12]
  40270c:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  40270e:	2901      	cmp	r1, #1
  402710:	d1f7      	bne.n	402702 <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  402712:	0182      	lsls	r2, r0, #6
  402714:	4b0c      	ldr	r3, [pc, #48]	; (402748 <_dma_set_irq_state+0x54>)
  402716:	4413      	add	r3, r2
  402718:	2270      	movs	r2, #112	; 0x70
  40271a:	651a      	str	r2, [r3, #80]	; 0x50
  40271c:	e7f1      	b.n	402702 <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  40271e:	b951      	cbnz	r1, 402736 <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  402720:	0182      	lsls	r2, r0, #6
  402722:	4b09      	ldr	r3, [pc, #36]	; (402748 <_dma_set_irq_state+0x54>)
  402724:	4413      	add	r3, r2
  402726:	2201      	movs	r2, #1
  402728:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  40272a:	2301      	movs	r3, #1
  40272c:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  402730:	4b05      	ldr	r3, [pc, #20]	; (402748 <_dma_set_irq_state+0x54>)
  402732:	6118      	str	r0, [r3, #16]
  402734:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  402736:	2901      	cmp	r1, #1
  402738:	d1f7      	bne.n	40272a <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  40273a:	0182      	lsls	r2, r0, #6
  40273c:	4b02      	ldr	r3, [pc, #8]	; (402748 <_dma_set_irq_state+0x54>)
  40273e:	4413      	add	r3, r2
  402740:	2270      	movs	r2, #112	; 0x70
  402742:	655a      	str	r2, [r3, #84]	; 0x54
  402744:	e7f1      	b.n	40272a <_dma_set_irq_state+0x36>
  402746:	bf00      	nop
  402748:	40078000 	.word	0x40078000

0040274c <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  40274c:	4b17      	ldr	r3, [pc, #92]	; (4027ac <XDMAC_Handler+0x60>)
  40274e:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402750:	2300      	movs	r3, #0
  402752:	2b17      	cmp	r3, #23
  402754:	d81b      	bhi.n	40278e <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  402756:	fa21 f203 	lsr.w	r2, r1, r3
  40275a:	f012 0f01 	tst.w	r2, #1
  40275e:	d102      	bne.n	402766 <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402760:	3301      	adds	r3, #1
  402762:	b2db      	uxtb	r3, r3
  402764:	e7f5      	b.n	402752 <XDMAC_Handler+0x6>
			channel = i;
  402766:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  402768:	2b00      	cmp	r3, #0
  40276a:	db1d      	blt.n	4027a8 <XDMAC_Handler+0x5c>
{
  40276c:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  40276e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  402772:	0090      	lsls	r0, r2, #2
  402774:	4a0e      	ldr	r2, [pc, #56]	; (4027b0 <XDMAC_Handler+0x64>)
  402776:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  402778:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  40277a:	0189      	lsls	r1, r1, #6
  40277c:	4a0d      	ldr	r2, [pc, #52]	; (4027b4 <XDMAC_Handler+0x68>)
  40277e:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  402780:	f012 0f70 	tst.w	r2, #112	; 0x70
  402784:	d106      	bne.n	402794 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  402786:	f012 0f01 	tst.w	r2, #1
  40278a:	d106      	bne.n	40279a <XDMAC_Handler+0x4e>
  40278c:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  40278e:	f04f 33ff 	mov.w	r3, #4294967295
  402792:	e7e9      	b.n	402768 <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  402794:	6843      	ldr	r3, [r0, #4]
  402796:	4798      	blx	r3
  402798:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  40279a:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  40279e:	00a3      	lsls	r3, r4, #2
  4027a0:	4a03      	ldr	r2, [pc, #12]	; (4027b0 <XDMAC_Handler+0x64>)
  4027a2:	58d3      	ldr	r3, [r2, r3]
  4027a4:	4798      	blx	r3
  4027a6:	e7f1      	b.n	40278c <XDMAC_Handler+0x40>
  4027a8:	4770      	bx	lr
  4027aa:	bf00      	nop
  4027ac:	40078000 	.word	0x40078000
  4027b0:	204003a0 	.word	0x204003a0
  4027b4:	4007805c 	.word	0x4007805c

004027b8 <main>:




int main(void)
{
  4027b8:	b580      	push	{r7, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  4027ba:	4b17      	ldr	r3, [pc, #92]	; (402818 <main+0x60>)
  4027bc:	4798      	blx	r3
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	/* Additional User initialisation */
	dma_adc_init();
  4027be:	4b17      	ldr	r3, [pc, #92]	; (40281c <main+0x64>)
  4027c0:	4798      	blx	r3
	pwm_init_user();
  4027c2:	4b17      	ldr	r3, [pc, #92]	; (402820 <main+0x68>)
  4027c4:	4798      	blx	r3
	encoder_init();
  4027c6:	4b17      	ldr	r3, [pc, #92]	; (402824 <main+0x6c>)
  4027c8:	4798      	blx	r3
	pos_sens_init();
  4027ca:	4b17      	ldr	r3, [pc, #92]	; (402828 <main+0x70>)
  4027cc:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  4027ce:	4b17      	ldr	r3, [pc, #92]	; (40282c <main+0x74>)
  4027d0:	4798      	blx	r3
	adc_enable_all();
  4027d2:	4b17      	ldr	r3, [pc, #92]	; (402830 <main+0x78>)
  4027d4:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  4027d6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4027da:	4b16      	ldr	r3, [pc, #88]	; (402834 <main+0x7c>)
  4027dc:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  4027de:	4816      	ldr	r0, [pc, #88]	; (402838 <main+0x80>)
  4027e0:	4c16      	ldr	r4, [pc, #88]	; (40283c <main+0x84>)
  4027e2:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  4027e4:	4816      	ldr	r0, [pc, #88]	; (402840 <main+0x88>)
  4027e6:	47a0      	blx	r4
  4027e8:	4f16      	ldr	r7, [pc, #88]	; (402844 <main+0x8c>)
  4027ea:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
  4027ee:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
  4027f2:	4d15      	ldr	r5, [pc, #84]	; (402848 <main+0x90>)
  4027f4:	f44f 7680 	mov.w	r6, #256	; 0x100
  4027f8:	632e      	str	r6, [r5, #48]	; 0x30
	/* Replace with your application code */
	while (1) {
		
		gpio_set_pin_level(PIN_GPIO_6,true);
		gpio_set_pin_level(PIN_USER_LED,true);
		delay_ms(500);
  4027fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4027fe:	4c13      	ldr	r4, [pc, #76]	; (40284c <main+0x94>)
  402800:	47a0      	blx	r4
		
		dma_adc_0_enable_for_one_transaction();
  402802:	4b13      	ldr	r3, [pc, #76]	; (402850 <main+0x98>)
  402804:	4798      	blx	r3
		dma_adc_1_enable_for_one_transaction();
  402806:	4b13      	ldr	r3, [pc, #76]	; (402854 <main+0x9c>)
  402808:	4798      	blx	r3
	((Pio *)hw)->PIO_CODR = mask;
  40280a:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  40280e:	636e      	str	r6, [r5, #52]	; 0x34
		//printf("main - %i %i %i %i %i %i %i %i %i %i %i %i  \n", (int)afec_buf[0],(int)afec_buf[1],(int)afec_buf[2],(int)afec_buf[3],(int)afec_buf[4],(int)afec_buf[5],(int)afec_buf[6],(int)afec_buf[7],(int)afec_buf[8],(int)afec_buf[9],(int)afec_buf[10],(int)afec_buf[11]);
		//AFEC0_Handler
		
		gpio_set_pin_level(PIN_GPIO_6,false);
		gpio_set_pin_level(PIN_USER_LED,false);
		delay_ms(500);
  402810:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  402814:	47a0      	blx	r4
  402816:	e7e7      	b.n	4027e8 <main+0x30>
  402818:	004001d5 	.word	0x004001d5
  40281c:	0040063d 	.word	0x0040063d
  402820:	004007e5 	.word	0x004007e5
  402824:	004001e9 	.word	0x004001e9
  402828:	0040048d 	.word	0x0040048d
  40282c:	004008b9 	.word	0x004008b9
  402830:	00400761 	.word	0x00400761
  402834:	400e0e00 	.word	0x400e0e00
  402838:	204005d4 	.word	0x204005d4
  40283c:	0040151d 	.word	0x0040151d
  402840:	20400524 	.word	0x20400524
  402844:	400e1400 	.word	0x400e1400
  402848:	400e1200 	.word	0x400e1200
  40284c:	00401155 	.word	0x00401155
  402850:	00400709 	.word	0x00400709
  402854:	00400735 	.word	0x00400735

00402858 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  402858:	b958      	cbnz	r0, 402872 <_read+0x1a>
{
  40285a:	b508      	push	{r3, lr}
  40285c:	460b      	mov	r3, r1
  40285e:	4611      	mov	r1, r2
  402860:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  402862:	4b05      	ldr	r3, [pc, #20]	; (402878 <_read+0x20>)
  402864:	4798      	blx	r3
	if (n < 0) {
  402866:	2800      	cmp	r0, #0
  402868:	db00      	blt.n	40286c <_read+0x14>
		return -1;
	}

	return n;
}
  40286a:	bd08      	pop	{r3, pc}
		return -1;
  40286c:	f04f 30ff 	mov.w	r0, #4294967295
  402870:	bd08      	pop	{r3, pc}
		return -1;
  402872:	f04f 30ff 	mov.w	r0, #4294967295
  402876:	4770      	bx	lr
  402878:	004028d1 	.word	0x004028d1

0040287c <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  40287c:	3801      	subs	r0, #1
  40287e:	2802      	cmp	r0, #2
  402880:	d80b      	bhi.n	40289a <_write+0x1e>
{
  402882:	b508      	push	{r3, lr}
  402884:	460b      	mov	r3, r1
  402886:	4611      	mov	r1, r2
  402888:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  40288a:	4b05      	ldr	r3, [pc, #20]	; (4028a0 <_write+0x24>)
  40288c:	4798      	blx	r3
	if (n < 0) {
  40288e:	2800      	cmp	r0, #0
  402890:	db00      	blt.n	402894 <_write+0x18>
		return -1;
	}

	return n;
}
  402892:	bd08      	pop	{r3, pc}
		return -1;
  402894:	f04f 30ff 	mov.w	r0, #4294967295
  402898:	bd08      	pop	{r3, pc}
		return -1;
  40289a:	f04f 30ff 	mov.w	r0, #4294967295
  40289e:	4770      	bx	lr
  4028a0:	004028f5 	.word	0x004028f5

004028a4 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  4028a4:	b570      	push	{r4, r5, r6, lr}
  4028a6:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  4028a8:	4d06      	ldr	r5, [pc, #24]	; (4028c4 <stdio_io_init+0x20>)
  4028aa:	682b      	ldr	r3, [r5, #0]
  4028ac:	2100      	movs	r1, #0
  4028ae:	6898      	ldr	r0, [r3, #8]
  4028b0:	4c05      	ldr	r4, [pc, #20]	; (4028c8 <stdio_io_init+0x24>)
  4028b2:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4028b4:	682b      	ldr	r3, [r5, #0]
  4028b6:	2100      	movs	r1, #0
  4028b8:	6858      	ldr	r0, [r3, #4]
  4028ba:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  4028bc:	4b03      	ldr	r3, [pc, #12]	; (4028cc <stdio_io_init+0x28>)
  4028be:	601e      	str	r6, [r3, #0]
  4028c0:	bd70      	pop	{r4, r5, r6, pc}
  4028c2:	bf00      	nop
  4028c4:	20400048 	.word	0x20400048
  4028c8:	00403b89 	.word	0x00403b89
  4028cc:	204004c0 	.word	0x204004c0

004028d0 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  4028d0:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  4028d2:	4b06      	ldr	r3, [pc, #24]	; (4028ec <stdio_io_read+0x1c>)
  4028d4:	681b      	ldr	r3, [r3, #0]
  4028d6:	b133      	cbz	r3, 4028e6 <stdio_io_read+0x16>
  4028d8:	460a      	mov	r2, r1
  4028da:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  4028dc:	b292      	uxth	r2, r2
  4028de:	4618      	mov	r0, r3
  4028e0:	4b03      	ldr	r3, [pc, #12]	; (4028f0 <stdio_io_read+0x20>)
  4028e2:	4798      	blx	r3
  4028e4:	bd08      	pop	{r3, pc}
		return 0;
  4028e6:	2000      	movs	r0, #0
}
  4028e8:	bd08      	pop	{r3, pc}
  4028ea:	bf00      	nop
  4028ec:	204004c0 	.word	0x204004c0
  4028f0:	004012ed 	.word	0x004012ed

004028f4 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  4028f4:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  4028f6:	4b06      	ldr	r3, [pc, #24]	; (402910 <stdio_io_write+0x1c>)
  4028f8:	681b      	ldr	r3, [r3, #0]
  4028fa:	b133      	cbz	r3, 40290a <stdio_io_write+0x16>
  4028fc:	460a      	mov	r2, r1
  4028fe:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  402900:	b292      	uxth	r2, r2
  402902:	4618      	mov	r0, r3
  402904:	4b03      	ldr	r3, [pc, #12]	; (402914 <stdio_io_write+0x20>)
  402906:	4798      	blx	r3
  402908:	bd08      	pop	{r3, pc}
		return 0;
  40290a:	2000      	movs	r0, #0
}
  40290c:	bd08      	pop	{r3, pc}
  40290e:	bf00      	nop
  402910:	204004c0 	.word	0x204004c0
  402914:	004012bd 	.word	0x004012bd

00402918 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  402918:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  40291a:	4c04      	ldr	r4, [pc, #16]	; (40292c <stdio_redirect_init+0x14>)
  40291c:	4620      	mov	r0, r4
  40291e:	4b04      	ldr	r3, [pc, #16]	; (402930 <stdio_redirect_init+0x18>)
  402920:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  402922:	4620      	mov	r0, r4
  402924:	4b03      	ldr	r3, [pc, #12]	; (402934 <stdio_redirect_init+0x1c>)
  402926:	4798      	blx	r3
  402928:	bd10      	pop	{r4, pc}
  40292a:	bf00      	nop
  40292c:	204005c8 	.word	0x204005c8
  402930:	00401671 	.word	0x00401671
  402934:	004028a5 	.word	0x004028a5

00402938 <__aeabi_drsub>:
  402938:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40293c:	e002      	b.n	402944 <__adddf3>
  40293e:	bf00      	nop

00402940 <__aeabi_dsub>:
  402940:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402944 <__adddf3>:
  402944:	b530      	push	{r4, r5, lr}
  402946:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40294a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40294e:	ea94 0f05 	teq	r4, r5
  402952:	bf08      	it	eq
  402954:	ea90 0f02 	teqeq	r0, r2
  402958:	bf1f      	itttt	ne
  40295a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40295e:	ea55 0c02 	orrsne.w	ip, r5, r2
  402962:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402966:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40296a:	f000 80e2 	beq.w	402b32 <__adddf3+0x1ee>
  40296e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402972:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402976:	bfb8      	it	lt
  402978:	426d      	neglt	r5, r5
  40297a:	dd0c      	ble.n	402996 <__adddf3+0x52>
  40297c:	442c      	add	r4, r5
  40297e:	ea80 0202 	eor.w	r2, r0, r2
  402982:	ea81 0303 	eor.w	r3, r1, r3
  402986:	ea82 0000 	eor.w	r0, r2, r0
  40298a:	ea83 0101 	eor.w	r1, r3, r1
  40298e:	ea80 0202 	eor.w	r2, r0, r2
  402992:	ea81 0303 	eor.w	r3, r1, r3
  402996:	2d36      	cmp	r5, #54	; 0x36
  402998:	bf88      	it	hi
  40299a:	bd30      	pophi	{r4, r5, pc}
  40299c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4029a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4029a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4029a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4029ac:	d002      	beq.n	4029b4 <__adddf3+0x70>
  4029ae:	4240      	negs	r0, r0
  4029b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4029b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4029b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4029bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4029c0:	d002      	beq.n	4029c8 <__adddf3+0x84>
  4029c2:	4252      	negs	r2, r2
  4029c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4029c8:	ea94 0f05 	teq	r4, r5
  4029cc:	f000 80a7 	beq.w	402b1e <__adddf3+0x1da>
  4029d0:	f1a4 0401 	sub.w	r4, r4, #1
  4029d4:	f1d5 0e20 	rsbs	lr, r5, #32
  4029d8:	db0d      	blt.n	4029f6 <__adddf3+0xb2>
  4029da:	fa02 fc0e 	lsl.w	ip, r2, lr
  4029de:	fa22 f205 	lsr.w	r2, r2, r5
  4029e2:	1880      	adds	r0, r0, r2
  4029e4:	f141 0100 	adc.w	r1, r1, #0
  4029e8:	fa03 f20e 	lsl.w	r2, r3, lr
  4029ec:	1880      	adds	r0, r0, r2
  4029ee:	fa43 f305 	asr.w	r3, r3, r5
  4029f2:	4159      	adcs	r1, r3
  4029f4:	e00e      	b.n	402a14 <__adddf3+0xd0>
  4029f6:	f1a5 0520 	sub.w	r5, r5, #32
  4029fa:	f10e 0e20 	add.w	lr, lr, #32
  4029fe:	2a01      	cmp	r2, #1
  402a00:	fa03 fc0e 	lsl.w	ip, r3, lr
  402a04:	bf28      	it	cs
  402a06:	f04c 0c02 	orrcs.w	ip, ip, #2
  402a0a:	fa43 f305 	asr.w	r3, r3, r5
  402a0e:	18c0      	adds	r0, r0, r3
  402a10:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402a14:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402a18:	d507      	bpl.n	402a2a <__adddf3+0xe6>
  402a1a:	f04f 0e00 	mov.w	lr, #0
  402a1e:	f1dc 0c00 	rsbs	ip, ip, #0
  402a22:	eb7e 0000 	sbcs.w	r0, lr, r0
  402a26:	eb6e 0101 	sbc.w	r1, lr, r1
  402a2a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402a2e:	d31b      	bcc.n	402a68 <__adddf3+0x124>
  402a30:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402a34:	d30c      	bcc.n	402a50 <__adddf3+0x10c>
  402a36:	0849      	lsrs	r1, r1, #1
  402a38:	ea5f 0030 	movs.w	r0, r0, rrx
  402a3c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402a40:	f104 0401 	add.w	r4, r4, #1
  402a44:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402a48:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402a4c:	f080 809a 	bcs.w	402b84 <__adddf3+0x240>
  402a50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402a54:	bf08      	it	eq
  402a56:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402a5a:	f150 0000 	adcs.w	r0, r0, #0
  402a5e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402a62:	ea41 0105 	orr.w	r1, r1, r5
  402a66:	bd30      	pop	{r4, r5, pc}
  402a68:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402a6c:	4140      	adcs	r0, r0
  402a6e:	eb41 0101 	adc.w	r1, r1, r1
  402a72:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402a76:	f1a4 0401 	sub.w	r4, r4, #1
  402a7a:	d1e9      	bne.n	402a50 <__adddf3+0x10c>
  402a7c:	f091 0f00 	teq	r1, #0
  402a80:	bf04      	itt	eq
  402a82:	4601      	moveq	r1, r0
  402a84:	2000      	moveq	r0, #0
  402a86:	fab1 f381 	clz	r3, r1
  402a8a:	bf08      	it	eq
  402a8c:	3320      	addeq	r3, #32
  402a8e:	f1a3 030b 	sub.w	r3, r3, #11
  402a92:	f1b3 0220 	subs.w	r2, r3, #32
  402a96:	da0c      	bge.n	402ab2 <__adddf3+0x16e>
  402a98:	320c      	adds	r2, #12
  402a9a:	dd08      	ble.n	402aae <__adddf3+0x16a>
  402a9c:	f102 0c14 	add.w	ip, r2, #20
  402aa0:	f1c2 020c 	rsb	r2, r2, #12
  402aa4:	fa01 f00c 	lsl.w	r0, r1, ip
  402aa8:	fa21 f102 	lsr.w	r1, r1, r2
  402aac:	e00c      	b.n	402ac8 <__adddf3+0x184>
  402aae:	f102 0214 	add.w	r2, r2, #20
  402ab2:	bfd8      	it	le
  402ab4:	f1c2 0c20 	rsble	ip, r2, #32
  402ab8:	fa01 f102 	lsl.w	r1, r1, r2
  402abc:	fa20 fc0c 	lsr.w	ip, r0, ip
  402ac0:	bfdc      	itt	le
  402ac2:	ea41 010c 	orrle.w	r1, r1, ip
  402ac6:	4090      	lslle	r0, r2
  402ac8:	1ae4      	subs	r4, r4, r3
  402aca:	bfa2      	ittt	ge
  402acc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402ad0:	4329      	orrge	r1, r5
  402ad2:	bd30      	popge	{r4, r5, pc}
  402ad4:	ea6f 0404 	mvn.w	r4, r4
  402ad8:	3c1f      	subs	r4, #31
  402ada:	da1c      	bge.n	402b16 <__adddf3+0x1d2>
  402adc:	340c      	adds	r4, #12
  402ade:	dc0e      	bgt.n	402afe <__adddf3+0x1ba>
  402ae0:	f104 0414 	add.w	r4, r4, #20
  402ae4:	f1c4 0220 	rsb	r2, r4, #32
  402ae8:	fa20 f004 	lsr.w	r0, r0, r4
  402aec:	fa01 f302 	lsl.w	r3, r1, r2
  402af0:	ea40 0003 	orr.w	r0, r0, r3
  402af4:	fa21 f304 	lsr.w	r3, r1, r4
  402af8:	ea45 0103 	orr.w	r1, r5, r3
  402afc:	bd30      	pop	{r4, r5, pc}
  402afe:	f1c4 040c 	rsb	r4, r4, #12
  402b02:	f1c4 0220 	rsb	r2, r4, #32
  402b06:	fa20 f002 	lsr.w	r0, r0, r2
  402b0a:	fa01 f304 	lsl.w	r3, r1, r4
  402b0e:	ea40 0003 	orr.w	r0, r0, r3
  402b12:	4629      	mov	r1, r5
  402b14:	bd30      	pop	{r4, r5, pc}
  402b16:	fa21 f004 	lsr.w	r0, r1, r4
  402b1a:	4629      	mov	r1, r5
  402b1c:	bd30      	pop	{r4, r5, pc}
  402b1e:	f094 0f00 	teq	r4, #0
  402b22:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402b26:	bf06      	itte	eq
  402b28:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402b2c:	3401      	addeq	r4, #1
  402b2e:	3d01      	subne	r5, #1
  402b30:	e74e      	b.n	4029d0 <__adddf3+0x8c>
  402b32:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402b36:	bf18      	it	ne
  402b38:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402b3c:	d029      	beq.n	402b92 <__adddf3+0x24e>
  402b3e:	ea94 0f05 	teq	r4, r5
  402b42:	bf08      	it	eq
  402b44:	ea90 0f02 	teqeq	r0, r2
  402b48:	d005      	beq.n	402b56 <__adddf3+0x212>
  402b4a:	ea54 0c00 	orrs.w	ip, r4, r0
  402b4e:	bf04      	itt	eq
  402b50:	4619      	moveq	r1, r3
  402b52:	4610      	moveq	r0, r2
  402b54:	bd30      	pop	{r4, r5, pc}
  402b56:	ea91 0f03 	teq	r1, r3
  402b5a:	bf1e      	ittt	ne
  402b5c:	2100      	movne	r1, #0
  402b5e:	2000      	movne	r0, #0
  402b60:	bd30      	popne	{r4, r5, pc}
  402b62:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402b66:	d105      	bne.n	402b74 <__adddf3+0x230>
  402b68:	0040      	lsls	r0, r0, #1
  402b6a:	4149      	adcs	r1, r1
  402b6c:	bf28      	it	cs
  402b6e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402b72:	bd30      	pop	{r4, r5, pc}
  402b74:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402b78:	bf3c      	itt	cc
  402b7a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402b7e:	bd30      	popcc	{r4, r5, pc}
  402b80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402b84:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402b88:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402b8c:	f04f 0000 	mov.w	r0, #0
  402b90:	bd30      	pop	{r4, r5, pc}
  402b92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402b96:	bf1a      	itte	ne
  402b98:	4619      	movne	r1, r3
  402b9a:	4610      	movne	r0, r2
  402b9c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402ba0:	bf1c      	itt	ne
  402ba2:	460b      	movne	r3, r1
  402ba4:	4602      	movne	r2, r0
  402ba6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402baa:	bf06      	itte	eq
  402bac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402bb0:	ea91 0f03 	teqeq	r1, r3
  402bb4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402bb8:	bd30      	pop	{r4, r5, pc}
  402bba:	bf00      	nop

00402bbc <__aeabi_ui2d>:
  402bbc:	f090 0f00 	teq	r0, #0
  402bc0:	bf04      	itt	eq
  402bc2:	2100      	moveq	r1, #0
  402bc4:	4770      	bxeq	lr
  402bc6:	b530      	push	{r4, r5, lr}
  402bc8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402bcc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402bd0:	f04f 0500 	mov.w	r5, #0
  402bd4:	f04f 0100 	mov.w	r1, #0
  402bd8:	e750      	b.n	402a7c <__adddf3+0x138>
  402bda:	bf00      	nop

00402bdc <__aeabi_i2d>:
  402bdc:	f090 0f00 	teq	r0, #0
  402be0:	bf04      	itt	eq
  402be2:	2100      	moveq	r1, #0
  402be4:	4770      	bxeq	lr
  402be6:	b530      	push	{r4, r5, lr}
  402be8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402bec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402bf0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402bf4:	bf48      	it	mi
  402bf6:	4240      	negmi	r0, r0
  402bf8:	f04f 0100 	mov.w	r1, #0
  402bfc:	e73e      	b.n	402a7c <__adddf3+0x138>
  402bfe:	bf00      	nop

00402c00 <__aeabi_f2d>:
  402c00:	0042      	lsls	r2, r0, #1
  402c02:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402c06:	ea4f 0131 	mov.w	r1, r1, rrx
  402c0a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402c0e:	bf1f      	itttt	ne
  402c10:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402c14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402c18:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402c1c:	4770      	bxne	lr
  402c1e:	f092 0f00 	teq	r2, #0
  402c22:	bf14      	ite	ne
  402c24:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402c28:	4770      	bxeq	lr
  402c2a:	b530      	push	{r4, r5, lr}
  402c2c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402c30:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402c34:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402c38:	e720      	b.n	402a7c <__adddf3+0x138>
  402c3a:	bf00      	nop

00402c3c <__aeabi_ul2d>:
  402c3c:	ea50 0201 	orrs.w	r2, r0, r1
  402c40:	bf08      	it	eq
  402c42:	4770      	bxeq	lr
  402c44:	b530      	push	{r4, r5, lr}
  402c46:	f04f 0500 	mov.w	r5, #0
  402c4a:	e00a      	b.n	402c62 <__aeabi_l2d+0x16>

00402c4c <__aeabi_l2d>:
  402c4c:	ea50 0201 	orrs.w	r2, r0, r1
  402c50:	bf08      	it	eq
  402c52:	4770      	bxeq	lr
  402c54:	b530      	push	{r4, r5, lr}
  402c56:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402c5a:	d502      	bpl.n	402c62 <__aeabi_l2d+0x16>
  402c5c:	4240      	negs	r0, r0
  402c5e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402c62:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402c66:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402c6a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402c6e:	f43f aedc 	beq.w	402a2a <__adddf3+0xe6>
  402c72:	f04f 0203 	mov.w	r2, #3
  402c76:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402c7a:	bf18      	it	ne
  402c7c:	3203      	addne	r2, #3
  402c7e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402c82:	bf18      	it	ne
  402c84:	3203      	addne	r2, #3
  402c86:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402c8a:	f1c2 0320 	rsb	r3, r2, #32
  402c8e:	fa00 fc03 	lsl.w	ip, r0, r3
  402c92:	fa20 f002 	lsr.w	r0, r0, r2
  402c96:	fa01 fe03 	lsl.w	lr, r1, r3
  402c9a:	ea40 000e 	orr.w	r0, r0, lr
  402c9e:	fa21 f102 	lsr.w	r1, r1, r2
  402ca2:	4414      	add	r4, r2
  402ca4:	e6c1      	b.n	402a2a <__adddf3+0xe6>
  402ca6:	bf00      	nop

00402ca8 <__aeabi_dmul>:
  402ca8:	b570      	push	{r4, r5, r6, lr}
  402caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402cb6:	bf1d      	ittte	ne
  402cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402cbc:	ea94 0f0c 	teqne	r4, ip
  402cc0:	ea95 0f0c 	teqne	r5, ip
  402cc4:	f000 f8de 	bleq	402e84 <__aeabi_dmul+0x1dc>
  402cc8:	442c      	add	r4, r5
  402cca:	ea81 0603 	eor.w	r6, r1, r3
  402cce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402cd2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402cd6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402cda:	bf18      	it	ne
  402cdc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402ce0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402ce4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402ce8:	d038      	beq.n	402d5c <__aeabi_dmul+0xb4>
  402cea:	fba0 ce02 	umull	ip, lr, r0, r2
  402cee:	f04f 0500 	mov.w	r5, #0
  402cf2:	fbe1 e502 	umlal	lr, r5, r1, r2
  402cf6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402cfa:	fbe0 e503 	umlal	lr, r5, r0, r3
  402cfe:	f04f 0600 	mov.w	r6, #0
  402d02:	fbe1 5603 	umlal	r5, r6, r1, r3
  402d06:	f09c 0f00 	teq	ip, #0
  402d0a:	bf18      	it	ne
  402d0c:	f04e 0e01 	orrne.w	lr, lr, #1
  402d10:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402d14:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402d18:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402d1c:	d204      	bcs.n	402d28 <__aeabi_dmul+0x80>
  402d1e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402d22:	416d      	adcs	r5, r5
  402d24:	eb46 0606 	adc.w	r6, r6, r6
  402d28:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402d2c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402d30:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402d34:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402d38:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402d3c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402d40:	bf88      	it	hi
  402d42:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402d46:	d81e      	bhi.n	402d86 <__aeabi_dmul+0xde>
  402d48:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402d4c:	bf08      	it	eq
  402d4e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402d52:	f150 0000 	adcs.w	r0, r0, #0
  402d56:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402d5a:	bd70      	pop	{r4, r5, r6, pc}
  402d5c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402d60:	ea46 0101 	orr.w	r1, r6, r1
  402d64:	ea40 0002 	orr.w	r0, r0, r2
  402d68:	ea81 0103 	eor.w	r1, r1, r3
  402d6c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402d70:	bfc2      	ittt	gt
  402d72:	ebd4 050c 	rsbsgt	r5, r4, ip
  402d76:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402d7a:	bd70      	popgt	{r4, r5, r6, pc}
  402d7c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402d80:	f04f 0e00 	mov.w	lr, #0
  402d84:	3c01      	subs	r4, #1
  402d86:	f300 80ab 	bgt.w	402ee0 <__aeabi_dmul+0x238>
  402d8a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402d8e:	bfde      	ittt	le
  402d90:	2000      	movle	r0, #0
  402d92:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402d96:	bd70      	pople	{r4, r5, r6, pc}
  402d98:	f1c4 0400 	rsb	r4, r4, #0
  402d9c:	3c20      	subs	r4, #32
  402d9e:	da35      	bge.n	402e0c <__aeabi_dmul+0x164>
  402da0:	340c      	adds	r4, #12
  402da2:	dc1b      	bgt.n	402ddc <__aeabi_dmul+0x134>
  402da4:	f104 0414 	add.w	r4, r4, #20
  402da8:	f1c4 0520 	rsb	r5, r4, #32
  402dac:	fa00 f305 	lsl.w	r3, r0, r5
  402db0:	fa20 f004 	lsr.w	r0, r0, r4
  402db4:	fa01 f205 	lsl.w	r2, r1, r5
  402db8:	ea40 0002 	orr.w	r0, r0, r2
  402dbc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402dc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402dc4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402dc8:	fa21 f604 	lsr.w	r6, r1, r4
  402dcc:	eb42 0106 	adc.w	r1, r2, r6
  402dd0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402dd4:	bf08      	it	eq
  402dd6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402dda:	bd70      	pop	{r4, r5, r6, pc}
  402ddc:	f1c4 040c 	rsb	r4, r4, #12
  402de0:	f1c4 0520 	rsb	r5, r4, #32
  402de4:	fa00 f304 	lsl.w	r3, r0, r4
  402de8:	fa20 f005 	lsr.w	r0, r0, r5
  402dec:	fa01 f204 	lsl.w	r2, r1, r4
  402df0:	ea40 0002 	orr.w	r0, r0, r2
  402df4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402df8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402dfc:	f141 0100 	adc.w	r1, r1, #0
  402e00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402e04:	bf08      	it	eq
  402e06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402e0a:	bd70      	pop	{r4, r5, r6, pc}
  402e0c:	f1c4 0520 	rsb	r5, r4, #32
  402e10:	fa00 f205 	lsl.w	r2, r0, r5
  402e14:	ea4e 0e02 	orr.w	lr, lr, r2
  402e18:	fa20 f304 	lsr.w	r3, r0, r4
  402e1c:	fa01 f205 	lsl.w	r2, r1, r5
  402e20:	ea43 0302 	orr.w	r3, r3, r2
  402e24:	fa21 f004 	lsr.w	r0, r1, r4
  402e28:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402e2c:	fa21 f204 	lsr.w	r2, r1, r4
  402e30:	ea20 0002 	bic.w	r0, r0, r2
  402e34:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402e38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402e3c:	bf08      	it	eq
  402e3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402e42:	bd70      	pop	{r4, r5, r6, pc}
  402e44:	f094 0f00 	teq	r4, #0
  402e48:	d10f      	bne.n	402e6a <__aeabi_dmul+0x1c2>
  402e4a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402e4e:	0040      	lsls	r0, r0, #1
  402e50:	eb41 0101 	adc.w	r1, r1, r1
  402e54:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402e58:	bf08      	it	eq
  402e5a:	3c01      	subeq	r4, #1
  402e5c:	d0f7      	beq.n	402e4e <__aeabi_dmul+0x1a6>
  402e5e:	ea41 0106 	orr.w	r1, r1, r6
  402e62:	f095 0f00 	teq	r5, #0
  402e66:	bf18      	it	ne
  402e68:	4770      	bxne	lr
  402e6a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402e6e:	0052      	lsls	r2, r2, #1
  402e70:	eb43 0303 	adc.w	r3, r3, r3
  402e74:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402e78:	bf08      	it	eq
  402e7a:	3d01      	subeq	r5, #1
  402e7c:	d0f7      	beq.n	402e6e <__aeabi_dmul+0x1c6>
  402e7e:	ea43 0306 	orr.w	r3, r3, r6
  402e82:	4770      	bx	lr
  402e84:	ea94 0f0c 	teq	r4, ip
  402e88:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402e8c:	bf18      	it	ne
  402e8e:	ea95 0f0c 	teqne	r5, ip
  402e92:	d00c      	beq.n	402eae <__aeabi_dmul+0x206>
  402e94:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402e98:	bf18      	it	ne
  402e9a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402e9e:	d1d1      	bne.n	402e44 <__aeabi_dmul+0x19c>
  402ea0:	ea81 0103 	eor.w	r1, r1, r3
  402ea4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ea8:	f04f 0000 	mov.w	r0, #0
  402eac:	bd70      	pop	{r4, r5, r6, pc}
  402eae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402eb2:	bf06      	itte	eq
  402eb4:	4610      	moveq	r0, r2
  402eb6:	4619      	moveq	r1, r3
  402eb8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402ebc:	d019      	beq.n	402ef2 <__aeabi_dmul+0x24a>
  402ebe:	ea94 0f0c 	teq	r4, ip
  402ec2:	d102      	bne.n	402eca <__aeabi_dmul+0x222>
  402ec4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402ec8:	d113      	bne.n	402ef2 <__aeabi_dmul+0x24a>
  402eca:	ea95 0f0c 	teq	r5, ip
  402ece:	d105      	bne.n	402edc <__aeabi_dmul+0x234>
  402ed0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402ed4:	bf1c      	itt	ne
  402ed6:	4610      	movne	r0, r2
  402ed8:	4619      	movne	r1, r3
  402eda:	d10a      	bne.n	402ef2 <__aeabi_dmul+0x24a>
  402edc:	ea81 0103 	eor.w	r1, r1, r3
  402ee0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ee4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ee8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402eec:	f04f 0000 	mov.w	r0, #0
  402ef0:	bd70      	pop	{r4, r5, r6, pc}
  402ef2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ef6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402efa:	bd70      	pop	{r4, r5, r6, pc}

00402efc <__aeabi_ddiv>:
  402efc:	b570      	push	{r4, r5, r6, lr}
  402efe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402f02:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402f06:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402f0a:	bf1d      	ittte	ne
  402f0c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402f10:	ea94 0f0c 	teqne	r4, ip
  402f14:	ea95 0f0c 	teqne	r5, ip
  402f18:	f000 f8a7 	bleq	40306a <__aeabi_ddiv+0x16e>
  402f1c:	eba4 0405 	sub.w	r4, r4, r5
  402f20:	ea81 0e03 	eor.w	lr, r1, r3
  402f24:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402f28:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402f2c:	f000 8088 	beq.w	403040 <__aeabi_ddiv+0x144>
  402f30:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402f34:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402f38:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402f3c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402f40:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402f44:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402f48:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402f4c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402f50:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402f54:	429d      	cmp	r5, r3
  402f56:	bf08      	it	eq
  402f58:	4296      	cmpeq	r6, r2
  402f5a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402f5e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402f62:	d202      	bcs.n	402f6a <__aeabi_ddiv+0x6e>
  402f64:	085b      	lsrs	r3, r3, #1
  402f66:	ea4f 0232 	mov.w	r2, r2, rrx
  402f6a:	1ab6      	subs	r6, r6, r2
  402f6c:	eb65 0503 	sbc.w	r5, r5, r3
  402f70:	085b      	lsrs	r3, r3, #1
  402f72:	ea4f 0232 	mov.w	r2, r2, rrx
  402f76:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402f7a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402f7e:	ebb6 0e02 	subs.w	lr, r6, r2
  402f82:	eb75 0e03 	sbcs.w	lr, r5, r3
  402f86:	bf22      	ittt	cs
  402f88:	1ab6      	subcs	r6, r6, r2
  402f8a:	4675      	movcs	r5, lr
  402f8c:	ea40 000c 	orrcs.w	r0, r0, ip
  402f90:	085b      	lsrs	r3, r3, #1
  402f92:	ea4f 0232 	mov.w	r2, r2, rrx
  402f96:	ebb6 0e02 	subs.w	lr, r6, r2
  402f9a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402f9e:	bf22      	ittt	cs
  402fa0:	1ab6      	subcs	r6, r6, r2
  402fa2:	4675      	movcs	r5, lr
  402fa4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402fa8:	085b      	lsrs	r3, r3, #1
  402faa:	ea4f 0232 	mov.w	r2, r2, rrx
  402fae:	ebb6 0e02 	subs.w	lr, r6, r2
  402fb2:	eb75 0e03 	sbcs.w	lr, r5, r3
  402fb6:	bf22      	ittt	cs
  402fb8:	1ab6      	subcs	r6, r6, r2
  402fba:	4675      	movcs	r5, lr
  402fbc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402fc0:	085b      	lsrs	r3, r3, #1
  402fc2:	ea4f 0232 	mov.w	r2, r2, rrx
  402fc6:	ebb6 0e02 	subs.w	lr, r6, r2
  402fca:	eb75 0e03 	sbcs.w	lr, r5, r3
  402fce:	bf22      	ittt	cs
  402fd0:	1ab6      	subcs	r6, r6, r2
  402fd2:	4675      	movcs	r5, lr
  402fd4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402fd8:	ea55 0e06 	orrs.w	lr, r5, r6
  402fdc:	d018      	beq.n	403010 <__aeabi_ddiv+0x114>
  402fde:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402fe2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402fe6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402fea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402fee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402ff2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402ff6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402ffa:	d1c0      	bne.n	402f7e <__aeabi_ddiv+0x82>
  402ffc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403000:	d10b      	bne.n	40301a <__aeabi_ddiv+0x11e>
  403002:	ea41 0100 	orr.w	r1, r1, r0
  403006:	f04f 0000 	mov.w	r0, #0
  40300a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40300e:	e7b6      	b.n	402f7e <__aeabi_ddiv+0x82>
  403010:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403014:	bf04      	itt	eq
  403016:	4301      	orreq	r1, r0
  403018:	2000      	moveq	r0, #0
  40301a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40301e:	bf88      	it	hi
  403020:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403024:	f63f aeaf 	bhi.w	402d86 <__aeabi_dmul+0xde>
  403028:	ebb5 0c03 	subs.w	ip, r5, r3
  40302c:	bf04      	itt	eq
  40302e:	ebb6 0c02 	subseq.w	ip, r6, r2
  403032:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403036:	f150 0000 	adcs.w	r0, r0, #0
  40303a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40303e:	bd70      	pop	{r4, r5, r6, pc}
  403040:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403044:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403048:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40304c:	bfc2      	ittt	gt
  40304e:	ebd4 050c 	rsbsgt	r5, r4, ip
  403052:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403056:	bd70      	popgt	{r4, r5, r6, pc}
  403058:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40305c:	f04f 0e00 	mov.w	lr, #0
  403060:	3c01      	subs	r4, #1
  403062:	e690      	b.n	402d86 <__aeabi_dmul+0xde>
  403064:	ea45 0e06 	orr.w	lr, r5, r6
  403068:	e68d      	b.n	402d86 <__aeabi_dmul+0xde>
  40306a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40306e:	ea94 0f0c 	teq	r4, ip
  403072:	bf08      	it	eq
  403074:	ea95 0f0c 	teqeq	r5, ip
  403078:	f43f af3b 	beq.w	402ef2 <__aeabi_dmul+0x24a>
  40307c:	ea94 0f0c 	teq	r4, ip
  403080:	d10a      	bne.n	403098 <__aeabi_ddiv+0x19c>
  403082:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403086:	f47f af34 	bne.w	402ef2 <__aeabi_dmul+0x24a>
  40308a:	ea95 0f0c 	teq	r5, ip
  40308e:	f47f af25 	bne.w	402edc <__aeabi_dmul+0x234>
  403092:	4610      	mov	r0, r2
  403094:	4619      	mov	r1, r3
  403096:	e72c      	b.n	402ef2 <__aeabi_dmul+0x24a>
  403098:	ea95 0f0c 	teq	r5, ip
  40309c:	d106      	bne.n	4030ac <__aeabi_ddiv+0x1b0>
  40309e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4030a2:	f43f aefd 	beq.w	402ea0 <__aeabi_dmul+0x1f8>
  4030a6:	4610      	mov	r0, r2
  4030a8:	4619      	mov	r1, r3
  4030aa:	e722      	b.n	402ef2 <__aeabi_dmul+0x24a>
  4030ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4030b0:	bf18      	it	ne
  4030b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4030b6:	f47f aec5 	bne.w	402e44 <__aeabi_dmul+0x19c>
  4030ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4030be:	f47f af0d 	bne.w	402edc <__aeabi_dmul+0x234>
  4030c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4030c6:	f47f aeeb 	bne.w	402ea0 <__aeabi_dmul+0x1f8>
  4030ca:	e712      	b.n	402ef2 <__aeabi_dmul+0x24a>

004030cc <__gedf2>:
  4030cc:	f04f 3cff 	mov.w	ip, #4294967295
  4030d0:	e006      	b.n	4030e0 <__cmpdf2+0x4>
  4030d2:	bf00      	nop

004030d4 <__ledf2>:
  4030d4:	f04f 0c01 	mov.w	ip, #1
  4030d8:	e002      	b.n	4030e0 <__cmpdf2+0x4>
  4030da:	bf00      	nop

004030dc <__cmpdf2>:
  4030dc:	f04f 0c01 	mov.w	ip, #1
  4030e0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4030e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4030e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4030ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4030f0:	bf18      	it	ne
  4030f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4030f6:	d01b      	beq.n	403130 <__cmpdf2+0x54>
  4030f8:	b001      	add	sp, #4
  4030fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4030fe:	bf0c      	ite	eq
  403100:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403104:	ea91 0f03 	teqne	r1, r3
  403108:	bf02      	ittt	eq
  40310a:	ea90 0f02 	teqeq	r0, r2
  40310e:	2000      	moveq	r0, #0
  403110:	4770      	bxeq	lr
  403112:	f110 0f00 	cmn.w	r0, #0
  403116:	ea91 0f03 	teq	r1, r3
  40311a:	bf58      	it	pl
  40311c:	4299      	cmppl	r1, r3
  40311e:	bf08      	it	eq
  403120:	4290      	cmpeq	r0, r2
  403122:	bf2c      	ite	cs
  403124:	17d8      	asrcs	r0, r3, #31
  403126:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40312a:	f040 0001 	orr.w	r0, r0, #1
  40312e:	4770      	bx	lr
  403130:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403134:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403138:	d102      	bne.n	403140 <__cmpdf2+0x64>
  40313a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40313e:	d107      	bne.n	403150 <__cmpdf2+0x74>
  403140:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403144:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403148:	d1d6      	bne.n	4030f8 <__cmpdf2+0x1c>
  40314a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40314e:	d0d3      	beq.n	4030f8 <__cmpdf2+0x1c>
  403150:	f85d 0b04 	ldr.w	r0, [sp], #4
  403154:	4770      	bx	lr
  403156:	bf00      	nop

00403158 <__aeabi_cdrcmple>:
  403158:	4684      	mov	ip, r0
  40315a:	4610      	mov	r0, r2
  40315c:	4662      	mov	r2, ip
  40315e:	468c      	mov	ip, r1
  403160:	4619      	mov	r1, r3
  403162:	4663      	mov	r3, ip
  403164:	e000      	b.n	403168 <__aeabi_cdcmpeq>
  403166:	bf00      	nop

00403168 <__aeabi_cdcmpeq>:
  403168:	b501      	push	{r0, lr}
  40316a:	f7ff ffb7 	bl	4030dc <__cmpdf2>
  40316e:	2800      	cmp	r0, #0
  403170:	bf48      	it	mi
  403172:	f110 0f00 	cmnmi.w	r0, #0
  403176:	bd01      	pop	{r0, pc}

00403178 <__aeabi_dcmpeq>:
  403178:	f84d ed08 	str.w	lr, [sp, #-8]!
  40317c:	f7ff fff4 	bl	403168 <__aeabi_cdcmpeq>
  403180:	bf0c      	ite	eq
  403182:	2001      	moveq	r0, #1
  403184:	2000      	movne	r0, #0
  403186:	f85d fb08 	ldr.w	pc, [sp], #8
  40318a:	bf00      	nop

0040318c <__aeabi_dcmplt>:
  40318c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403190:	f7ff ffea 	bl	403168 <__aeabi_cdcmpeq>
  403194:	bf34      	ite	cc
  403196:	2001      	movcc	r0, #1
  403198:	2000      	movcs	r0, #0
  40319a:	f85d fb08 	ldr.w	pc, [sp], #8
  40319e:	bf00      	nop

004031a0 <__aeabi_dcmple>:
  4031a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4031a4:	f7ff ffe0 	bl	403168 <__aeabi_cdcmpeq>
  4031a8:	bf94      	ite	ls
  4031aa:	2001      	movls	r0, #1
  4031ac:	2000      	movhi	r0, #0
  4031ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4031b2:	bf00      	nop

004031b4 <__aeabi_dcmpge>:
  4031b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4031b8:	f7ff ffce 	bl	403158 <__aeabi_cdrcmple>
  4031bc:	bf94      	ite	ls
  4031be:	2001      	movls	r0, #1
  4031c0:	2000      	movhi	r0, #0
  4031c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4031c6:	bf00      	nop

004031c8 <__aeabi_dcmpgt>:
  4031c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4031cc:	f7ff ffc4 	bl	403158 <__aeabi_cdrcmple>
  4031d0:	bf34      	ite	cc
  4031d2:	2001      	movcc	r0, #1
  4031d4:	2000      	movcs	r0, #0
  4031d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4031da:	bf00      	nop

004031dc <__aeabi_d2iz>:
  4031dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4031e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4031e4:	d215      	bcs.n	403212 <__aeabi_d2iz+0x36>
  4031e6:	d511      	bpl.n	40320c <__aeabi_d2iz+0x30>
  4031e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4031ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4031f0:	d912      	bls.n	403218 <__aeabi_d2iz+0x3c>
  4031f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4031f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4031fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4031fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403202:	fa23 f002 	lsr.w	r0, r3, r2
  403206:	bf18      	it	ne
  403208:	4240      	negne	r0, r0
  40320a:	4770      	bx	lr
  40320c:	f04f 0000 	mov.w	r0, #0
  403210:	4770      	bx	lr
  403212:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403216:	d105      	bne.n	403224 <__aeabi_d2iz+0x48>
  403218:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40321c:	bf08      	it	eq
  40321e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403222:	4770      	bx	lr
  403224:	f04f 0000 	mov.w	r0, #0
  403228:	4770      	bx	lr
  40322a:	bf00      	nop

0040322c <__libc_init_array>:
  40322c:	b570      	push	{r4, r5, r6, lr}
  40322e:	4e0d      	ldr	r6, [pc, #52]	; (403264 <__libc_init_array+0x38>)
  403230:	4c0d      	ldr	r4, [pc, #52]	; (403268 <__libc_init_array+0x3c>)
  403232:	1ba4      	subs	r4, r4, r6
  403234:	10a4      	asrs	r4, r4, #2
  403236:	2500      	movs	r5, #0
  403238:	42a5      	cmp	r5, r4
  40323a:	d109      	bne.n	403250 <__libc_init_array+0x24>
  40323c:	4e0b      	ldr	r6, [pc, #44]	; (40326c <__libc_init_array+0x40>)
  40323e:	4c0c      	ldr	r4, [pc, #48]	; (403270 <__libc_init_array+0x44>)
  403240:	f003 f83e 	bl	4062c0 <_init>
  403244:	1ba4      	subs	r4, r4, r6
  403246:	10a4      	asrs	r4, r4, #2
  403248:	2500      	movs	r5, #0
  40324a:	42a5      	cmp	r5, r4
  40324c:	d105      	bne.n	40325a <__libc_init_array+0x2e>
  40324e:	bd70      	pop	{r4, r5, r6, pc}
  403250:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  403254:	4798      	blx	r3
  403256:	3501      	adds	r5, #1
  403258:	e7ee      	b.n	403238 <__libc_init_array+0xc>
  40325a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  40325e:	4798      	blx	r3
  403260:	3501      	adds	r5, #1
  403262:	e7f2      	b.n	40324a <__libc_init_array+0x1e>
  403264:	004062cc 	.word	0x004062cc
  403268:	004062cc 	.word	0x004062cc
  40326c:	004062cc 	.word	0x004062cc
  403270:	004062d0 	.word	0x004062d0

00403274 <memcpy>:
  403274:	b510      	push	{r4, lr}
  403276:	1e43      	subs	r3, r0, #1
  403278:	440a      	add	r2, r1
  40327a:	4291      	cmp	r1, r2
  40327c:	d100      	bne.n	403280 <memcpy+0xc>
  40327e:	bd10      	pop	{r4, pc}
  403280:	f811 4b01 	ldrb.w	r4, [r1], #1
  403284:	f803 4f01 	strb.w	r4, [r3, #1]!
  403288:	e7f7      	b.n	40327a <memcpy+0x6>

0040328a <memset>:
  40328a:	4402      	add	r2, r0
  40328c:	4603      	mov	r3, r0
  40328e:	4293      	cmp	r3, r2
  403290:	d100      	bne.n	403294 <memset+0xa>
  403292:	4770      	bx	lr
  403294:	f803 1b01 	strb.w	r1, [r3], #1
  403298:	e7f9      	b.n	40328e <memset+0x4>

0040329a <__cvt>:
  40329a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40329e:	b088      	sub	sp, #32
  4032a0:	2b00      	cmp	r3, #0
  4032a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
  4032a4:	9912      	ldr	r1, [sp, #72]	; 0x48
  4032a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4032a8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  4032ac:	461e      	mov	r6, r3
  4032ae:	f027 0720 	bic.w	r7, r7, #32
  4032b2:	bfbb      	ittet	lt
  4032b4:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  4032b8:	461e      	movlt	r6, r3
  4032ba:	2300      	movge	r3, #0
  4032bc:	232d      	movlt	r3, #45	; 0x2d
  4032be:	2f46      	cmp	r7, #70	; 0x46
  4032c0:	4614      	mov	r4, r2
  4032c2:	700b      	strb	r3, [r1, #0]
  4032c4:	d004      	beq.n	4032d0 <__cvt+0x36>
  4032c6:	2f45      	cmp	r7, #69	; 0x45
  4032c8:	d100      	bne.n	4032cc <__cvt+0x32>
  4032ca:	3501      	adds	r5, #1
  4032cc:	2302      	movs	r3, #2
  4032ce:	e000      	b.n	4032d2 <__cvt+0x38>
  4032d0:	2303      	movs	r3, #3
  4032d2:	aa07      	add	r2, sp, #28
  4032d4:	9204      	str	r2, [sp, #16]
  4032d6:	aa06      	add	r2, sp, #24
  4032d8:	9203      	str	r2, [sp, #12]
  4032da:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  4032de:	4622      	mov	r2, r4
  4032e0:	4633      	mov	r3, r6
  4032e2:	f000 fd9d 	bl	403e20 <_dtoa_r>
  4032e6:	2f47      	cmp	r7, #71	; 0x47
  4032e8:	4680      	mov	r8, r0
  4032ea:	d102      	bne.n	4032f2 <__cvt+0x58>
  4032ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032ee:	07db      	lsls	r3, r3, #31
  4032f0:	d526      	bpl.n	403340 <__cvt+0xa6>
  4032f2:	2f46      	cmp	r7, #70	; 0x46
  4032f4:	eb08 0905 	add.w	r9, r8, r5
  4032f8:	d111      	bne.n	40331e <__cvt+0x84>
  4032fa:	f898 3000 	ldrb.w	r3, [r8]
  4032fe:	2b30      	cmp	r3, #48	; 0x30
  403300:	d10a      	bne.n	403318 <__cvt+0x7e>
  403302:	2200      	movs	r2, #0
  403304:	2300      	movs	r3, #0
  403306:	4620      	mov	r0, r4
  403308:	4631      	mov	r1, r6
  40330a:	f7ff ff35 	bl	403178 <__aeabi_dcmpeq>
  40330e:	b918      	cbnz	r0, 403318 <__cvt+0x7e>
  403310:	f1c5 0501 	rsb	r5, r5, #1
  403314:	f8ca 5000 	str.w	r5, [sl]
  403318:	f8da 3000 	ldr.w	r3, [sl]
  40331c:	4499      	add	r9, r3
  40331e:	2200      	movs	r2, #0
  403320:	2300      	movs	r3, #0
  403322:	4620      	mov	r0, r4
  403324:	4631      	mov	r1, r6
  403326:	f7ff ff27 	bl	403178 <__aeabi_dcmpeq>
  40332a:	b938      	cbnz	r0, 40333c <__cvt+0xa2>
  40332c:	2230      	movs	r2, #48	; 0x30
  40332e:	9b07      	ldr	r3, [sp, #28]
  403330:	4599      	cmp	r9, r3
  403332:	d905      	bls.n	403340 <__cvt+0xa6>
  403334:	1c59      	adds	r1, r3, #1
  403336:	9107      	str	r1, [sp, #28]
  403338:	701a      	strb	r2, [r3, #0]
  40333a:	e7f8      	b.n	40332e <__cvt+0x94>
  40333c:	f8cd 901c 	str.w	r9, [sp, #28]
  403340:	9b07      	ldr	r3, [sp, #28]
  403342:	9a15      	ldr	r2, [sp, #84]	; 0x54
  403344:	eba3 0308 	sub.w	r3, r3, r8
  403348:	4640      	mov	r0, r8
  40334a:	6013      	str	r3, [r2, #0]
  40334c:	b008      	add	sp, #32
  40334e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403352 <__exponent>:
  403352:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  403354:	4603      	mov	r3, r0
  403356:	2900      	cmp	r1, #0
  403358:	bfb8      	it	lt
  40335a:	4249      	neglt	r1, r1
  40335c:	f803 2b02 	strb.w	r2, [r3], #2
  403360:	bfb4      	ite	lt
  403362:	222d      	movlt	r2, #45	; 0x2d
  403364:	222b      	movge	r2, #43	; 0x2b
  403366:	2909      	cmp	r1, #9
  403368:	7042      	strb	r2, [r0, #1]
  40336a:	dd20      	ble.n	4033ae <__exponent+0x5c>
  40336c:	f10d 0207 	add.w	r2, sp, #7
  403370:	4617      	mov	r7, r2
  403372:	260a      	movs	r6, #10
  403374:	fb91 f5f6 	sdiv	r5, r1, r6
  403378:	fb06 1115 	mls	r1, r6, r5, r1
  40337c:	3130      	adds	r1, #48	; 0x30
  40337e:	2d09      	cmp	r5, #9
  403380:	f802 1c01 	strb.w	r1, [r2, #-1]
  403384:	f102 34ff 	add.w	r4, r2, #4294967295
  403388:	4629      	mov	r1, r5
  40338a:	dc09      	bgt.n	4033a0 <__exponent+0x4e>
  40338c:	3130      	adds	r1, #48	; 0x30
  40338e:	3a02      	subs	r2, #2
  403390:	f804 1c01 	strb.w	r1, [r4, #-1]
  403394:	42ba      	cmp	r2, r7
  403396:	461c      	mov	r4, r3
  403398:	d304      	bcc.n	4033a4 <__exponent+0x52>
  40339a:	1a20      	subs	r0, r4, r0
  40339c:	b003      	add	sp, #12
  40339e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4033a0:	4622      	mov	r2, r4
  4033a2:	e7e7      	b.n	403374 <__exponent+0x22>
  4033a4:	f812 1b01 	ldrb.w	r1, [r2], #1
  4033a8:	f803 1b01 	strb.w	r1, [r3], #1
  4033ac:	e7f2      	b.n	403394 <__exponent+0x42>
  4033ae:	2230      	movs	r2, #48	; 0x30
  4033b0:	461c      	mov	r4, r3
  4033b2:	4411      	add	r1, r2
  4033b4:	f804 2b02 	strb.w	r2, [r4], #2
  4033b8:	7059      	strb	r1, [r3, #1]
  4033ba:	e7ee      	b.n	40339a <__exponent+0x48>

004033bc <_printf_float>:
  4033bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033c0:	b091      	sub	sp, #68	; 0x44
  4033c2:	460c      	mov	r4, r1
  4033c4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  4033c6:	4693      	mov	fp, r2
  4033c8:	461e      	mov	r6, r3
  4033ca:	4605      	mov	r5, r0
  4033cc:	f001 fc76 	bl	404cbc <_localeconv_r>
  4033d0:	6803      	ldr	r3, [r0, #0]
  4033d2:	9309      	str	r3, [sp, #36]	; 0x24
  4033d4:	4618      	mov	r0, r3
  4033d6:	f000 fc8d 	bl	403cf4 <strlen>
  4033da:	2300      	movs	r3, #0
  4033dc:	930e      	str	r3, [sp, #56]	; 0x38
  4033de:	683b      	ldr	r3, [r7, #0]
  4033e0:	900a      	str	r0, [sp, #40]	; 0x28
  4033e2:	3307      	adds	r3, #7
  4033e4:	f023 0307 	bic.w	r3, r3, #7
  4033e8:	f103 0208 	add.w	r2, r3, #8
  4033ec:	f894 8018 	ldrb.w	r8, [r4, #24]
  4033f0:	f8d4 a000 	ldr.w	sl, [r4]
  4033f4:	603a      	str	r2, [r7, #0]
  4033f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4033fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  4033fe:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  403402:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  403404:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  403408:	930b      	str	r3, [sp, #44]	; 0x2c
  40340a:	f04f 32ff 	mov.w	r2, #4294967295
  40340e:	4ba6      	ldr	r3, [pc, #664]	; (4036a8 <_printf_float+0x2ec>)
  403410:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403412:	4638      	mov	r0, r7
  403414:	f002 fb82 	bl	405b1c <__aeabi_dcmpun>
  403418:	2800      	cmp	r0, #0
  40341a:	f040 81f7 	bne.w	40380c <_printf_float+0x450>
  40341e:	f04f 32ff 	mov.w	r2, #4294967295
  403422:	4ba1      	ldr	r3, [pc, #644]	; (4036a8 <_printf_float+0x2ec>)
  403424:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403426:	4638      	mov	r0, r7
  403428:	f7ff feba 	bl	4031a0 <__aeabi_dcmple>
  40342c:	2800      	cmp	r0, #0
  40342e:	f040 81ed 	bne.w	40380c <_printf_float+0x450>
  403432:	2200      	movs	r2, #0
  403434:	2300      	movs	r3, #0
  403436:	4638      	mov	r0, r7
  403438:	4649      	mov	r1, r9
  40343a:	f7ff fea7 	bl	40318c <__aeabi_dcmplt>
  40343e:	b110      	cbz	r0, 403446 <_printf_float+0x8a>
  403440:	232d      	movs	r3, #45	; 0x2d
  403442:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403446:	4b99      	ldr	r3, [pc, #612]	; (4036ac <_printf_float+0x2f0>)
  403448:	4f99      	ldr	r7, [pc, #612]	; (4036b0 <_printf_float+0x2f4>)
  40344a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40344e:	bf98      	it	ls
  403450:	461f      	movls	r7, r3
  403452:	2303      	movs	r3, #3
  403454:	6123      	str	r3, [r4, #16]
  403456:	f02a 0304 	bic.w	r3, sl, #4
  40345a:	6023      	str	r3, [r4, #0]
  40345c:	f04f 0900 	mov.w	r9, #0
  403460:	9600      	str	r6, [sp, #0]
  403462:	465b      	mov	r3, fp
  403464:	aa0f      	add	r2, sp, #60	; 0x3c
  403466:	4621      	mov	r1, r4
  403468:	4628      	mov	r0, r5
  40346a:	f000 f9df 	bl	40382c <_printf_common>
  40346e:	3001      	adds	r0, #1
  403470:	f040 809a 	bne.w	4035a8 <_printf_float+0x1ec>
  403474:	f04f 30ff 	mov.w	r0, #4294967295
  403478:	b011      	add	sp, #68	; 0x44
  40347a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40347e:	6862      	ldr	r2, [r4, #4]
  403480:	1c53      	adds	r3, r2, #1
  403482:	a80e      	add	r0, sp, #56	; 0x38
  403484:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  403488:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  40348c:	d141      	bne.n	403512 <_printf_float+0x156>
  40348e:	2206      	movs	r2, #6
  403490:	6062      	str	r2, [r4, #4]
  403492:	6023      	str	r3, [r4, #0]
  403494:	2100      	movs	r1, #0
  403496:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  40349a:	9301      	str	r3, [sp, #4]
  40349c:	6863      	ldr	r3, [r4, #4]
  40349e:	9005      	str	r0, [sp, #20]
  4034a0:	9202      	str	r2, [sp, #8]
  4034a2:	9300      	str	r3, [sp, #0]
  4034a4:	463a      	mov	r2, r7
  4034a6:	464b      	mov	r3, r9
  4034a8:	9106      	str	r1, [sp, #24]
  4034aa:	f8cd 8010 	str.w	r8, [sp, #16]
  4034ae:	f8cd e00c 	str.w	lr, [sp, #12]
  4034b2:	4628      	mov	r0, r5
  4034b4:	f7ff fef1 	bl	40329a <__cvt>
  4034b8:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  4034bc:	2b47      	cmp	r3, #71	; 0x47
  4034be:	4607      	mov	r7, r0
  4034c0:	d109      	bne.n	4034d6 <_printf_float+0x11a>
  4034c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034c4:	1cd8      	adds	r0, r3, #3
  4034c6:	db02      	blt.n	4034ce <_printf_float+0x112>
  4034c8:	6862      	ldr	r2, [r4, #4]
  4034ca:	4293      	cmp	r3, r2
  4034cc:	dd59      	ble.n	403582 <_printf_float+0x1c6>
  4034ce:	f1a8 0802 	sub.w	r8, r8, #2
  4034d2:	fa5f f888 	uxtb.w	r8, r8
  4034d6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4034da:	990d      	ldr	r1, [sp, #52]	; 0x34
  4034dc:	d836      	bhi.n	40354c <_printf_float+0x190>
  4034de:	3901      	subs	r1, #1
  4034e0:	4642      	mov	r2, r8
  4034e2:	f104 0050 	add.w	r0, r4, #80	; 0x50
  4034e6:	910d      	str	r1, [sp, #52]	; 0x34
  4034e8:	f7ff ff33 	bl	403352 <__exponent>
  4034ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4034ee:	1883      	adds	r3, r0, r2
  4034f0:	2a01      	cmp	r2, #1
  4034f2:	4681      	mov	r9, r0
  4034f4:	6123      	str	r3, [r4, #16]
  4034f6:	dc02      	bgt.n	4034fe <_printf_float+0x142>
  4034f8:	6822      	ldr	r2, [r4, #0]
  4034fa:	07d1      	lsls	r1, r2, #31
  4034fc:	d501      	bpl.n	403502 <_printf_float+0x146>
  4034fe:	3301      	adds	r3, #1
  403500:	6123      	str	r3, [r4, #16]
  403502:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  403506:	2b00      	cmp	r3, #0
  403508:	d0aa      	beq.n	403460 <_printf_float+0xa4>
  40350a:	232d      	movs	r3, #45	; 0x2d
  40350c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403510:	e7a6      	b.n	403460 <_printf_float+0xa4>
  403512:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  403516:	d002      	beq.n	40351e <_printf_float+0x162>
  403518:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40351c:	d1b9      	bne.n	403492 <_printf_float+0xd6>
  40351e:	b19a      	cbz	r2, 403548 <_printf_float+0x18c>
  403520:	2100      	movs	r1, #0
  403522:	9106      	str	r1, [sp, #24]
  403524:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  403528:	e88d 000c 	stmia.w	sp, {r2, r3}
  40352c:	6023      	str	r3, [r4, #0]
  40352e:	9005      	str	r0, [sp, #20]
  403530:	463a      	mov	r2, r7
  403532:	f8cd 8010 	str.w	r8, [sp, #16]
  403536:	f8cd e00c 	str.w	lr, [sp, #12]
  40353a:	9102      	str	r1, [sp, #8]
  40353c:	464b      	mov	r3, r9
  40353e:	4628      	mov	r0, r5
  403540:	f7ff feab 	bl	40329a <__cvt>
  403544:	4607      	mov	r7, r0
  403546:	e7bc      	b.n	4034c2 <_printf_float+0x106>
  403548:	2201      	movs	r2, #1
  40354a:	e7a1      	b.n	403490 <_printf_float+0xd4>
  40354c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  403550:	d119      	bne.n	403586 <_printf_float+0x1ca>
  403552:	2900      	cmp	r1, #0
  403554:	6863      	ldr	r3, [r4, #4]
  403556:	dd0c      	ble.n	403572 <_printf_float+0x1b6>
  403558:	6121      	str	r1, [r4, #16]
  40355a:	b913      	cbnz	r3, 403562 <_printf_float+0x1a6>
  40355c:	6822      	ldr	r2, [r4, #0]
  40355e:	07d2      	lsls	r2, r2, #31
  403560:	d502      	bpl.n	403568 <_printf_float+0x1ac>
  403562:	3301      	adds	r3, #1
  403564:	440b      	add	r3, r1
  403566:	6123      	str	r3, [r4, #16]
  403568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40356a:	65a3      	str	r3, [r4, #88]	; 0x58
  40356c:	f04f 0900 	mov.w	r9, #0
  403570:	e7c7      	b.n	403502 <_printf_float+0x146>
  403572:	b913      	cbnz	r3, 40357a <_printf_float+0x1be>
  403574:	6822      	ldr	r2, [r4, #0]
  403576:	07d0      	lsls	r0, r2, #31
  403578:	d501      	bpl.n	40357e <_printf_float+0x1c2>
  40357a:	3302      	adds	r3, #2
  40357c:	e7f3      	b.n	403566 <_printf_float+0x1aa>
  40357e:	2301      	movs	r3, #1
  403580:	e7f1      	b.n	403566 <_printf_float+0x1aa>
  403582:	f04f 0867 	mov.w	r8, #103	; 0x67
  403586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403588:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40358a:	4293      	cmp	r3, r2
  40358c:	db05      	blt.n	40359a <_printf_float+0x1de>
  40358e:	6822      	ldr	r2, [r4, #0]
  403590:	6123      	str	r3, [r4, #16]
  403592:	07d1      	lsls	r1, r2, #31
  403594:	d5e8      	bpl.n	403568 <_printf_float+0x1ac>
  403596:	3301      	adds	r3, #1
  403598:	e7e5      	b.n	403566 <_printf_float+0x1aa>
  40359a:	2b00      	cmp	r3, #0
  40359c:	bfd4      	ite	le
  40359e:	f1c3 0302 	rsble	r3, r3, #2
  4035a2:	2301      	movgt	r3, #1
  4035a4:	4413      	add	r3, r2
  4035a6:	e7de      	b.n	403566 <_printf_float+0x1aa>
  4035a8:	6823      	ldr	r3, [r4, #0]
  4035aa:	055a      	lsls	r2, r3, #21
  4035ac:	d407      	bmi.n	4035be <_printf_float+0x202>
  4035ae:	6923      	ldr	r3, [r4, #16]
  4035b0:	463a      	mov	r2, r7
  4035b2:	4659      	mov	r1, fp
  4035b4:	4628      	mov	r0, r5
  4035b6:	47b0      	blx	r6
  4035b8:	3001      	adds	r0, #1
  4035ba:	d12a      	bne.n	403612 <_printf_float+0x256>
  4035bc:	e75a      	b.n	403474 <_printf_float+0xb8>
  4035be:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4035c2:	f240 80dc 	bls.w	40377e <_printf_float+0x3c2>
  4035c6:	2200      	movs	r2, #0
  4035c8:	2300      	movs	r3, #0
  4035ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  4035ce:	f7ff fdd3 	bl	403178 <__aeabi_dcmpeq>
  4035d2:	2800      	cmp	r0, #0
  4035d4:	d039      	beq.n	40364a <_printf_float+0x28e>
  4035d6:	2301      	movs	r3, #1
  4035d8:	4a36      	ldr	r2, [pc, #216]	; (4036b4 <_printf_float+0x2f8>)
  4035da:	4659      	mov	r1, fp
  4035dc:	4628      	mov	r0, r5
  4035de:	47b0      	blx	r6
  4035e0:	3001      	adds	r0, #1
  4035e2:	f43f af47 	beq.w	403474 <_printf_float+0xb8>
  4035e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4035e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4035ea:	429a      	cmp	r2, r3
  4035ec:	db02      	blt.n	4035f4 <_printf_float+0x238>
  4035ee:	6823      	ldr	r3, [r4, #0]
  4035f0:	07d8      	lsls	r0, r3, #31
  4035f2:	d50e      	bpl.n	403612 <_printf_float+0x256>
  4035f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4035f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4035f8:	4659      	mov	r1, fp
  4035fa:	4628      	mov	r0, r5
  4035fc:	47b0      	blx	r6
  4035fe:	3001      	adds	r0, #1
  403600:	f43f af38 	beq.w	403474 <_printf_float+0xb8>
  403604:	2700      	movs	r7, #0
  403606:	f104 081a 	add.w	r8, r4, #26
  40360a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40360c:	3b01      	subs	r3, #1
  40360e:	429f      	cmp	r7, r3
  403610:	db11      	blt.n	403636 <_printf_float+0x27a>
  403612:	6823      	ldr	r3, [r4, #0]
  403614:	079f      	lsls	r7, r3, #30
  403616:	d508      	bpl.n	40362a <_printf_float+0x26e>
  403618:	2700      	movs	r7, #0
  40361a:	f104 0819 	add.w	r8, r4, #25
  40361e:	68e3      	ldr	r3, [r4, #12]
  403620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403622:	1a9b      	subs	r3, r3, r2
  403624:	429f      	cmp	r7, r3
  403626:	f2c0 80e7 	blt.w	4037f8 <_printf_float+0x43c>
  40362a:	68e0      	ldr	r0, [r4, #12]
  40362c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40362e:	4298      	cmp	r0, r3
  403630:	bfb8      	it	lt
  403632:	4618      	movlt	r0, r3
  403634:	e720      	b.n	403478 <_printf_float+0xbc>
  403636:	2301      	movs	r3, #1
  403638:	4642      	mov	r2, r8
  40363a:	4659      	mov	r1, fp
  40363c:	4628      	mov	r0, r5
  40363e:	47b0      	blx	r6
  403640:	3001      	adds	r0, #1
  403642:	f43f af17 	beq.w	403474 <_printf_float+0xb8>
  403646:	3701      	adds	r7, #1
  403648:	e7df      	b.n	40360a <_printf_float+0x24e>
  40364a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40364c:	2b00      	cmp	r3, #0
  40364e:	dc33      	bgt.n	4036b8 <_printf_float+0x2fc>
  403650:	2301      	movs	r3, #1
  403652:	4a18      	ldr	r2, [pc, #96]	; (4036b4 <_printf_float+0x2f8>)
  403654:	4659      	mov	r1, fp
  403656:	4628      	mov	r0, r5
  403658:	47b0      	blx	r6
  40365a:	3001      	adds	r0, #1
  40365c:	f43f af0a 	beq.w	403474 <_printf_float+0xb8>
  403660:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403662:	b923      	cbnz	r3, 40366e <_printf_float+0x2b2>
  403664:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403666:	b913      	cbnz	r3, 40366e <_printf_float+0x2b2>
  403668:	6823      	ldr	r3, [r4, #0]
  40366a:	07d9      	lsls	r1, r3, #31
  40366c:	d5d1      	bpl.n	403612 <_printf_float+0x256>
  40366e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403670:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403672:	4659      	mov	r1, fp
  403674:	4628      	mov	r0, r5
  403676:	47b0      	blx	r6
  403678:	3001      	adds	r0, #1
  40367a:	f43f aefb 	beq.w	403474 <_printf_float+0xb8>
  40367e:	f04f 0800 	mov.w	r8, #0
  403682:	f104 091a 	add.w	r9, r4, #26
  403686:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403688:	425b      	negs	r3, r3
  40368a:	4598      	cmp	r8, r3
  40368c:	db01      	blt.n	403692 <_printf_float+0x2d6>
  40368e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403690:	e78e      	b.n	4035b0 <_printf_float+0x1f4>
  403692:	2301      	movs	r3, #1
  403694:	464a      	mov	r2, r9
  403696:	4659      	mov	r1, fp
  403698:	4628      	mov	r0, r5
  40369a:	47b0      	blx	r6
  40369c:	3001      	adds	r0, #1
  40369e:	f43f aee9 	beq.w	403474 <_printf_float+0xb8>
  4036a2:	f108 0801 	add.w	r8, r8, #1
  4036a6:	e7ee      	b.n	403686 <_printf_float+0x2ca>
  4036a8:	7fefffff 	.word	0x7fefffff
  4036ac:	00406000 	.word	0x00406000
  4036b0:	00406004 	.word	0x00406004
  4036b4:	00406010 	.word	0x00406010
  4036b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036ba:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4036bc:	429a      	cmp	r2, r3
  4036be:	bfa8      	it	ge
  4036c0:	461a      	movge	r2, r3
  4036c2:	2a00      	cmp	r2, #0
  4036c4:	4690      	mov	r8, r2
  4036c6:	dc36      	bgt.n	403736 <_printf_float+0x37a>
  4036c8:	f104 031a 	add.w	r3, r4, #26
  4036cc:	f04f 0a00 	mov.w	sl, #0
  4036d0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  4036d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4036d6:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  4036da:	eba9 0308 	sub.w	r3, r9, r8
  4036de:	459a      	cmp	sl, r3
  4036e0:	db31      	blt.n	403746 <_printf_float+0x38a>
  4036e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4036e6:	429a      	cmp	r2, r3
  4036e8:	db38      	blt.n	40375c <_printf_float+0x3a0>
  4036ea:	6823      	ldr	r3, [r4, #0]
  4036ec:	07da      	lsls	r2, r3, #31
  4036ee:	d435      	bmi.n	40375c <_printf_float+0x3a0>
  4036f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036f2:	990d      	ldr	r1, [sp, #52]	; 0x34
  4036f4:	eba3 0209 	sub.w	r2, r3, r9
  4036f8:	eba3 0801 	sub.w	r8, r3, r1
  4036fc:	4590      	cmp	r8, r2
  4036fe:	bfa8      	it	ge
  403700:	4690      	movge	r8, r2
  403702:	f1b8 0f00 	cmp.w	r8, #0
  403706:	dc31      	bgt.n	40376c <_printf_float+0x3b0>
  403708:	2700      	movs	r7, #0
  40370a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40370e:	f104 091a 	add.w	r9, r4, #26
  403712:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403714:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403716:	1a9b      	subs	r3, r3, r2
  403718:	eba3 0308 	sub.w	r3, r3, r8
  40371c:	429f      	cmp	r7, r3
  40371e:	f6bf af78 	bge.w	403612 <_printf_float+0x256>
  403722:	2301      	movs	r3, #1
  403724:	464a      	mov	r2, r9
  403726:	4659      	mov	r1, fp
  403728:	4628      	mov	r0, r5
  40372a:	47b0      	blx	r6
  40372c:	3001      	adds	r0, #1
  40372e:	f43f aea1 	beq.w	403474 <_printf_float+0xb8>
  403732:	3701      	adds	r7, #1
  403734:	e7ed      	b.n	403712 <_printf_float+0x356>
  403736:	4613      	mov	r3, r2
  403738:	4659      	mov	r1, fp
  40373a:	463a      	mov	r2, r7
  40373c:	4628      	mov	r0, r5
  40373e:	47b0      	blx	r6
  403740:	3001      	adds	r0, #1
  403742:	d1c1      	bne.n	4036c8 <_printf_float+0x30c>
  403744:	e696      	b.n	403474 <_printf_float+0xb8>
  403746:	2301      	movs	r3, #1
  403748:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40374a:	4659      	mov	r1, fp
  40374c:	4628      	mov	r0, r5
  40374e:	47b0      	blx	r6
  403750:	3001      	adds	r0, #1
  403752:	f43f ae8f 	beq.w	403474 <_printf_float+0xb8>
  403756:	f10a 0a01 	add.w	sl, sl, #1
  40375a:	e7bc      	b.n	4036d6 <_printf_float+0x31a>
  40375c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40375e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403760:	4659      	mov	r1, fp
  403762:	4628      	mov	r0, r5
  403764:	47b0      	blx	r6
  403766:	3001      	adds	r0, #1
  403768:	d1c2      	bne.n	4036f0 <_printf_float+0x334>
  40376a:	e683      	b.n	403474 <_printf_float+0xb8>
  40376c:	4643      	mov	r3, r8
  40376e:	eb07 0209 	add.w	r2, r7, r9
  403772:	4659      	mov	r1, fp
  403774:	4628      	mov	r0, r5
  403776:	47b0      	blx	r6
  403778:	3001      	adds	r0, #1
  40377a:	d1c5      	bne.n	403708 <_printf_float+0x34c>
  40377c:	e67a      	b.n	403474 <_printf_float+0xb8>
  40377e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403780:	2a01      	cmp	r2, #1
  403782:	dc01      	bgt.n	403788 <_printf_float+0x3cc>
  403784:	07db      	lsls	r3, r3, #31
  403786:	d534      	bpl.n	4037f2 <_printf_float+0x436>
  403788:	2301      	movs	r3, #1
  40378a:	463a      	mov	r2, r7
  40378c:	4659      	mov	r1, fp
  40378e:	4628      	mov	r0, r5
  403790:	47b0      	blx	r6
  403792:	3001      	adds	r0, #1
  403794:	f43f ae6e 	beq.w	403474 <_printf_float+0xb8>
  403798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40379a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40379c:	4659      	mov	r1, fp
  40379e:	4628      	mov	r0, r5
  4037a0:	47b0      	blx	r6
  4037a2:	3001      	adds	r0, #1
  4037a4:	f43f ae66 	beq.w	403474 <_printf_float+0xb8>
  4037a8:	2200      	movs	r2, #0
  4037aa:	2300      	movs	r3, #0
  4037ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  4037b0:	f7ff fce2 	bl	403178 <__aeabi_dcmpeq>
  4037b4:	b150      	cbz	r0, 4037cc <_printf_float+0x410>
  4037b6:	2700      	movs	r7, #0
  4037b8:	f104 081a 	add.w	r8, r4, #26
  4037bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037be:	3b01      	subs	r3, #1
  4037c0:	429f      	cmp	r7, r3
  4037c2:	db0c      	blt.n	4037de <_printf_float+0x422>
  4037c4:	464b      	mov	r3, r9
  4037c6:	f104 0250 	add.w	r2, r4, #80	; 0x50
  4037ca:	e6f2      	b.n	4035b2 <_printf_float+0x1f6>
  4037cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037ce:	1c7a      	adds	r2, r7, #1
  4037d0:	3b01      	subs	r3, #1
  4037d2:	4659      	mov	r1, fp
  4037d4:	4628      	mov	r0, r5
  4037d6:	47b0      	blx	r6
  4037d8:	3001      	adds	r0, #1
  4037da:	d1f3      	bne.n	4037c4 <_printf_float+0x408>
  4037dc:	e64a      	b.n	403474 <_printf_float+0xb8>
  4037de:	2301      	movs	r3, #1
  4037e0:	4642      	mov	r2, r8
  4037e2:	4659      	mov	r1, fp
  4037e4:	4628      	mov	r0, r5
  4037e6:	47b0      	blx	r6
  4037e8:	3001      	adds	r0, #1
  4037ea:	f43f ae43 	beq.w	403474 <_printf_float+0xb8>
  4037ee:	3701      	adds	r7, #1
  4037f0:	e7e4      	b.n	4037bc <_printf_float+0x400>
  4037f2:	2301      	movs	r3, #1
  4037f4:	463a      	mov	r2, r7
  4037f6:	e7ec      	b.n	4037d2 <_printf_float+0x416>
  4037f8:	2301      	movs	r3, #1
  4037fa:	4642      	mov	r2, r8
  4037fc:	4659      	mov	r1, fp
  4037fe:	4628      	mov	r0, r5
  403800:	47b0      	blx	r6
  403802:	3001      	adds	r0, #1
  403804:	f43f ae36 	beq.w	403474 <_printf_float+0xb8>
  403808:	3701      	adds	r7, #1
  40380a:	e708      	b.n	40361e <_printf_float+0x262>
  40380c:	463a      	mov	r2, r7
  40380e:	464b      	mov	r3, r9
  403810:	4638      	mov	r0, r7
  403812:	4649      	mov	r1, r9
  403814:	f002 f982 	bl	405b1c <__aeabi_dcmpun>
  403818:	2800      	cmp	r0, #0
  40381a:	f43f ae30 	beq.w	40347e <_printf_float+0xc2>
  40381e:	4b01      	ldr	r3, [pc, #4]	; (403824 <_printf_float+0x468>)
  403820:	4f01      	ldr	r7, [pc, #4]	; (403828 <_printf_float+0x46c>)
  403822:	e612      	b.n	40344a <_printf_float+0x8e>
  403824:	00406008 	.word	0x00406008
  403828:	0040600c 	.word	0x0040600c

0040382c <_printf_common>:
  40382c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403830:	4691      	mov	r9, r2
  403832:	461f      	mov	r7, r3
  403834:	688a      	ldr	r2, [r1, #8]
  403836:	690b      	ldr	r3, [r1, #16]
  403838:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40383c:	4293      	cmp	r3, r2
  40383e:	bfb8      	it	lt
  403840:	4613      	movlt	r3, r2
  403842:	f8c9 3000 	str.w	r3, [r9]
  403846:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  40384a:	4606      	mov	r6, r0
  40384c:	460c      	mov	r4, r1
  40384e:	b112      	cbz	r2, 403856 <_printf_common+0x2a>
  403850:	3301      	adds	r3, #1
  403852:	f8c9 3000 	str.w	r3, [r9]
  403856:	6823      	ldr	r3, [r4, #0]
  403858:	0699      	lsls	r1, r3, #26
  40385a:	bf42      	ittt	mi
  40385c:	f8d9 3000 	ldrmi.w	r3, [r9]
  403860:	3302      	addmi	r3, #2
  403862:	f8c9 3000 	strmi.w	r3, [r9]
  403866:	6825      	ldr	r5, [r4, #0]
  403868:	f015 0506 	ands.w	r5, r5, #6
  40386c:	d107      	bne.n	40387e <_printf_common+0x52>
  40386e:	f104 0a19 	add.w	sl, r4, #25
  403872:	68e3      	ldr	r3, [r4, #12]
  403874:	f8d9 2000 	ldr.w	r2, [r9]
  403878:	1a9b      	subs	r3, r3, r2
  40387a:	429d      	cmp	r5, r3
  40387c:	db29      	blt.n	4038d2 <_printf_common+0xa6>
  40387e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  403882:	6822      	ldr	r2, [r4, #0]
  403884:	3300      	adds	r3, #0
  403886:	bf18      	it	ne
  403888:	2301      	movne	r3, #1
  40388a:	0692      	lsls	r2, r2, #26
  40388c:	d42e      	bmi.n	4038ec <_printf_common+0xc0>
  40388e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403892:	4639      	mov	r1, r7
  403894:	4630      	mov	r0, r6
  403896:	47c0      	blx	r8
  403898:	3001      	adds	r0, #1
  40389a:	d021      	beq.n	4038e0 <_printf_common+0xb4>
  40389c:	6823      	ldr	r3, [r4, #0]
  40389e:	68e5      	ldr	r5, [r4, #12]
  4038a0:	f8d9 2000 	ldr.w	r2, [r9]
  4038a4:	f003 0306 	and.w	r3, r3, #6
  4038a8:	2b04      	cmp	r3, #4
  4038aa:	bf08      	it	eq
  4038ac:	1aad      	subeq	r5, r5, r2
  4038ae:	68a3      	ldr	r3, [r4, #8]
  4038b0:	6922      	ldr	r2, [r4, #16]
  4038b2:	bf0c      	ite	eq
  4038b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  4038b8:	2500      	movne	r5, #0
  4038ba:	4293      	cmp	r3, r2
  4038bc:	bfc4      	itt	gt
  4038be:	1a9b      	subgt	r3, r3, r2
  4038c0:	18ed      	addgt	r5, r5, r3
  4038c2:	f04f 0900 	mov.w	r9, #0
  4038c6:	341a      	adds	r4, #26
  4038c8:	454d      	cmp	r5, r9
  4038ca:	d11b      	bne.n	403904 <_printf_common+0xd8>
  4038cc:	2000      	movs	r0, #0
  4038ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038d2:	2301      	movs	r3, #1
  4038d4:	4652      	mov	r2, sl
  4038d6:	4639      	mov	r1, r7
  4038d8:	4630      	mov	r0, r6
  4038da:	47c0      	blx	r8
  4038dc:	3001      	adds	r0, #1
  4038de:	d103      	bne.n	4038e8 <_printf_common+0xbc>
  4038e0:	f04f 30ff 	mov.w	r0, #4294967295
  4038e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4038e8:	3501      	adds	r5, #1
  4038ea:	e7c2      	b.n	403872 <_printf_common+0x46>
  4038ec:	18e1      	adds	r1, r4, r3
  4038ee:	1c5a      	adds	r2, r3, #1
  4038f0:	2030      	movs	r0, #48	; 0x30
  4038f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  4038f6:	4422      	add	r2, r4
  4038f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  4038fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  403900:	3302      	adds	r3, #2
  403902:	e7c4      	b.n	40388e <_printf_common+0x62>
  403904:	2301      	movs	r3, #1
  403906:	4622      	mov	r2, r4
  403908:	4639      	mov	r1, r7
  40390a:	4630      	mov	r0, r6
  40390c:	47c0      	blx	r8
  40390e:	3001      	adds	r0, #1
  403910:	d0e6      	beq.n	4038e0 <_printf_common+0xb4>
  403912:	f109 0901 	add.w	r9, r9, #1
  403916:	e7d7      	b.n	4038c8 <_printf_common+0x9c>

00403918 <_printf_i>:
  403918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40391c:	4617      	mov	r7, r2
  40391e:	7e0a      	ldrb	r2, [r1, #24]
  403920:	b085      	sub	sp, #20
  403922:	2a6e      	cmp	r2, #110	; 0x6e
  403924:	4698      	mov	r8, r3
  403926:	4606      	mov	r6, r0
  403928:	460c      	mov	r4, r1
  40392a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40392c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  403930:	f000 80bc 	beq.w	403aac <_printf_i+0x194>
  403934:	d81a      	bhi.n	40396c <_printf_i+0x54>
  403936:	2a63      	cmp	r2, #99	; 0x63
  403938:	d02e      	beq.n	403998 <_printf_i+0x80>
  40393a:	d80a      	bhi.n	403952 <_printf_i+0x3a>
  40393c:	2a00      	cmp	r2, #0
  40393e:	f000 80c8 	beq.w	403ad2 <_printf_i+0x1ba>
  403942:	2a58      	cmp	r2, #88	; 0x58
  403944:	f000 808a 	beq.w	403a5c <_printf_i+0x144>
  403948:	f104 0542 	add.w	r5, r4, #66	; 0x42
  40394c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  403950:	e02a      	b.n	4039a8 <_printf_i+0x90>
  403952:	2a64      	cmp	r2, #100	; 0x64
  403954:	d001      	beq.n	40395a <_printf_i+0x42>
  403956:	2a69      	cmp	r2, #105	; 0x69
  403958:	d1f6      	bne.n	403948 <_printf_i+0x30>
  40395a:	6821      	ldr	r1, [r4, #0]
  40395c:	681a      	ldr	r2, [r3, #0]
  40395e:	f011 0f80 	tst.w	r1, #128	; 0x80
  403962:	d023      	beq.n	4039ac <_printf_i+0x94>
  403964:	1d11      	adds	r1, r2, #4
  403966:	6019      	str	r1, [r3, #0]
  403968:	6813      	ldr	r3, [r2, #0]
  40396a:	e027      	b.n	4039bc <_printf_i+0xa4>
  40396c:	2a73      	cmp	r2, #115	; 0x73
  40396e:	f000 80b4 	beq.w	403ada <_printf_i+0x1c2>
  403972:	d808      	bhi.n	403986 <_printf_i+0x6e>
  403974:	2a6f      	cmp	r2, #111	; 0x6f
  403976:	d02a      	beq.n	4039ce <_printf_i+0xb6>
  403978:	2a70      	cmp	r2, #112	; 0x70
  40397a:	d1e5      	bne.n	403948 <_printf_i+0x30>
  40397c:	680a      	ldr	r2, [r1, #0]
  40397e:	f042 0220 	orr.w	r2, r2, #32
  403982:	600a      	str	r2, [r1, #0]
  403984:	e003      	b.n	40398e <_printf_i+0x76>
  403986:	2a75      	cmp	r2, #117	; 0x75
  403988:	d021      	beq.n	4039ce <_printf_i+0xb6>
  40398a:	2a78      	cmp	r2, #120	; 0x78
  40398c:	d1dc      	bne.n	403948 <_printf_i+0x30>
  40398e:	2278      	movs	r2, #120	; 0x78
  403990:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  403994:	496e      	ldr	r1, [pc, #440]	; (403b50 <_printf_i+0x238>)
  403996:	e064      	b.n	403a62 <_printf_i+0x14a>
  403998:	681a      	ldr	r2, [r3, #0]
  40399a:	f101 0542 	add.w	r5, r1, #66	; 0x42
  40399e:	1d11      	adds	r1, r2, #4
  4039a0:	6019      	str	r1, [r3, #0]
  4039a2:	6813      	ldr	r3, [r2, #0]
  4039a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4039a8:	2301      	movs	r3, #1
  4039aa:	e0a3      	b.n	403af4 <_printf_i+0x1dc>
  4039ac:	f011 0f40 	tst.w	r1, #64	; 0x40
  4039b0:	f102 0104 	add.w	r1, r2, #4
  4039b4:	6019      	str	r1, [r3, #0]
  4039b6:	d0d7      	beq.n	403968 <_printf_i+0x50>
  4039b8:	f9b2 3000 	ldrsh.w	r3, [r2]
  4039bc:	2b00      	cmp	r3, #0
  4039be:	da03      	bge.n	4039c8 <_printf_i+0xb0>
  4039c0:	222d      	movs	r2, #45	; 0x2d
  4039c2:	425b      	negs	r3, r3
  4039c4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  4039c8:	4962      	ldr	r1, [pc, #392]	; (403b54 <_printf_i+0x23c>)
  4039ca:	220a      	movs	r2, #10
  4039cc:	e017      	b.n	4039fe <_printf_i+0xe6>
  4039ce:	6820      	ldr	r0, [r4, #0]
  4039d0:	6819      	ldr	r1, [r3, #0]
  4039d2:	f010 0f80 	tst.w	r0, #128	; 0x80
  4039d6:	d003      	beq.n	4039e0 <_printf_i+0xc8>
  4039d8:	1d08      	adds	r0, r1, #4
  4039da:	6018      	str	r0, [r3, #0]
  4039dc:	680b      	ldr	r3, [r1, #0]
  4039de:	e006      	b.n	4039ee <_printf_i+0xd6>
  4039e0:	f010 0f40 	tst.w	r0, #64	; 0x40
  4039e4:	f101 0004 	add.w	r0, r1, #4
  4039e8:	6018      	str	r0, [r3, #0]
  4039ea:	d0f7      	beq.n	4039dc <_printf_i+0xc4>
  4039ec:	880b      	ldrh	r3, [r1, #0]
  4039ee:	4959      	ldr	r1, [pc, #356]	; (403b54 <_printf_i+0x23c>)
  4039f0:	2a6f      	cmp	r2, #111	; 0x6f
  4039f2:	bf14      	ite	ne
  4039f4:	220a      	movne	r2, #10
  4039f6:	2208      	moveq	r2, #8
  4039f8:	2000      	movs	r0, #0
  4039fa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  4039fe:	6865      	ldr	r5, [r4, #4]
  403a00:	60a5      	str	r5, [r4, #8]
  403a02:	2d00      	cmp	r5, #0
  403a04:	f2c0 809c 	blt.w	403b40 <_printf_i+0x228>
  403a08:	6820      	ldr	r0, [r4, #0]
  403a0a:	f020 0004 	bic.w	r0, r0, #4
  403a0e:	6020      	str	r0, [r4, #0]
  403a10:	2b00      	cmp	r3, #0
  403a12:	d13f      	bne.n	403a94 <_printf_i+0x17c>
  403a14:	2d00      	cmp	r5, #0
  403a16:	f040 8095 	bne.w	403b44 <_printf_i+0x22c>
  403a1a:	4675      	mov	r5, lr
  403a1c:	2a08      	cmp	r2, #8
  403a1e:	d10b      	bne.n	403a38 <_printf_i+0x120>
  403a20:	6823      	ldr	r3, [r4, #0]
  403a22:	07da      	lsls	r2, r3, #31
  403a24:	d508      	bpl.n	403a38 <_printf_i+0x120>
  403a26:	6923      	ldr	r3, [r4, #16]
  403a28:	6862      	ldr	r2, [r4, #4]
  403a2a:	429a      	cmp	r2, r3
  403a2c:	bfde      	ittt	le
  403a2e:	2330      	movle	r3, #48	; 0x30
  403a30:	f805 3c01 	strble.w	r3, [r5, #-1]
  403a34:	f105 35ff 	addle.w	r5, r5, #4294967295
  403a38:	ebae 0305 	sub.w	r3, lr, r5
  403a3c:	6123      	str	r3, [r4, #16]
  403a3e:	f8cd 8000 	str.w	r8, [sp]
  403a42:	463b      	mov	r3, r7
  403a44:	aa03      	add	r2, sp, #12
  403a46:	4621      	mov	r1, r4
  403a48:	4630      	mov	r0, r6
  403a4a:	f7ff feef 	bl	40382c <_printf_common>
  403a4e:	3001      	adds	r0, #1
  403a50:	d155      	bne.n	403afe <_printf_i+0x1e6>
  403a52:	f04f 30ff 	mov.w	r0, #4294967295
  403a56:	b005      	add	sp, #20
  403a58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a5c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  403a60:	493c      	ldr	r1, [pc, #240]	; (403b54 <_printf_i+0x23c>)
  403a62:	6822      	ldr	r2, [r4, #0]
  403a64:	6818      	ldr	r0, [r3, #0]
  403a66:	f012 0f80 	tst.w	r2, #128	; 0x80
  403a6a:	f100 0504 	add.w	r5, r0, #4
  403a6e:	601d      	str	r5, [r3, #0]
  403a70:	d001      	beq.n	403a76 <_printf_i+0x15e>
  403a72:	6803      	ldr	r3, [r0, #0]
  403a74:	e002      	b.n	403a7c <_printf_i+0x164>
  403a76:	0655      	lsls	r5, r2, #25
  403a78:	d5fb      	bpl.n	403a72 <_printf_i+0x15a>
  403a7a:	8803      	ldrh	r3, [r0, #0]
  403a7c:	07d0      	lsls	r0, r2, #31
  403a7e:	bf44      	itt	mi
  403a80:	f042 0220 	orrmi.w	r2, r2, #32
  403a84:	6022      	strmi	r2, [r4, #0]
  403a86:	b91b      	cbnz	r3, 403a90 <_printf_i+0x178>
  403a88:	6822      	ldr	r2, [r4, #0]
  403a8a:	f022 0220 	bic.w	r2, r2, #32
  403a8e:	6022      	str	r2, [r4, #0]
  403a90:	2210      	movs	r2, #16
  403a92:	e7b1      	b.n	4039f8 <_printf_i+0xe0>
  403a94:	4675      	mov	r5, lr
  403a96:	fbb3 f0f2 	udiv	r0, r3, r2
  403a9a:	fb02 3310 	mls	r3, r2, r0, r3
  403a9e:	5ccb      	ldrb	r3, [r1, r3]
  403aa0:	f805 3d01 	strb.w	r3, [r5, #-1]!
  403aa4:	4603      	mov	r3, r0
  403aa6:	2800      	cmp	r0, #0
  403aa8:	d1f5      	bne.n	403a96 <_printf_i+0x17e>
  403aaa:	e7b7      	b.n	403a1c <_printf_i+0x104>
  403aac:	6808      	ldr	r0, [r1, #0]
  403aae:	681a      	ldr	r2, [r3, #0]
  403ab0:	6949      	ldr	r1, [r1, #20]
  403ab2:	f010 0f80 	tst.w	r0, #128	; 0x80
  403ab6:	d004      	beq.n	403ac2 <_printf_i+0x1aa>
  403ab8:	1d10      	adds	r0, r2, #4
  403aba:	6018      	str	r0, [r3, #0]
  403abc:	6813      	ldr	r3, [r2, #0]
  403abe:	6019      	str	r1, [r3, #0]
  403ac0:	e007      	b.n	403ad2 <_printf_i+0x1ba>
  403ac2:	f010 0f40 	tst.w	r0, #64	; 0x40
  403ac6:	f102 0004 	add.w	r0, r2, #4
  403aca:	6018      	str	r0, [r3, #0]
  403acc:	6813      	ldr	r3, [r2, #0]
  403ace:	d0f6      	beq.n	403abe <_printf_i+0x1a6>
  403ad0:	8019      	strh	r1, [r3, #0]
  403ad2:	2300      	movs	r3, #0
  403ad4:	6123      	str	r3, [r4, #16]
  403ad6:	4675      	mov	r5, lr
  403ad8:	e7b1      	b.n	403a3e <_printf_i+0x126>
  403ada:	681a      	ldr	r2, [r3, #0]
  403adc:	1d11      	adds	r1, r2, #4
  403ade:	6019      	str	r1, [r3, #0]
  403ae0:	6815      	ldr	r5, [r2, #0]
  403ae2:	6862      	ldr	r2, [r4, #4]
  403ae4:	2100      	movs	r1, #0
  403ae6:	4628      	mov	r0, r5
  403ae8:	f001 f962 	bl	404db0 <memchr>
  403aec:	b108      	cbz	r0, 403af2 <_printf_i+0x1da>
  403aee:	1b40      	subs	r0, r0, r5
  403af0:	6060      	str	r0, [r4, #4]
  403af2:	6863      	ldr	r3, [r4, #4]
  403af4:	6123      	str	r3, [r4, #16]
  403af6:	2300      	movs	r3, #0
  403af8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403afc:	e79f      	b.n	403a3e <_printf_i+0x126>
  403afe:	6923      	ldr	r3, [r4, #16]
  403b00:	462a      	mov	r2, r5
  403b02:	4639      	mov	r1, r7
  403b04:	4630      	mov	r0, r6
  403b06:	47c0      	blx	r8
  403b08:	3001      	adds	r0, #1
  403b0a:	d0a2      	beq.n	403a52 <_printf_i+0x13a>
  403b0c:	6823      	ldr	r3, [r4, #0]
  403b0e:	079b      	lsls	r3, r3, #30
  403b10:	d507      	bpl.n	403b22 <_printf_i+0x20a>
  403b12:	2500      	movs	r5, #0
  403b14:	f104 0919 	add.w	r9, r4, #25
  403b18:	68e3      	ldr	r3, [r4, #12]
  403b1a:	9a03      	ldr	r2, [sp, #12]
  403b1c:	1a9b      	subs	r3, r3, r2
  403b1e:	429d      	cmp	r5, r3
  403b20:	db05      	blt.n	403b2e <_printf_i+0x216>
  403b22:	68e0      	ldr	r0, [r4, #12]
  403b24:	9b03      	ldr	r3, [sp, #12]
  403b26:	4298      	cmp	r0, r3
  403b28:	bfb8      	it	lt
  403b2a:	4618      	movlt	r0, r3
  403b2c:	e793      	b.n	403a56 <_printf_i+0x13e>
  403b2e:	2301      	movs	r3, #1
  403b30:	464a      	mov	r2, r9
  403b32:	4639      	mov	r1, r7
  403b34:	4630      	mov	r0, r6
  403b36:	47c0      	blx	r8
  403b38:	3001      	adds	r0, #1
  403b3a:	d08a      	beq.n	403a52 <_printf_i+0x13a>
  403b3c:	3501      	adds	r5, #1
  403b3e:	e7eb      	b.n	403b18 <_printf_i+0x200>
  403b40:	2b00      	cmp	r3, #0
  403b42:	d1a7      	bne.n	403a94 <_printf_i+0x17c>
  403b44:	780b      	ldrb	r3, [r1, #0]
  403b46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403b4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403b4e:	e765      	b.n	403a1c <_printf_i+0x104>
  403b50:	00406023 	.word	0x00406023
  403b54:	00406012 	.word	0x00406012

00403b58 <iprintf>:
  403b58:	b40f      	push	{r0, r1, r2, r3}
  403b5a:	4b0a      	ldr	r3, [pc, #40]	; (403b84 <iprintf+0x2c>)
  403b5c:	b513      	push	{r0, r1, r4, lr}
  403b5e:	681c      	ldr	r4, [r3, #0]
  403b60:	b124      	cbz	r4, 403b6c <iprintf+0x14>
  403b62:	69a3      	ldr	r3, [r4, #24]
  403b64:	b913      	cbnz	r3, 403b6c <iprintf+0x14>
  403b66:	4620      	mov	r0, r4
  403b68:	f001 f81e 	bl	404ba8 <__sinit>
  403b6c:	ab05      	add	r3, sp, #20
  403b6e:	9a04      	ldr	r2, [sp, #16]
  403b70:	68a1      	ldr	r1, [r4, #8]
  403b72:	9301      	str	r3, [sp, #4]
  403b74:	4620      	mov	r0, r4
  403b76:	f001 fd1d 	bl	4055b4 <_vfiprintf_r>
  403b7a:	b002      	add	sp, #8
  403b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403b80:	b004      	add	sp, #16
  403b82:	4770      	bx	lr
  403b84:	20400048 	.word	0x20400048

00403b88 <setbuf>:
  403b88:	2900      	cmp	r1, #0
  403b8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403b8e:	bf0c      	ite	eq
  403b90:	2202      	moveq	r2, #2
  403b92:	2200      	movne	r2, #0
  403b94:	f000 b800 	b.w	403b98 <setvbuf>

00403b98 <setvbuf>:
  403b98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  403b9c:	461d      	mov	r5, r3
  403b9e:	4b51      	ldr	r3, [pc, #324]	; (403ce4 <setvbuf+0x14c>)
  403ba0:	681e      	ldr	r6, [r3, #0]
  403ba2:	4604      	mov	r4, r0
  403ba4:	460f      	mov	r7, r1
  403ba6:	4690      	mov	r8, r2
  403ba8:	b126      	cbz	r6, 403bb4 <setvbuf+0x1c>
  403baa:	69b3      	ldr	r3, [r6, #24]
  403bac:	b913      	cbnz	r3, 403bb4 <setvbuf+0x1c>
  403bae:	4630      	mov	r0, r6
  403bb0:	f000 fffa 	bl	404ba8 <__sinit>
  403bb4:	4b4c      	ldr	r3, [pc, #304]	; (403ce8 <setvbuf+0x150>)
  403bb6:	429c      	cmp	r4, r3
  403bb8:	d152      	bne.n	403c60 <setvbuf+0xc8>
  403bba:	6874      	ldr	r4, [r6, #4]
  403bbc:	f1b8 0f02 	cmp.w	r8, #2
  403bc0:	d006      	beq.n	403bd0 <setvbuf+0x38>
  403bc2:	f1b8 0f01 	cmp.w	r8, #1
  403bc6:	f200 8089 	bhi.w	403cdc <setvbuf+0x144>
  403bca:	2d00      	cmp	r5, #0
  403bcc:	f2c0 8086 	blt.w	403cdc <setvbuf+0x144>
  403bd0:	4621      	mov	r1, r4
  403bd2:	4630      	mov	r0, r6
  403bd4:	f000 ff7e 	bl	404ad4 <_fflush_r>
  403bd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  403bda:	b141      	cbz	r1, 403bee <setvbuf+0x56>
  403bdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
  403be0:	4299      	cmp	r1, r3
  403be2:	d002      	beq.n	403bea <setvbuf+0x52>
  403be4:	4630      	mov	r0, r6
  403be6:	f001 fc11 	bl	40540c <_free_r>
  403bea:	2300      	movs	r3, #0
  403bec:	6363      	str	r3, [r4, #52]	; 0x34
  403bee:	2300      	movs	r3, #0
  403bf0:	61a3      	str	r3, [r4, #24]
  403bf2:	6063      	str	r3, [r4, #4]
  403bf4:	89a3      	ldrh	r3, [r4, #12]
  403bf6:	061b      	lsls	r3, r3, #24
  403bf8:	d503      	bpl.n	403c02 <setvbuf+0x6a>
  403bfa:	6921      	ldr	r1, [r4, #16]
  403bfc:	4630      	mov	r0, r6
  403bfe:	f001 fc05 	bl	40540c <_free_r>
  403c02:	89a3      	ldrh	r3, [r4, #12]
  403c04:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403c08:	f023 0303 	bic.w	r3, r3, #3
  403c0c:	f1b8 0f02 	cmp.w	r8, #2
  403c10:	81a3      	strh	r3, [r4, #12]
  403c12:	d05d      	beq.n	403cd0 <setvbuf+0x138>
  403c14:	ab01      	add	r3, sp, #4
  403c16:	466a      	mov	r2, sp
  403c18:	4621      	mov	r1, r4
  403c1a:	4630      	mov	r0, r6
  403c1c:	f001 f85c 	bl	404cd8 <__swhatbuf_r>
  403c20:	89a3      	ldrh	r3, [r4, #12]
  403c22:	4318      	orrs	r0, r3
  403c24:	81a0      	strh	r0, [r4, #12]
  403c26:	bb2d      	cbnz	r5, 403c74 <setvbuf+0xdc>
  403c28:	9d00      	ldr	r5, [sp, #0]
  403c2a:	4628      	mov	r0, r5
  403c2c:	f001 f8b8 	bl	404da0 <malloc>
  403c30:	4607      	mov	r7, r0
  403c32:	2800      	cmp	r0, #0
  403c34:	d14e      	bne.n	403cd4 <setvbuf+0x13c>
  403c36:	f8dd 9000 	ldr.w	r9, [sp]
  403c3a:	45a9      	cmp	r9, r5
  403c3c:	d13c      	bne.n	403cb8 <setvbuf+0x120>
  403c3e:	f04f 30ff 	mov.w	r0, #4294967295
  403c42:	89a3      	ldrh	r3, [r4, #12]
  403c44:	f043 0302 	orr.w	r3, r3, #2
  403c48:	81a3      	strh	r3, [r4, #12]
  403c4a:	2300      	movs	r3, #0
  403c4c:	60a3      	str	r3, [r4, #8]
  403c4e:	f104 0347 	add.w	r3, r4, #71	; 0x47
  403c52:	6023      	str	r3, [r4, #0]
  403c54:	6123      	str	r3, [r4, #16]
  403c56:	2301      	movs	r3, #1
  403c58:	6163      	str	r3, [r4, #20]
  403c5a:	b003      	add	sp, #12
  403c5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403c60:	4b22      	ldr	r3, [pc, #136]	; (403cec <setvbuf+0x154>)
  403c62:	429c      	cmp	r4, r3
  403c64:	d101      	bne.n	403c6a <setvbuf+0xd2>
  403c66:	68b4      	ldr	r4, [r6, #8]
  403c68:	e7a8      	b.n	403bbc <setvbuf+0x24>
  403c6a:	4b21      	ldr	r3, [pc, #132]	; (403cf0 <setvbuf+0x158>)
  403c6c:	429c      	cmp	r4, r3
  403c6e:	bf08      	it	eq
  403c70:	68f4      	ldreq	r4, [r6, #12]
  403c72:	e7a3      	b.n	403bbc <setvbuf+0x24>
  403c74:	2f00      	cmp	r7, #0
  403c76:	d0d8      	beq.n	403c2a <setvbuf+0x92>
  403c78:	69b3      	ldr	r3, [r6, #24]
  403c7a:	b913      	cbnz	r3, 403c82 <setvbuf+0xea>
  403c7c:	4630      	mov	r0, r6
  403c7e:	f000 ff93 	bl	404ba8 <__sinit>
  403c82:	f1b8 0f01 	cmp.w	r8, #1
  403c86:	bf08      	it	eq
  403c88:	89a3      	ldrheq	r3, [r4, #12]
  403c8a:	6027      	str	r7, [r4, #0]
  403c8c:	bf04      	itt	eq
  403c8e:	f043 0301 	orreq.w	r3, r3, #1
  403c92:	81a3      	strheq	r3, [r4, #12]
  403c94:	89a3      	ldrh	r3, [r4, #12]
  403c96:	6127      	str	r7, [r4, #16]
  403c98:	f013 0008 	ands.w	r0, r3, #8
  403c9c:	6165      	str	r5, [r4, #20]
  403c9e:	d01b      	beq.n	403cd8 <setvbuf+0x140>
  403ca0:	f013 0001 	ands.w	r0, r3, #1
  403ca4:	bf18      	it	ne
  403ca6:	426d      	negne	r5, r5
  403ca8:	f04f 0300 	mov.w	r3, #0
  403cac:	bf1d      	ittte	ne
  403cae:	60a3      	strne	r3, [r4, #8]
  403cb0:	61a5      	strne	r5, [r4, #24]
  403cb2:	4618      	movne	r0, r3
  403cb4:	60a5      	streq	r5, [r4, #8]
  403cb6:	e7d0      	b.n	403c5a <setvbuf+0xc2>
  403cb8:	4648      	mov	r0, r9
  403cba:	f001 f871 	bl	404da0 <malloc>
  403cbe:	4607      	mov	r7, r0
  403cc0:	2800      	cmp	r0, #0
  403cc2:	d0bc      	beq.n	403c3e <setvbuf+0xa6>
  403cc4:	89a3      	ldrh	r3, [r4, #12]
  403cc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403cca:	81a3      	strh	r3, [r4, #12]
  403ccc:	464d      	mov	r5, r9
  403cce:	e7d3      	b.n	403c78 <setvbuf+0xe0>
  403cd0:	2000      	movs	r0, #0
  403cd2:	e7b6      	b.n	403c42 <setvbuf+0xaa>
  403cd4:	46a9      	mov	r9, r5
  403cd6:	e7f5      	b.n	403cc4 <setvbuf+0x12c>
  403cd8:	60a0      	str	r0, [r4, #8]
  403cda:	e7be      	b.n	403c5a <setvbuf+0xc2>
  403cdc:	f04f 30ff 	mov.w	r0, #4294967295
  403ce0:	e7bb      	b.n	403c5a <setvbuf+0xc2>
  403ce2:	bf00      	nop
  403ce4:	20400048 	.word	0x20400048
  403ce8:	00406064 	.word	0x00406064
  403cec:	00406084 	.word	0x00406084
  403cf0:	00406044 	.word	0x00406044

00403cf4 <strlen>:
  403cf4:	4603      	mov	r3, r0
  403cf6:	f813 2b01 	ldrb.w	r2, [r3], #1
  403cfa:	2a00      	cmp	r2, #0
  403cfc:	d1fb      	bne.n	403cf6 <strlen+0x2>
  403cfe:	1a18      	subs	r0, r3, r0
  403d00:	3801      	subs	r0, #1
  403d02:	4770      	bx	lr

00403d04 <quorem>:
  403d04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d08:	6903      	ldr	r3, [r0, #16]
  403d0a:	690c      	ldr	r4, [r1, #16]
  403d0c:	429c      	cmp	r4, r3
  403d0e:	4680      	mov	r8, r0
  403d10:	f300 8082 	bgt.w	403e18 <quorem+0x114>
  403d14:	3c01      	subs	r4, #1
  403d16:	f101 0714 	add.w	r7, r1, #20
  403d1a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403d1e:	f100 0614 	add.w	r6, r0, #20
  403d22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  403d26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  403d2a:	eb06 030e 	add.w	r3, r6, lr
  403d2e:	3501      	adds	r5, #1
  403d30:	eb07 090e 	add.w	r9, r7, lr
  403d34:	9301      	str	r3, [sp, #4]
  403d36:	fbb0 f5f5 	udiv	r5, r0, r5
  403d3a:	b395      	cbz	r5, 403da2 <quorem+0x9e>
  403d3c:	f04f 0a00 	mov.w	sl, #0
  403d40:	4638      	mov	r0, r7
  403d42:	46b4      	mov	ip, r6
  403d44:	46d3      	mov	fp, sl
  403d46:	f850 2b04 	ldr.w	r2, [r0], #4
  403d4a:	b293      	uxth	r3, r2
  403d4c:	fb05 a303 	mla	r3, r5, r3, sl
  403d50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403d54:	b29b      	uxth	r3, r3
  403d56:	ebab 0303 	sub.w	r3, fp, r3
  403d5a:	0c12      	lsrs	r2, r2, #16
  403d5c:	f8bc b000 	ldrh.w	fp, [ip]
  403d60:	fb05 a202 	mla	r2, r5, r2, sl
  403d64:	fa13 f38b 	uxtah	r3, r3, fp
  403d68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403d6c:	fa1f fb82 	uxth.w	fp, r2
  403d70:	f8dc 2000 	ldr.w	r2, [ip]
  403d74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403d78:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403d7c:	b29b      	uxth	r3, r3
  403d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403d82:	4581      	cmp	r9, r0
  403d84:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403d88:	f84c 3b04 	str.w	r3, [ip], #4
  403d8c:	d2db      	bcs.n	403d46 <quorem+0x42>
  403d8e:	f856 300e 	ldr.w	r3, [r6, lr]
  403d92:	b933      	cbnz	r3, 403da2 <quorem+0x9e>
  403d94:	9b01      	ldr	r3, [sp, #4]
  403d96:	3b04      	subs	r3, #4
  403d98:	429e      	cmp	r6, r3
  403d9a:	461a      	mov	r2, r3
  403d9c:	d330      	bcc.n	403e00 <quorem+0xfc>
  403d9e:	f8c8 4010 	str.w	r4, [r8, #16]
  403da2:	4640      	mov	r0, r8
  403da4:	f001 fa5d 	bl	405262 <__mcmp>
  403da8:	2800      	cmp	r0, #0
  403daa:	db25      	blt.n	403df8 <quorem+0xf4>
  403dac:	3501      	adds	r5, #1
  403dae:	4630      	mov	r0, r6
  403db0:	f04f 0e00 	mov.w	lr, #0
  403db4:	f857 2b04 	ldr.w	r2, [r7], #4
  403db8:	f8d0 c000 	ldr.w	ip, [r0]
  403dbc:	b293      	uxth	r3, r2
  403dbe:	ebae 0303 	sub.w	r3, lr, r3
  403dc2:	0c12      	lsrs	r2, r2, #16
  403dc4:	fa13 f38c 	uxtah	r3, r3, ip
  403dc8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  403dcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403dd0:	b29b      	uxth	r3, r3
  403dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403dd6:	45b9      	cmp	r9, r7
  403dd8:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403ddc:	f840 3b04 	str.w	r3, [r0], #4
  403de0:	d2e8      	bcs.n	403db4 <quorem+0xb0>
  403de2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403de6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403dea:	b92a      	cbnz	r2, 403df8 <quorem+0xf4>
  403dec:	3b04      	subs	r3, #4
  403dee:	429e      	cmp	r6, r3
  403df0:	461a      	mov	r2, r3
  403df2:	d30b      	bcc.n	403e0c <quorem+0x108>
  403df4:	f8c8 4010 	str.w	r4, [r8, #16]
  403df8:	4628      	mov	r0, r5
  403dfa:	b003      	add	sp, #12
  403dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e00:	6812      	ldr	r2, [r2, #0]
  403e02:	3b04      	subs	r3, #4
  403e04:	2a00      	cmp	r2, #0
  403e06:	d1ca      	bne.n	403d9e <quorem+0x9a>
  403e08:	3c01      	subs	r4, #1
  403e0a:	e7c5      	b.n	403d98 <quorem+0x94>
  403e0c:	6812      	ldr	r2, [r2, #0]
  403e0e:	3b04      	subs	r3, #4
  403e10:	2a00      	cmp	r2, #0
  403e12:	d1ef      	bne.n	403df4 <quorem+0xf0>
  403e14:	3c01      	subs	r4, #1
  403e16:	e7ea      	b.n	403dee <quorem+0xea>
  403e18:	2000      	movs	r0, #0
  403e1a:	e7ee      	b.n	403dfa <quorem+0xf6>
  403e1c:	0000      	movs	r0, r0
	...

00403e20 <_dtoa_r>:
  403e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e24:	6a46      	ldr	r6, [r0, #36]	; 0x24
  403e26:	b095      	sub	sp, #84	; 0x54
  403e28:	4604      	mov	r4, r0
  403e2a:	9d21      	ldr	r5, [sp, #132]	; 0x84
  403e2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403e30:	b93e      	cbnz	r6, 403e42 <_dtoa_r+0x22>
  403e32:	2010      	movs	r0, #16
  403e34:	f000 ffb4 	bl	404da0 <malloc>
  403e38:	6260      	str	r0, [r4, #36]	; 0x24
  403e3a:	6046      	str	r6, [r0, #4]
  403e3c:	6086      	str	r6, [r0, #8]
  403e3e:	6006      	str	r6, [r0, #0]
  403e40:	60c6      	str	r6, [r0, #12]
  403e42:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403e44:	6819      	ldr	r1, [r3, #0]
  403e46:	b151      	cbz	r1, 403e5e <_dtoa_r+0x3e>
  403e48:	685a      	ldr	r2, [r3, #4]
  403e4a:	604a      	str	r2, [r1, #4]
  403e4c:	2301      	movs	r3, #1
  403e4e:	4093      	lsls	r3, r2
  403e50:	608b      	str	r3, [r1, #8]
  403e52:	4620      	mov	r0, r4
  403e54:	f001 f830 	bl	404eb8 <_Bfree>
  403e58:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403e5a:	2200      	movs	r2, #0
  403e5c:	601a      	str	r2, [r3, #0]
  403e5e:	9b03      	ldr	r3, [sp, #12]
  403e60:	2b00      	cmp	r3, #0
  403e62:	bfbf      	itttt	lt
  403e64:	2301      	movlt	r3, #1
  403e66:	602b      	strlt	r3, [r5, #0]
  403e68:	9b03      	ldrlt	r3, [sp, #12]
  403e6a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  403e6e:	bfb2      	itee	lt
  403e70:	9303      	strlt	r3, [sp, #12]
  403e72:	2300      	movge	r3, #0
  403e74:	602b      	strge	r3, [r5, #0]
  403e76:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403e7a:	4ba9      	ldr	r3, [pc, #676]	; (404120 <_dtoa_r+0x300>)
  403e7c:	ea33 0309 	bics.w	r3, r3, r9
  403e80:	d11b      	bne.n	403eba <_dtoa_r+0x9a>
  403e82:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403e84:	f242 730f 	movw	r3, #9999	; 0x270f
  403e88:	6013      	str	r3, [r2, #0]
  403e8a:	9b02      	ldr	r3, [sp, #8]
  403e8c:	b923      	cbnz	r3, 403e98 <_dtoa_r+0x78>
  403e8e:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403e92:	2800      	cmp	r0, #0
  403e94:	f000 8581 	beq.w	40499a <_dtoa_r+0xb7a>
  403e98:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403e9a:	b953      	cbnz	r3, 403eb2 <_dtoa_r+0x92>
  403e9c:	4ba1      	ldr	r3, [pc, #644]	; (404124 <_dtoa_r+0x304>)
  403e9e:	e021      	b.n	403ee4 <_dtoa_r+0xc4>
  403ea0:	4ba1      	ldr	r3, [pc, #644]	; (404128 <_dtoa_r+0x308>)
  403ea2:	9306      	str	r3, [sp, #24]
  403ea4:	3308      	adds	r3, #8
  403ea6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403ea8:	6013      	str	r3, [r2, #0]
  403eaa:	9806      	ldr	r0, [sp, #24]
  403eac:	b015      	add	sp, #84	; 0x54
  403eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403eb2:	4b9c      	ldr	r3, [pc, #624]	; (404124 <_dtoa_r+0x304>)
  403eb4:	9306      	str	r3, [sp, #24]
  403eb6:	3303      	adds	r3, #3
  403eb8:	e7f5      	b.n	403ea6 <_dtoa_r+0x86>
  403eba:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403ebe:	2200      	movs	r2, #0
  403ec0:	2300      	movs	r3, #0
  403ec2:	4630      	mov	r0, r6
  403ec4:	4639      	mov	r1, r7
  403ec6:	f7ff f957 	bl	403178 <__aeabi_dcmpeq>
  403eca:	4680      	mov	r8, r0
  403ecc:	b160      	cbz	r0, 403ee8 <_dtoa_r+0xc8>
  403ece:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403ed0:	2301      	movs	r3, #1
  403ed2:	6013      	str	r3, [r2, #0]
  403ed4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403ed6:	2b00      	cmp	r3, #0
  403ed8:	f000 855c 	beq.w	404994 <_dtoa_r+0xb74>
  403edc:	4b93      	ldr	r3, [pc, #588]	; (40412c <_dtoa_r+0x30c>)
  403ede:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403ee0:	6013      	str	r3, [r2, #0]
  403ee2:	3b01      	subs	r3, #1
  403ee4:	9306      	str	r3, [sp, #24]
  403ee6:	e7e0      	b.n	403eaa <_dtoa_r+0x8a>
  403ee8:	ab12      	add	r3, sp, #72	; 0x48
  403eea:	9301      	str	r3, [sp, #4]
  403eec:	ab13      	add	r3, sp, #76	; 0x4c
  403eee:	9300      	str	r3, [sp, #0]
  403ef0:	4632      	mov	r2, r6
  403ef2:	463b      	mov	r3, r7
  403ef4:	4620      	mov	r0, r4
  403ef6:	f001 fa2c 	bl	405352 <__d2b>
  403efa:	f3c9 550a 	ubfx	r5, r9, #20, #11
  403efe:	4682      	mov	sl, r0
  403f00:	2d00      	cmp	r5, #0
  403f02:	d07c      	beq.n	403ffe <_dtoa_r+0x1de>
  403f04:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403f08:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403f0c:	4630      	mov	r0, r6
  403f0e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403f12:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403f16:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  403f1a:	2200      	movs	r2, #0
  403f1c:	4b84      	ldr	r3, [pc, #528]	; (404130 <_dtoa_r+0x310>)
  403f1e:	f7fe fd0f 	bl	402940 <__aeabi_dsub>
  403f22:	a379      	add	r3, pc, #484	; (adr r3, 404108 <_dtoa_r+0x2e8>)
  403f24:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f28:	f7fe febe 	bl	402ca8 <__aeabi_dmul>
  403f2c:	a378      	add	r3, pc, #480	; (adr r3, 404110 <_dtoa_r+0x2f0>)
  403f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f32:	f7fe fd07 	bl	402944 <__adddf3>
  403f36:	4606      	mov	r6, r0
  403f38:	4628      	mov	r0, r5
  403f3a:	460f      	mov	r7, r1
  403f3c:	f7fe fe4e 	bl	402bdc <__aeabi_i2d>
  403f40:	a375      	add	r3, pc, #468	; (adr r3, 404118 <_dtoa_r+0x2f8>)
  403f42:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f46:	f7fe feaf 	bl	402ca8 <__aeabi_dmul>
  403f4a:	4602      	mov	r2, r0
  403f4c:	460b      	mov	r3, r1
  403f4e:	4630      	mov	r0, r6
  403f50:	4639      	mov	r1, r7
  403f52:	f7fe fcf7 	bl	402944 <__adddf3>
  403f56:	4606      	mov	r6, r0
  403f58:	460f      	mov	r7, r1
  403f5a:	f7ff f93f 	bl	4031dc <__aeabi_d2iz>
  403f5e:	2200      	movs	r2, #0
  403f60:	4683      	mov	fp, r0
  403f62:	2300      	movs	r3, #0
  403f64:	4630      	mov	r0, r6
  403f66:	4639      	mov	r1, r7
  403f68:	f7ff f910 	bl	40318c <__aeabi_dcmplt>
  403f6c:	b158      	cbz	r0, 403f86 <_dtoa_r+0x166>
  403f6e:	4658      	mov	r0, fp
  403f70:	f7fe fe34 	bl	402bdc <__aeabi_i2d>
  403f74:	4602      	mov	r2, r0
  403f76:	460b      	mov	r3, r1
  403f78:	4630      	mov	r0, r6
  403f7a:	4639      	mov	r1, r7
  403f7c:	f7ff f8fc 	bl	403178 <__aeabi_dcmpeq>
  403f80:	b908      	cbnz	r0, 403f86 <_dtoa_r+0x166>
  403f82:	f10b 3bff 	add.w	fp, fp, #4294967295
  403f86:	f1bb 0f16 	cmp.w	fp, #22
  403f8a:	d857      	bhi.n	40403c <_dtoa_r+0x21c>
  403f8c:	4969      	ldr	r1, [pc, #420]	; (404134 <_dtoa_r+0x314>)
  403f8e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  403f92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f96:	e9d1 0100 	ldrd	r0, r1, [r1]
  403f9a:	f7ff f915 	bl	4031c8 <__aeabi_dcmpgt>
  403f9e:	2800      	cmp	r0, #0
  403fa0:	d04e      	beq.n	404040 <_dtoa_r+0x220>
  403fa2:	f10b 3bff 	add.w	fp, fp, #4294967295
  403fa6:	2300      	movs	r3, #0
  403fa8:	930d      	str	r3, [sp, #52]	; 0x34
  403faa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fac:	1b5d      	subs	r5, r3, r5
  403fae:	1e6b      	subs	r3, r5, #1
  403fb0:	9307      	str	r3, [sp, #28]
  403fb2:	bf43      	ittte	mi
  403fb4:	2300      	movmi	r3, #0
  403fb6:	f1c5 0801 	rsbmi	r8, r5, #1
  403fba:	9307      	strmi	r3, [sp, #28]
  403fbc:	f04f 0800 	movpl.w	r8, #0
  403fc0:	f1bb 0f00 	cmp.w	fp, #0
  403fc4:	db3e      	blt.n	404044 <_dtoa_r+0x224>
  403fc6:	9b07      	ldr	r3, [sp, #28]
  403fc8:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  403fcc:	445b      	add	r3, fp
  403fce:	9307      	str	r3, [sp, #28]
  403fd0:	2300      	movs	r3, #0
  403fd2:	9308      	str	r3, [sp, #32]
  403fd4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403fd6:	2b09      	cmp	r3, #9
  403fd8:	f200 80b0 	bhi.w	40413c <_dtoa_r+0x31c>
  403fdc:	2b05      	cmp	r3, #5
  403fde:	bfc4      	itt	gt
  403fe0:	3b04      	subgt	r3, #4
  403fe2:	931e      	strgt	r3, [sp, #120]	; 0x78
  403fe4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403fe6:	f1a3 0302 	sub.w	r3, r3, #2
  403fea:	bfcc      	ite	gt
  403fec:	2600      	movgt	r6, #0
  403fee:	2601      	movle	r6, #1
  403ff0:	2b03      	cmp	r3, #3
  403ff2:	f200 80af 	bhi.w	404154 <_dtoa_r+0x334>
  403ff6:	e8df f003 	tbb	[pc, r3]
  403ffa:	8583      	.short	0x8583
  403ffc:	772d      	.short	0x772d
  403ffe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404000:	9d12      	ldr	r5, [sp, #72]	; 0x48
  404002:	441d      	add	r5, r3
  404004:	f205 4332 	addw	r3, r5, #1074	; 0x432
  404008:	2b20      	cmp	r3, #32
  40400a:	dd11      	ble.n	404030 <_dtoa_r+0x210>
  40400c:	9a02      	ldr	r2, [sp, #8]
  40400e:	f205 4012 	addw	r0, r5, #1042	; 0x412
  404012:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404016:	fa22 f000 	lsr.w	r0, r2, r0
  40401a:	fa09 f303 	lsl.w	r3, r9, r3
  40401e:	4318      	orrs	r0, r3
  404020:	f7fe fdcc 	bl	402bbc <__aeabi_ui2d>
  404024:	2301      	movs	r3, #1
  404026:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40402a:	3d01      	subs	r5, #1
  40402c:	9310      	str	r3, [sp, #64]	; 0x40
  40402e:	e774      	b.n	403f1a <_dtoa_r+0xfa>
  404030:	f1c3 0020 	rsb	r0, r3, #32
  404034:	9b02      	ldr	r3, [sp, #8]
  404036:	fa03 f000 	lsl.w	r0, r3, r0
  40403a:	e7f1      	b.n	404020 <_dtoa_r+0x200>
  40403c:	2301      	movs	r3, #1
  40403e:	e7b3      	b.n	403fa8 <_dtoa_r+0x188>
  404040:	900d      	str	r0, [sp, #52]	; 0x34
  404042:	e7b2      	b.n	403faa <_dtoa_r+0x18a>
  404044:	f1cb 0300 	rsb	r3, fp, #0
  404048:	9308      	str	r3, [sp, #32]
  40404a:	2300      	movs	r3, #0
  40404c:	eba8 080b 	sub.w	r8, r8, fp
  404050:	930c      	str	r3, [sp, #48]	; 0x30
  404052:	e7bf      	b.n	403fd4 <_dtoa_r+0x1b4>
  404054:	2301      	movs	r3, #1
  404056:	9309      	str	r3, [sp, #36]	; 0x24
  404058:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40405a:	2b00      	cmp	r3, #0
  40405c:	dd7d      	ble.n	40415a <_dtoa_r+0x33a>
  40405e:	9304      	str	r3, [sp, #16]
  404060:	4699      	mov	r9, r3
  404062:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404064:	2200      	movs	r2, #0
  404066:	606a      	str	r2, [r5, #4]
  404068:	2104      	movs	r1, #4
  40406a:	f101 0214 	add.w	r2, r1, #20
  40406e:	429a      	cmp	r2, r3
  404070:	d978      	bls.n	404164 <_dtoa_r+0x344>
  404072:	6869      	ldr	r1, [r5, #4]
  404074:	4620      	mov	r0, r4
  404076:	f000 feeb 	bl	404e50 <_Balloc>
  40407a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40407c:	6028      	str	r0, [r5, #0]
  40407e:	681b      	ldr	r3, [r3, #0]
  404080:	9306      	str	r3, [sp, #24]
  404082:	f1b9 0f0e 	cmp.w	r9, #14
  404086:	f200 80ee 	bhi.w	404266 <_dtoa_r+0x446>
  40408a:	2e00      	cmp	r6, #0
  40408c:	f000 80eb 	beq.w	404266 <_dtoa_r+0x446>
  404090:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404094:	f1bb 0f00 	cmp.w	fp, #0
  404098:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40409c:	dd77      	ble.n	40418e <_dtoa_r+0x36e>
  40409e:	4a25      	ldr	r2, [pc, #148]	; (404134 <_dtoa_r+0x314>)
  4040a0:	f00b 030f 	and.w	r3, fp, #15
  4040a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4040a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040ac:	ea4f 162b 	mov.w	r6, fp, asr #4
  4040b0:	06f0      	lsls	r0, r6, #27
  4040b2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4040b6:	d55a      	bpl.n	40416e <_dtoa_r+0x34e>
  4040b8:	4b1f      	ldr	r3, [pc, #124]	; (404138 <_dtoa_r+0x318>)
  4040ba:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4040be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4040c2:	f7fe ff1b 	bl	402efc <__aeabi_ddiv>
  4040c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4040ca:	f006 060f 	and.w	r6, r6, #15
  4040ce:	2503      	movs	r5, #3
  4040d0:	4f19      	ldr	r7, [pc, #100]	; (404138 <_dtoa_r+0x318>)
  4040d2:	2e00      	cmp	r6, #0
  4040d4:	d14d      	bne.n	404172 <_dtoa_r+0x352>
  4040d6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4040da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4040de:	f7fe ff0d 	bl	402efc <__aeabi_ddiv>
  4040e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4040e6:	e06c      	b.n	4041c2 <_dtoa_r+0x3a2>
  4040e8:	2301      	movs	r3, #1
  4040ea:	9309      	str	r3, [sp, #36]	; 0x24
  4040ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4040ee:	445b      	add	r3, fp
  4040f0:	f103 0901 	add.w	r9, r3, #1
  4040f4:	9304      	str	r3, [sp, #16]
  4040f6:	464b      	mov	r3, r9
  4040f8:	2b01      	cmp	r3, #1
  4040fa:	bfb8      	it	lt
  4040fc:	2301      	movlt	r3, #1
  4040fe:	e7b0      	b.n	404062 <_dtoa_r+0x242>
  404100:	2300      	movs	r3, #0
  404102:	e7a8      	b.n	404056 <_dtoa_r+0x236>
  404104:	2300      	movs	r3, #0
  404106:	e7f0      	b.n	4040ea <_dtoa_r+0x2ca>
  404108:	636f4361 	.word	0x636f4361
  40410c:	3fd287a7 	.word	0x3fd287a7
  404110:	8b60c8b3 	.word	0x8b60c8b3
  404114:	3fc68a28 	.word	0x3fc68a28
  404118:	509f79fb 	.word	0x509f79fb
  40411c:	3fd34413 	.word	0x3fd34413
  404120:	7ff00000 	.word	0x7ff00000
  404124:	0040603d 	.word	0x0040603d
  404128:	00406034 	.word	0x00406034
  40412c:	00406011 	.word	0x00406011
  404130:	3ff80000 	.word	0x3ff80000
  404134:	004060d0 	.word	0x004060d0
  404138:	004060a8 	.word	0x004060a8
  40413c:	2601      	movs	r6, #1
  40413e:	2300      	movs	r3, #0
  404140:	931e      	str	r3, [sp, #120]	; 0x78
  404142:	9609      	str	r6, [sp, #36]	; 0x24
  404144:	f04f 33ff 	mov.w	r3, #4294967295
  404148:	9304      	str	r3, [sp, #16]
  40414a:	4699      	mov	r9, r3
  40414c:	2200      	movs	r2, #0
  40414e:	2312      	movs	r3, #18
  404150:	921f      	str	r2, [sp, #124]	; 0x7c
  404152:	e786      	b.n	404062 <_dtoa_r+0x242>
  404154:	2301      	movs	r3, #1
  404156:	9309      	str	r3, [sp, #36]	; 0x24
  404158:	e7f4      	b.n	404144 <_dtoa_r+0x324>
  40415a:	2301      	movs	r3, #1
  40415c:	9304      	str	r3, [sp, #16]
  40415e:	4699      	mov	r9, r3
  404160:	461a      	mov	r2, r3
  404162:	e7f5      	b.n	404150 <_dtoa_r+0x330>
  404164:	686a      	ldr	r2, [r5, #4]
  404166:	3201      	adds	r2, #1
  404168:	606a      	str	r2, [r5, #4]
  40416a:	0049      	lsls	r1, r1, #1
  40416c:	e77d      	b.n	40406a <_dtoa_r+0x24a>
  40416e:	2502      	movs	r5, #2
  404170:	e7ae      	b.n	4040d0 <_dtoa_r+0x2b0>
  404172:	07f1      	lsls	r1, r6, #31
  404174:	d508      	bpl.n	404188 <_dtoa_r+0x368>
  404176:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40417a:	e9d7 2300 	ldrd	r2, r3, [r7]
  40417e:	f7fe fd93 	bl	402ca8 <__aeabi_dmul>
  404182:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404186:	3501      	adds	r5, #1
  404188:	1076      	asrs	r6, r6, #1
  40418a:	3708      	adds	r7, #8
  40418c:	e7a1      	b.n	4040d2 <_dtoa_r+0x2b2>
  40418e:	f000 80a5 	beq.w	4042dc <_dtoa_r+0x4bc>
  404192:	f1cb 0600 	rsb	r6, fp, #0
  404196:	4ba3      	ldr	r3, [pc, #652]	; (404424 <_dtoa_r+0x604>)
  404198:	4fa3      	ldr	r7, [pc, #652]	; (404428 <_dtoa_r+0x608>)
  40419a:	f006 020f 	and.w	r2, r6, #15
  40419e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4041aa:	f7fe fd7d 	bl	402ca8 <__aeabi_dmul>
  4041ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4041b2:	1136      	asrs	r6, r6, #4
  4041b4:	2300      	movs	r3, #0
  4041b6:	2502      	movs	r5, #2
  4041b8:	2e00      	cmp	r6, #0
  4041ba:	f040 8084 	bne.w	4042c6 <_dtoa_r+0x4a6>
  4041be:	2b00      	cmp	r3, #0
  4041c0:	d18f      	bne.n	4040e2 <_dtoa_r+0x2c2>
  4041c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4041c4:	2b00      	cmp	r3, #0
  4041c6:	f000 808b 	beq.w	4042e0 <_dtoa_r+0x4c0>
  4041ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4041ce:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  4041d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4041d6:	2200      	movs	r2, #0
  4041d8:	4b94      	ldr	r3, [pc, #592]	; (40442c <_dtoa_r+0x60c>)
  4041da:	f7fe ffd7 	bl	40318c <__aeabi_dcmplt>
  4041de:	2800      	cmp	r0, #0
  4041e0:	d07e      	beq.n	4042e0 <_dtoa_r+0x4c0>
  4041e2:	f1b9 0f00 	cmp.w	r9, #0
  4041e6:	d07b      	beq.n	4042e0 <_dtoa_r+0x4c0>
  4041e8:	9b04      	ldr	r3, [sp, #16]
  4041ea:	2b00      	cmp	r3, #0
  4041ec:	dd37      	ble.n	40425e <_dtoa_r+0x43e>
  4041ee:	2200      	movs	r2, #0
  4041f0:	4b8f      	ldr	r3, [pc, #572]	; (404430 <_dtoa_r+0x610>)
  4041f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4041f6:	f7fe fd57 	bl	402ca8 <__aeabi_dmul>
  4041fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4041fe:	9e04      	ldr	r6, [sp, #16]
  404200:	f10b 37ff 	add.w	r7, fp, #4294967295
  404204:	3501      	adds	r5, #1
  404206:	4628      	mov	r0, r5
  404208:	f7fe fce8 	bl	402bdc <__aeabi_i2d>
  40420c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404210:	f7fe fd4a 	bl	402ca8 <__aeabi_dmul>
  404214:	4b87      	ldr	r3, [pc, #540]	; (404434 <_dtoa_r+0x614>)
  404216:	2200      	movs	r2, #0
  404218:	f7fe fb94 	bl	402944 <__adddf3>
  40421c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404220:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404222:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  404226:	950b      	str	r5, [sp, #44]	; 0x2c
  404228:	2e00      	cmp	r6, #0
  40422a:	d15c      	bne.n	4042e6 <_dtoa_r+0x4c6>
  40422c:	2200      	movs	r2, #0
  40422e:	4b82      	ldr	r3, [pc, #520]	; (404438 <_dtoa_r+0x618>)
  404230:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404234:	f7fe fb84 	bl	402940 <__aeabi_dsub>
  404238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40423a:	462b      	mov	r3, r5
  40423c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404240:	f7fe ffc2 	bl	4031c8 <__aeabi_dcmpgt>
  404244:	2800      	cmp	r0, #0
  404246:	f040 82f7 	bne.w	404838 <_dtoa_r+0xa18>
  40424a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40424c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404254:	f7fe ff9a 	bl	40318c <__aeabi_dcmplt>
  404258:	2800      	cmp	r0, #0
  40425a:	f040 82eb 	bne.w	404834 <_dtoa_r+0xa14>
  40425e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404262:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404266:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404268:	2b00      	cmp	r3, #0
  40426a:	f2c0 8151 	blt.w	404510 <_dtoa_r+0x6f0>
  40426e:	f1bb 0f0e 	cmp.w	fp, #14
  404272:	f300 814d 	bgt.w	404510 <_dtoa_r+0x6f0>
  404276:	4b6b      	ldr	r3, [pc, #428]	; (404424 <_dtoa_r+0x604>)
  404278:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  40427c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404280:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404284:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404286:	2b00      	cmp	r3, #0
  404288:	f280 80da 	bge.w	404440 <_dtoa_r+0x620>
  40428c:	f1b9 0f00 	cmp.w	r9, #0
  404290:	f300 80d6 	bgt.w	404440 <_dtoa_r+0x620>
  404294:	f040 82cd 	bne.w	404832 <_dtoa_r+0xa12>
  404298:	2200      	movs	r2, #0
  40429a:	4b67      	ldr	r3, [pc, #412]	; (404438 <_dtoa_r+0x618>)
  40429c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4042a0:	f7fe fd02 	bl	402ca8 <__aeabi_dmul>
  4042a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4042a8:	f7fe ff84 	bl	4031b4 <__aeabi_dcmpge>
  4042ac:	464e      	mov	r6, r9
  4042ae:	464f      	mov	r7, r9
  4042b0:	2800      	cmp	r0, #0
  4042b2:	f040 82a4 	bne.w	4047fe <_dtoa_r+0x9de>
  4042b6:	9b06      	ldr	r3, [sp, #24]
  4042b8:	9a06      	ldr	r2, [sp, #24]
  4042ba:	1c5d      	adds	r5, r3, #1
  4042bc:	2331      	movs	r3, #49	; 0x31
  4042be:	7013      	strb	r3, [r2, #0]
  4042c0:	f10b 0b01 	add.w	fp, fp, #1
  4042c4:	e29f      	b.n	404806 <_dtoa_r+0x9e6>
  4042c6:	07f2      	lsls	r2, r6, #31
  4042c8:	d505      	bpl.n	4042d6 <_dtoa_r+0x4b6>
  4042ca:	e9d7 2300 	ldrd	r2, r3, [r7]
  4042ce:	f7fe fceb 	bl	402ca8 <__aeabi_dmul>
  4042d2:	3501      	adds	r5, #1
  4042d4:	2301      	movs	r3, #1
  4042d6:	1076      	asrs	r6, r6, #1
  4042d8:	3708      	adds	r7, #8
  4042da:	e76d      	b.n	4041b8 <_dtoa_r+0x398>
  4042dc:	2502      	movs	r5, #2
  4042de:	e770      	b.n	4041c2 <_dtoa_r+0x3a2>
  4042e0:	465f      	mov	r7, fp
  4042e2:	464e      	mov	r6, r9
  4042e4:	e78f      	b.n	404206 <_dtoa_r+0x3e6>
  4042e6:	9a06      	ldr	r2, [sp, #24]
  4042e8:	4b4e      	ldr	r3, [pc, #312]	; (404424 <_dtoa_r+0x604>)
  4042ea:	4432      	add	r2, r6
  4042ec:	9211      	str	r2, [sp, #68]	; 0x44
  4042ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4042f0:	1e71      	subs	r1, r6, #1
  4042f2:	2a00      	cmp	r2, #0
  4042f4:	d048      	beq.n	404388 <_dtoa_r+0x568>
  4042f6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  4042fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042fe:	2000      	movs	r0, #0
  404300:	494e      	ldr	r1, [pc, #312]	; (40443c <_dtoa_r+0x61c>)
  404302:	f7fe fdfb 	bl	402efc <__aeabi_ddiv>
  404306:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  40430a:	f7fe fb19 	bl	402940 <__aeabi_dsub>
  40430e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404312:	9d06      	ldr	r5, [sp, #24]
  404314:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404318:	f7fe ff60 	bl	4031dc <__aeabi_d2iz>
  40431c:	4606      	mov	r6, r0
  40431e:	f7fe fc5d 	bl	402bdc <__aeabi_i2d>
  404322:	4602      	mov	r2, r0
  404324:	460b      	mov	r3, r1
  404326:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40432a:	f7fe fb09 	bl	402940 <__aeabi_dsub>
  40432e:	3630      	adds	r6, #48	; 0x30
  404330:	f805 6b01 	strb.w	r6, [r5], #1
  404334:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404338:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40433c:	f7fe ff26 	bl	40318c <__aeabi_dcmplt>
  404340:	2800      	cmp	r0, #0
  404342:	d165      	bne.n	404410 <_dtoa_r+0x5f0>
  404344:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404348:	2000      	movs	r0, #0
  40434a:	4938      	ldr	r1, [pc, #224]	; (40442c <_dtoa_r+0x60c>)
  40434c:	f7fe faf8 	bl	402940 <__aeabi_dsub>
  404350:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404354:	f7fe ff1a 	bl	40318c <__aeabi_dcmplt>
  404358:	2800      	cmp	r0, #0
  40435a:	f040 80b9 	bne.w	4044d0 <_dtoa_r+0x6b0>
  40435e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404360:	429d      	cmp	r5, r3
  404362:	f43f af7c 	beq.w	40425e <_dtoa_r+0x43e>
  404366:	2200      	movs	r2, #0
  404368:	4b31      	ldr	r3, [pc, #196]	; (404430 <_dtoa_r+0x610>)
  40436a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40436e:	f7fe fc9b 	bl	402ca8 <__aeabi_dmul>
  404372:	2200      	movs	r2, #0
  404374:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404378:	4b2d      	ldr	r3, [pc, #180]	; (404430 <_dtoa_r+0x610>)
  40437a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40437e:	f7fe fc93 	bl	402ca8 <__aeabi_dmul>
  404382:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404386:	e7c5      	b.n	404314 <_dtoa_r+0x4f4>
  404388:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  40438c:	e9d1 0100 	ldrd	r0, r1, [r1]
  404390:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404394:	f7fe fc88 	bl	402ca8 <__aeabi_dmul>
  404398:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40439c:	9d06      	ldr	r5, [sp, #24]
  40439e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043a2:	f7fe ff1b 	bl	4031dc <__aeabi_d2iz>
  4043a6:	4606      	mov	r6, r0
  4043a8:	f7fe fc18 	bl	402bdc <__aeabi_i2d>
  4043ac:	3630      	adds	r6, #48	; 0x30
  4043ae:	4602      	mov	r2, r0
  4043b0:	460b      	mov	r3, r1
  4043b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043b6:	f7fe fac3 	bl	402940 <__aeabi_dsub>
  4043ba:	f805 6b01 	strb.w	r6, [r5], #1
  4043be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043c0:	42ab      	cmp	r3, r5
  4043c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4043c6:	f04f 0200 	mov.w	r2, #0
  4043ca:	d125      	bne.n	404418 <_dtoa_r+0x5f8>
  4043cc:	4b1b      	ldr	r3, [pc, #108]	; (40443c <_dtoa_r+0x61c>)
  4043ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4043d2:	f7fe fab7 	bl	402944 <__adddf3>
  4043d6:	4602      	mov	r2, r0
  4043d8:	460b      	mov	r3, r1
  4043da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043de:	f7fe fef3 	bl	4031c8 <__aeabi_dcmpgt>
  4043e2:	2800      	cmp	r0, #0
  4043e4:	d174      	bne.n	4044d0 <_dtoa_r+0x6b0>
  4043e6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4043ea:	2000      	movs	r0, #0
  4043ec:	4913      	ldr	r1, [pc, #76]	; (40443c <_dtoa_r+0x61c>)
  4043ee:	f7fe faa7 	bl	402940 <__aeabi_dsub>
  4043f2:	4602      	mov	r2, r0
  4043f4:	460b      	mov	r3, r1
  4043f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043fa:	f7fe fec7 	bl	40318c <__aeabi_dcmplt>
  4043fe:	2800      	cmp	r0, #0
  404400:	f43f af2d 	beq.w	40425e <_dtoa_r+0x43e>
  404404:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404408:	2b30      	cmp	r3, #48	; 0x30
  40440a:	f105 32ff 	add.w	r2, r5, #4294967295
  40440e:	d001      	beq.n	404414 <_dtoa_r+0x5f4>
  404410:	46bb      	mov	fp, r7
  404412:	e04c      	b.n	4044ae <_dtoa_r+0x68e>
  404414:	4615      	mov	r5, r2
  404416:	e7f5      	b.n	404404 <_dtoa_r+0x5e4>
  404418:	4b05      	ldr	r3, [pc, #20]	; (404430 <_dtoa_r+0x610>)
  40441a:	f7fe fc45 	bl	402ca8 <__aeabi_dmul>
  40441e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404422:	e7bc      	b.n	40439e <_dtoa_r+0x57e>
  404424:	004060d0 	.word	0x004060d0
  404428:	004060a8 	.word	0x004060a8
  40442c:	3ff00000 	.word	0x3ff00000
  404430:	40240000 	.word	0x40240000
  404434:	401c0000 	.word	0x401c0000
  404438:	40140000 	.word	0x40140000
  40443c:	3fe00000 	.word	0x3fe00000
  404440:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404444:	9d06      	ldr	r5, [sp, #24]
  404446:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40444a:	4630      	mov	r0, r6
  40444c:	4639      	mov	r1, r7
  40444e:	f7fe fd55 	bl	402efc <__aeabi_ddiv>
  404452:	f7fe fec3 	bl	4031dc <__aeabi_d2iz>
  404456:	4680      	mov	r8, r0
  404458:	f7fe fbc0 	bl	402bdc <__aeabi_i2d>
  40445c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404460:	f7fe fc22 	bl	402ca8 <__aeabi_dmul>
  404464:	4602      	mov	r2, r0
  404466:	460b      	mov	r3, r1
  404468:	4630      	mov	r0, r6
  40446a:	4639      	mov	r1, r7
  40446c:	f108 0630 	add.w	r6, r8, #48	; 0x30
  404470:	f7fe fa66 	bl	402940 <__aeabi_dsub>
  404474:	f805 6b01 	strb.w	r6, [r5], #1
  404478:	9e06      	ldr	r6, [sp, #24]
  40447a:	1bae      	subs	r6, r5, r6
  40447c:	45b1      	cmp	r9, r6
  40447e:	4602      	mov	r2, r0
  404480:	460b      	mov	r3, r1
  404482:	d138      	bne.n	4044f6 <_dtoa_r+0x6d6>
  404484:	f7fe fa5e 	bl	402944 <__adddf3>
  404488:	4606      	mov	r6, r0
  40448a:	460f      	mov	r7, r1
  40448c:	4602      	mov	r2, r0
  40448e:	460b      	mov	r3, r1
  404490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404494:	f7fe fe7a 	bl	40318c <__aeabi_dcmplt>
  404498:	b9c8      	cbnz	r0, 4044ce <_dtoa_r+0x6ae>
  40449a:	4632      	mov	r2, r6
  40449c:	463b      	mov	r3, r7
  40449e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4044a2:	f7fe fe69 	bl	403178 <__aeabi_dcmpeq>
  4044a6:	b110      	cbz	r0, 4044ae <_dtoa_r+0x68e>
  4044a8:	f018 0f01 	tst.w	r8, #1
  4044ac:	d10f      	bne.n	4044ce <_dtoa_r+0x6ae>
  4044ae:	4651      	mov	r1, sl
  4044b0:	4620      	mov	r0, r4
  4044b2:	f000 fd01 	bl	404eb8 <_Bfree>
  4044b6:	2300      	movs	r3, #0
  4044b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4044ba:	702b      	strb	r3, [r5, #0]
  4044bc:	f10b 0301 	add.w	r3, fp, #1
  4044c0:	6013      	str	r3, [r2, #0]
  4044c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4044c4:	2b00      	cmp	r3, #0
  4044c6:	f43f acf0 	beq.w	403eaa <_dtoa_r+0x8a>
  4044ca:	601d      	str	r5, [r3, #0]
  4044cc:	e4ed      	b.n	403eaa <_dtoa_r+0x8a>
  4044ce:	465f      	mov	r7, fp
  4044d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4044d4:	2a39      	cmp	r2, #57	; 0x39
  4044d6:	f105 33ff 	add.w	r3, r5, #4294967295
  4044da:	d106      	bne.n	4044ea <_dtoa_r+0x6ca>
  4044dc:	9a06      	ldr	r2, [sp, #24]
  4044de:	429a      	cmp	r2, r3
  4044e0:	d107      	bne.n	4044f2 <_dtoa_r+0x6d2>
  4044e2:	2330      	movs	r3, #48	; 0x30
  4044e4:	7013      	strb	r3, [r2, #0]
  4044e6:	3701      	adds	r7, #1
  4044e8:	4613      	mov	r3, r2
  4044ea:	781a      	ldrb	r2, [r3, #0]
  4044ec:	3201      	adds	r2, #1
  4044ee:	701a      	strb	r2, [r3, #0]
  4044f0:	e78e      	b.n	404410 <_dtoa_r+0x5f0>
  4044f2:	461d      	mov	r5, r3
  4044f4:	e7ec      	b.n	4044d0 <_dtoa_r+0x6b0>
  4044f6:	2200      	movs	r2, #0
  4044f8:	4bb4      	ldr	r3, [pc, #720]	; (4047cc <_dtoa_r+0x9ac>)
  4044fa:	f7fe fbd5 	bl	402ca8 <__aeabi_dmul>
  4044fe:	2200      	movs	r2, #0
  404500:	2300      	movs	r3, #0
  404502:	4606      	mov	r6, r0
  404504:	460f      	mov	r7, r1
  404506:	f7fe fe37 	bl	403178 <__aeabi_dcmpeq>
  40450a:	2800      	cmp	r0, #0
  40450c:	d09b      	beq.n	404446 <_dtoa_r+0x626>
  40450e:	e7ce      	b.n	4044ae <_dtoa_r+0x68e>
  404510:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404512:	2a00      	cmp	r2, #0
  404514:	f000 8129 	beq.w	40476a <_dtoa_r+0x94a>
  404518:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40451a:	2a01      	cmp	r2, #1
  40451c:	f300 810e 	bgt.w	40473c <_dtoa_r+0x91c>
  404520:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404522:	2a00      	cmp	r2, #0
  404524:	f000 8106 	beq.w	404734 <_dtoa_r+0x914>
  404528:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40452c:	9e08      	ldr	r6, [sp, #32]
  40452e:	4645      	mov	r5, r8
  404530:	9a07      	ldr	r2, [sp, #28]
  404532:	2101      	movs	r1, #1
  404534:	441a      	add	r2, r3
  404536:	4620      	mov	r0, r4
  404538:	4498      	add	r8, r3
  40453a:	9207      	str	r2, [sp, #28]
  40453c:	f000 fd5c 	bl	404ff8 <__i2b>
  404540:	4607      	mov	r7, r0
  404542:	2d00      	cmp	r5, #0
  404544:	dd0b      	ble.n	40455e <_dtoa_r+0x73e>
  404546:	9b07      	ldr	r3, [sp, #28]
  404548:	2b00      	cmp	r3, #0
  40454a:	dd08      	ble.n	40455e <_dtoa_r+0x73e>
  40454c:	42ab      	cmp	r3, r5
  40454e:	9a07      	ldr	r2, [sp, #28]
  404550:	bfa8      	it	ge
  404552:	462b      	movge	r3, r5
  404554:	eba8 0803 	sub.w	r8, r8, r3
  404558:	1aed      	subs	r5, r5, r3
  40455a:	1ad3      	subs	r3, r2, r3
  40455c:	9307      	str	r3, [sp, #28]
  40455e:	9b08      	ldr	r3, [sp, #32]
  404560:	b1fb      	cbz	r3, 4045a2 <_dtoa_r+0x782>
  404562:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404564:	2b00      	cmp	r3, #0
  404566:	f000 8104 	beq.w	404772 <_dtoa_r+0x952>
  40456a:	2e00      	cmp	r6, #0
  40456c:	dd11      	ble.n	404592 <_dtoa_r+0x772>
  40456e:	4639      	mov	r1, r7
  404570:	4632      	mov	r2, r6
  404572:	4620      	mov	r0, r4
  404574:	f000 fdd6 	bl	405124 <__pow5mult>
  404578:	4652      	mov	r2, sl
  40457a:	4601      	mov	r1, r0
  40457c:	4607      	mov	r7, r0
  40457e:	4620      	mov	r0, r4
  404580:	f000 fd43 	bl	40500a <__multiply>
  404584:	4651      	mov	r1, sl
  404586:	900a      	str	r0, [sp, #40]	; 0x28
  404588:	4620      	mov	r0, r4
  40458a:	f000 fc95 	bl	404eb8 <_Bfree>
  40458e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404590:	469a      	mov	sl, r3
  404592:	9b08      	ldr	r3, [sp, #32]
  404594:	1b9a      	subs	r2, r3, r6
  404596:	d004      	beq.n	4045a2 <_dtoa_r+0x782>
  404598:	4651      	mov	r1, sl
  40459a:	4620      	mov	r0, r4
  40459c:	f000 fdc2 	bl	405124 <__pow5mult>
  4045a0:	4682      	mov	sl, r0
  4045a2:	2101      	movs	r1, #1
  4045a4:	4620      	mov	r0, r4
  4045a6:	f000 fd27 	bl	404ff8 <__i2b>
  4045aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4045ac:	2b00      	cmp	r3, #0
  4045ae:	4606      	mov	r6, r0
  4045b0:	f340 80e1 	ble.w	404776 <_dtoa_r+0x956>
  4045b4:	461a      	mov	r2, r3
  4045b6:	4601      	mov	r1, r0
  4045b8:	4620      	mov	r0, r4
  4045ba:	f000 fdb3 	bl	405124 <__pow5mult>
  4045be:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4045c0:	2b01      	cmp	r3, #1
  4045c2:	4606      	mov	r6, r0
  4045c4:	f340 80da 	ble.w	40477c <_dtoa_r+0x95c>
  4045c8:	2300      	movs	r3, #0
  4045ca:	9308      	str	r3, [sp, #32]
  4045cc:	6933      	ldr	r3, [r6, #16]
  4045ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  4045d2:	6918      	ldr	r0, [r3, #16]
  4045d4:	f000 fcc2 	bl	404f5c <__hi0bits>
  4045d8:	f1c0 0020 	rsb	r0, r0, #32
  4045dc:	9b07      	ldr	r3, [sp, #28]
  4045de:	4418      	add	r0, r3
  4045e0:	f010 001f 	ands.w	r0, r0, #31
  4045e4:	f000 80f0 	beq.w	4047c8 <_dtoa_r+0x9a8>
  4045e8:	f1c0 0320 	rsb	r3, r0, #32
  4045ec:	2b04      	cmp	r3, #4
  4045ee:	f340 80e2 	ble.w	4047b6 <_dtoa_r+0x996>
  4045f2:	9b07      	ldr	r3, [sp, #28]
  4045f4:	f1c0 001c 	rsb	r0, r0, #28
  4045f8:	4480      	add	r8, r0
  4045fa:	4405      	add	r5, r0
  4045fc:	4403      	add	r3, r0
  4045fe:	9307      	str	r3, [sp, #28]
  404600:	f1b8 0f00 	cmp.w	r8, #0
  404604:	dd05      	ble.n	404612 <_dtoa_r+0x7f2>
  404606:	4651      	mov	r1, sl
  404608:	4642      	mov	r2, r8
  40460a:	4620      	mov	r0, r4
  40460c:	f000 fdd8 	bl	4051c0 <__lshift>
  404610:	4682      	mov	sl, r0
  404612:	9b07      	ldr	r3, [sp, #28]
  404614:	2b00      	cmp	r3, #0
  404616:	dd05      	ble.n	404624 <_dtoa_r+0x804>
  404618:	4631      	mov	r1, r6
  40461a:	461a      	mov	r2, r3
  40461c:	4620      	mov	r0, r4
  40461e:	f000 fdcf 	bl	4051c0 <__lshift>
  404622:	4606      	mov	r6, r0
  404624:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404626:	2b00      	cmp	r3, #0
  404628:	f000 80d2 	beq.w	4047d0 <_dtoa_r+0x9b0>
  40462c:	4631      	mov	r1, r6
  40462e:	4650      	mov	r0, sl
  404630:	f000 fe17 	bl	405262 <__mcmp>
  404634:	2800      	cmp	r0, #0
  404636:	f280 80cb 	bge.w	4047d0 <_dtoa_r+0x9b0>
  40463a:	2300      	movs	r3, #0
  40463c:	4651      	mov	r1, sl
  40463e:	220a      	movs	r2, #10
  404640:	4620      	mov	r0, r4
  404642:	f000 fc50 	bl	404ee6 <__multadd>
  404646:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404648:	f10b 3bff 	add.w	fp, fp, #4294967295
  40464c:	4682      	mov	sl, r0
  40464e:	2b00      	cmp	r3, #0
  404650:	f000 81aa 	beq.w	4049a8 <_dtoa_r+0xb88>
  404654:	2300      	movs	r3, #0
  404656:	4639      	mov	r1, r7
  404658:	220a      	movs	r2, #10
  40465a:	4620      	mov	r0, r4
  40465c:	f000 fc43 	bl	404ee6 <__multadd>
  404660:	9b04      	ldr	r3, [sp, #16]
  404662:	2b00      	cmp	r3, #0
  404664:	4607      	mov	r7, r0
  404666:	dc03      	bgt.n	404670 <_dtoa_r+0x850>
  404668:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40466a:	2b02      	cmp	r3, #2
  40466c:	f300 80b8 	bgt.w	4047e0 <_dtoa_r+0x9c0>
  404670:	2d00      	cmp	r5, #0
  404672:	dd05      	ble.n	404680 <_dtoa_r+0x860>
  404674:	4639      	mov	r1, r7
  404676:	462a      	mov	r2, r5
  404678:	4620      	mov	r0, r4
  40467a:	f000 fda1 	bl	4051c0 <__lshift>
  40467e:	4607      	mov	r7, r0
  404680:	9b08      	ldr	r3, [sp, #32]
  404682:	2b00      	cmp	r3, #0
  404684:	f000 8110 	beq.w	4048a8 <_dtoa_r+0xa88>
  404688:	6879      	ldr	r1, [r7, #4]
  40468a:	4620      	mov	r0, r4
  40468c:	f000 fbe0 	bl	404e50 <_Balloc>
  404690:	693a      	ldr	r2, [r7, #16]
  404692:	3202      	adds	r2, #2
  404694:	4605      	mov	r5, r0
  404696:	0092      	lsls	r2, r2, #2
  404698:	f107 010c 	add.w	r1, r7, #12
  40469c:	300c      	adds	r0, #12
  40469e:	f7fe fde9 	bl	403274 <memcpy>
  4046a2:	2201      	movs	r2, #1
  4046a4:	4629      	mov	r1, r5
  4046a6:	4620      	mov	r0, r4
  4046a8:	f000 fd8a 	bl	4051c0 <__lshift>
  4046ac:	9b02      	ldr	r3, [sp, #8]
  4046ae:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4046b2:	9707      	str	r7, [sp, #28]
  4046b4:	f003 0301 	and.w	r3, r3, #1
  4046b8:	4607      	mov	r7, r0
  4046ba:	9308      	str	r3, [sp, #32]
  4046bc:	4631      	mov	r1, r6
  4046be:	4650      	mov	r0, sl
  4046c0:	f7ff fb20 	bl	403d04 <quorem>
  4046c4:	9907      	ldr	r1, [sp, #28]
  4046c6:	4605      	mov	r5, r0
  4046c8:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4046cc:	4650      	mov	r0, sl
  4046ce:	f000 fdc8 	bl	405262 <__mcmp>
  4046d2:	463a      	mov	r2, r7
  4046d4:	9002      	str	r0, [sp, #8]
  4046d6:	4631      	mov	r1, r6
  4046d8:	4620      	mov	r0, r4
  4046da:	f000 fddc 	bl	405296 <__mdiff>
  4046de:	68c3      	ldr	r3, [r0, #12]
  4046e0:	4602      	mov	r2, r0
  4046e2:	2b00      	cmp	r3, #0
  4046e4:	f040 80e2 	bne.w	4048ac <_dtoa_r+0xa8c>
  4046e8:	4601      	mov	r1, r0
  4046ea:	9009      	str	r0, [sp, #36]	; 0x24
  4046ec:	4650      	mov	r0, sl
  4046ee:	f000 fdb8 	bl	405262 <__mcmp>
  4046f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4046f4:	4603      	mov	r3, r0
  4046f6:	4611      	mov	r1, r2
  4046f8:	4620      	mov	r0, r4
  4046fa:	9309      	str	r3, [sp, #36]	; 0x24
  4046fc:	f000 fbdc 	bl	404eb8 <_Bfree>
  404700:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404702:	2b00      	cmp	r3, #0
  404704:	f040 80d4 	bne.w	4048b0 <_dtoa_r+0xa90>
  404708:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40470a:	2a00      	cmp	r2, #0
  40470c:	f040 80d0 	bne.w	4048b0 <_dtoa_r+0xa90>
  404710:	9a08      	ldr	r2, [sp, #32]
  404712:	2a00      	cmp	r2, #0
  404714:	f040 80cc 	bne.w	4048b0 <_dtoa_r+0xa90>
  404718:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  40471c:	f000 80e8 	beq.w	4048f0 <_dtoa_r+0xad0>
  404720:	9b02      	ldr	r3, [sp, #8]
  404722:	2b00      	cmp	r3, #0
  404724:	dd01      	ble.n	40472a <_dtoa_r+0x90a>
  404726:	f105 0931 	add.w	r9, r5, #49	; 0x31
  40472a:	f108 0501 	add.w	r5, r8, #1
  40472e:	f888 9000 	strb.w	r9, [r8]
  404732:	e06a      	b.n	40480a <_dtoa_r+0x9ea>
  404734:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404736:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40473a:	e6f7      	b.n	40452c <_dtoa_r+0x70c>
  40473c:	9b08      	ldr	r3, [sp, #32]
  40473e:	f109 36ff 	add.w	r6, r9, #4294967295
  404742:	42b3      	cmp	r3, r6
  404744:	bfbf      	itttt	lt
  404746:	9b08      	ldrlt	r3, [sp, #32]
  404748:	9608      	strlt	r6, [sp, #32]
  40474a:	1af2      	sublt	r2, r6, r3
  40474c:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  40474e:	bfb7      	itett	lt
  404750:	189b      	addlt	r3, r3, r2
  404752:	1b9e      	subge	r6, r3, r6
  404754:	930c      	strlt	r3, [sp, #48]	; 0x30
  404756:	2600      	movlt	r6, #0
  404758:	f1b9 0f00 	cmp.w	r9, #0
  40475c:	bfb9      	ittee	lt
  40475e:	eba8 0509 	sublt.w	r5, r8, r9
  404762:	2300      	movlt	r3, #0
  404764:	4645      	movge	r5, r8
  404766:	464b      	movge	r3, r9
  404768:	e6e2      	b.n	404530 <_dtoa_r+0x710>
  40476a:	9e08      	ldr	r6, [sp, #32]
  40476c:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40476e:	4645      	mov	r5, r8
  404770:	e6e7      	b.n	404542 <_dtoa_r+0x722>
  404772:	9a08      	ldr	r2, [sp, #32]
  404774:	e710      	b.n	404598 <_dtoa_r+0x778>
  404776:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404778:	2b01      	cmp	r3, #1
  40477a:	dc18      	bgt.n	4047ae <_dtoa_r+0x98e>
  40477c:	9b02      	ldr	r3, [sp, #8]
  40477e:	b9b3      	cbnz	r3, 4047ae <_dtoa_r+0x98e>
  404780:	9b03      	ldr	r3, [sp, #12]
  404782:	f3c3 0313 	ubfx	r3, r3, #0, #20
  404786:	b9a3      	cbnz	r3, 4047b2 <_dtoa_r+0x992>
  404788:	9b03      	ldr	r3, [sp, #12]
  40478a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  40478e:	0d1b      	lsrs	r3, r3, #20
  404790:	051b      	lsls	r3, r3, #20
  404792:	b12b      	cbz	r3, 4047a0 <_dtoa_r+0x980>
  404794:	9b07      	ldr	r3, [sp, #28]
  404796:	3301      	adds	r3, #1
  404798:	9307      	str	r3, [sp, #28]
  40479a:	f108 0801 	add.w	r8, r8, #1
  40479e:	2301      	movs	r3, #1
  4047a0:	9308      	str	r3, [sp, #32]
  4047a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4047a4:	2b00      	cmp	r3, #0
  4047a6:	f47f af11 	bne.w	4045cc <_dtoa_r+0x7ac>
  4047aa:	2001      	movs	r0, #1
  4047ac:	e716      	b.n	4045dc <_dtoa_r+0x7bc>
  4047ae:	2300      	movs	r3, #0
  4047b0:	e7f6      	b.n	4047a0 <_dtoa_r+0x980>
  4047b2:	9b02      	ldr	r3, [sp, #8]
  4047b4:	e7f4      	b.n	4047a0 <_dtoa_r+0x980>
  4047b6:	f43f af23 	beq.w	404600 <_dtoa_r+0x7e0>
  4047ba:	9a07      	ldr	r2, [sp, #28]
  4047bc:	331c      	adds	r3, #28
  4047be:	441a      	add	r2, r3
  4047c0:	4498      	add	r8, r3
  4047c2:	441d      	add	r5, r3
  4047c4:	4613      	mov	r3, r2
  4047c6:	e71a      	b.n	4045fe <_dtoa_r+0x7de>
  4047c8:	4603      	mov	r3, r0
  4047ca:	e7f6      	b.n	4047ba <_dtoa_r+0x99a>
  4047cc:	40240000 	.word	0x40240000
  4047d0:	f1b9 0f00 	cmp.w	r9, #0
  4047d4:	dc33      	bgt.n	40483e <_dtoa_r+0xa1e>
  4047d6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4047d8:	2b02      	cmp	r3, #2
  4047da:	dd30      	ble.n	40483e <_dtoa_r+0xa1e>
  4047dc:	f8cd 9010 	str.w	r9, [sp, #16]
  4047e0:	9b04      	ldr	r3, [sp, #16]
  4047e2:	b963      	cbnz	r3, 4047fe <_dtoa_r+0x9de>
  4047e4:	4631      	mov	r1, r6
  4047e6:	2205      	movs	r2, #5
  4047e8:	4620      	mov	r0, r4
  4047ea:	f000 fb7c 	bl	404ee6 <__multadd>
  4047ee:	4601      	mov	r1, r0
  4047f0:	4606      	mov	r6, r0
  4047f2:	4650      	mov	r0, sl
  4047f4:	f000 fd35 	bl	405262 <__mcmp>
  4047f8:	2800      	cmp	r0, #0
  4047fa:	f73f ad5c 	bgt.w	4042b6 <_dtoa_r+0x496>
  4047fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404800:	9d06      	ldr	r5, [sp, #24]
  404802:	ea6f 0b03 	mvn.w	fp, r3
  404806:	2300      	movs	r3, #0
  404808:	9307      	str	r3, [sp, #28]
  40480a:	4631      	mov	r1, r6
  40480c:	4620      	mov	r0, r4
  40480e:	f000 fb53 	bl	404eb8 <_Bfree>
  404812:	2f00      	cmp	r7, #0
  404814:	f43f ae4b 	beq.w	4044ae <_dtoa_r+0x68e>
  404818:	9b07      	ldr	r3, [sp, #28]
  40481a:	b12b      	cbz	r3, 404828 <_dtoa_r+0xa08>
  40481c:	42bb      	cmp	r3, r7
  40481e:	d003      	beq.n	404828 <_dtoa_r+0xa08>
  404820:	4619      	mov	r1, r3
  404822:	4620      	mov	r0, r4
  404824:	f000 fb48 	bl	404eb8 <_Bfree>
  404828:	4639      	mov	r1, r7
  40482a:	4620      	mov	r0, r4
  40482c:	f000 fb44 	bl	404eb8 <_Bfree>
  404830:	e63d      	b.n	4044ae <_dtoa_r+0x68e>
  404832:	2600      	movs	r6, #0
  404834:	4637      	mov	r7, r6
  404836:	e7e2      	b.n	4047fe <_dtoa_r+0x9de>
  404838:	46bb      	mov	fp, r7
  40483a:	4637      	mov	r7, r6
  40483c:	e53b      	b.n	4042b6 <_dtoa_r+0x496>
  40483e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404840:	f8cd 9010 	str.w	r9, [sp, #16]
  404844:	2b00      	cmp	r3, #0
  404846:	f47f af13 	bne.w	404670 <_dtoa_r+0x850>
  40484a:	9d06      	ldr	r5, [sp, #24]
  40484c:	4631      	mov	r1, r6
  40484e:	4650      	mov	r0, sl
  404850:	f7ff fa58 	bl	403d04 <quorem>
  404854:	f100 0930 	add.w	r9, r0, #48	; 0x30
  404858:	f805 9b01 	strb.w	r9, [r5], #1
  40485c:	9b06      	ldr	r3, [sp, #24]
  40485e:	9a04      	ldr	r2, [sp, #16]
  404860:	1aeb      	subs	r3, r5, r3
  404862:	429a      	cmp	r2, r3
  404864:	f300 8083 	bgt.w	40496e <_dtoa_r+0xb4e>
  404868:	9b06      	ldr	r3, [sp, #24]
  40486a:	2a01      	cmp	r2, #1
  40486c:	bfac      	ite	ge
  40486e:	189b      	addge	r3, r3, r2
  404870:	3301      	addlt	r3, #1
  404872:	4698      	mov	r8, r3
  404874:	2300      	movs	r3, #0
  404876:	9307      	str	r3, [sp, #28]
  404878:	4651      	mov	r1, sl
  40487a:	2201      	movs	r2, #1
  40487c:	4620      	mov	r0, r4
  40487e:	f000 fc9f 	bl	4051c0 <__lshift>
  404882:	4631      	mov	r1, r6
  404884:	4682      	mov	sl, r0
  404886:	f000 fcec 	bl	405262 <__mcmp>
  40488a:	2800      	cmp	r0, #0
  40488c:	dc35      	bgt.n	4048fa <_dtoa_r+0xada>
  40488e:	d102      	bne.n	404896 <_dtoa_r+0xa76>
  404890:	f019 0f01 	tst.w	r9, #1
  404894:	d131      	bne.n	4048fa <_dtoa_r+0xada>
  404896:	4645      	mov	r5, r8
  404898:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40489c:	2b30      	cmp	r3, #48	; 0x30
  40489e:	f105 32ff 	add.w	r2, r5, #4294967295
  4048a2:	d1b2      	bne.n	40480a <_dtoa_r+0x9ea>
  4048a4:	4615      	mov	r5, r2
  4048a6:	e7f7      	b.n	404898 <_dtoa_r+0xa78>
  4048a8:	4638      	mov	r0, r7
  4048aa:	e6ff      	b.n	4046ac <_dtoa_r+0x88c>
  4048ac:	2301      	movs	r3, #1
  4048ae:	e722      	b.n	4046f6 <_dtoa_r+0x8d6>
  4048b0:	9a02      	ldr	r2, [sp, #8]
  4048b2:	2a00      	cmp	r2, #0
  4048b4:	db04      	blt.n	4048c0 <_dtoa_r+0xaa0>
  4048b6:	d129      	bne.n	40490c <_dtoa_r+0xaec>
  4048b8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4048ba:	bb3a      	cbnz	r2, 40490c <_dtoa_r+0xaec>
  4048bc:	9a08      	ldr	r2, [sp, #32]
  4048be:	bb2a      	cbnz	r2, 40490c <_dtoa_r+0xaec>
  4048c0:	2b00      	cmp	r3, #0
  4048c2:	f77f af32 	ble.w	40472a <_dtoa_r+0x90a>
  4048c6:	4651      	mov	r1, sl
  4048c8:	2201      	movs	r2, #1
  4048ca:	4620      	mov	r0, r4
  4048cc:	f000 fc78 	bl	4051c0 <__lshift>
  4048d0:	4631      	mov	r1, r6
  4048d2:	4682      	mov	sl, r0
  4048d4:	f000 fcc5 	bl	405262 <__mcmp>
  4048d8:	2800      	cmp	r0, #0
  4048da:	dc05      	bgt.n	4048e8 <_dtoa_r+0xac8>
  4048dc:	f47f af25 	bne.w	40472a <_dtoa_r+0x90a>
  4048e0:	f019 0f01 	tst.w	r9, #1
  4048e4:	f43f af21 	beq.w	40472a <_dtoa_r+0x90a>
  4048e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4048ec:	f47f af1b 	bne.w	404726 <_dtoa_r+0x906>
  4048f0:	2339      	movs	r3, #57	; 0x39
  4048f2:	f888 3000 	strb.w	r3, [r8]
  4048f6:	f108 0801 	add.w	r8, r8, #1
  4048fa:	4645      	mov	r5, r8
  4048fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404900:	2b39      	cmp	r3, #57	; 0x39
  404902:	f105 32ff 	add.w	r2, r5, #4294967295
  404906:	d03a      	beq.n	40497e <_dtoa_r+0xb5e>
  404908:	3301      	adds	r3, #1
  40490a:	e03f      	b.n	40498c <_dtoa_r+0xb6c>
  40490c:	2b00      	cmp	r3, #0
  40490e:	f108 0501 	add.w	r5, r8, #1
  404912:	dd05      	ble.n	404920 <_dtoa_r+0xb00>
  404914:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404918:	d0ea      	beq.n	4048f0 <_dtoa_r+0xad0>
  40491a:	f109 0901 	add.w	r9, r9, #1
  40491e:	e706      	b.n	40472e <_dtoa_r+0x90e>
  404920:	9b06      	ldr	r3, [sp, #24]
  404922:	9a04      	ldr	r2, [sp, #16]
  404924:	f805 9c01 	strb.w	r9, [r5, #-1]
  404928:	1aeb      	subs	r3, r5, r3
  40492a:	4293      	cmp	r3, r2
  40492c:	46a8      	mov	r8, r5
  40492e:	d0a3      	beq.n	404878 <_dtoa_r+0xa58>
  404930:	4651      	mov	r1, sl
  404932:	2300      	movs	r3, #0
  404934:	220a      	movs	r2, #10
  404936:	4620      	mov	r0, r4
  404938:	f000 fad5 	bl	404ee6 <__multadd>
  40493c:	9b07      	ldr	r3, [sp, #28]
  40493e:	9907      	ldr	r1, [sp, #28]
  404940:	42bb      	cmp	r3, r7
  404942:	4682      	mov	sl, r0
  404944:	f04f 0300 	mov.w	r3, #0
  404948:	f04f 020a 	mov.w	r2, #10
  40494c:	4620      	mov	r0, r4
  40494e:	d104      	bne.n	40495a <_dtoa_r+0xb3a>
  404950:	f000 fac9 	bl	404ee6 <__multadd>
  404954:	9007      	str	r0, [sp, #28]
  404956:	4607      	mov	r7, r0
  404958:	e6b0      	b.n	4046bc <_dtoa_r+0x89c>
  40495a:	f000 fac4 	bl	404ee6 <__multadd>
  40495e:	2300      	movs	r3, #0
  404960:	9007      	str	r0, [sp, #28]
  404962:	220a      	movs	r2, #10
  404964:	4639      	mov	r1, r7
  404966:	4620      	mov	r0, r4
  404968:	f000 fabd 	bl	404ee6 <__multadd>
  40496c:	e7f3      	b.n	404956 <_dtoa_r+0xb36>
  40496e:	4651      	mov	r1, sl
  404970:	2300      	movs	r3, #0
  404972:	220a      	movs	r2, #10
  404974:	4620      	mov	r0, r4
  404976:	f000 fab6 	bl	404ee6 <__multadd>
  40497a:	4682      	mov	sl, r0
  40497c:	e766      	b.n	40484c <_dtoa_r+0xa2c>
  40497e:	9b06      	ldr	r3, [sp, #24]
  404980:	4293      	cmp	r3, r2
  404982:	d105      	bne.n	404990 <_dtoa_r+0xb70>
  404984:	9a06      	ldr	r2, [sp, #24]
  404986:	f10b 0b01 	add.w	fp, fp, #1
  40498a:	2331      	movs	r3, #49	; 0x31
  40498c:	7013      	strb	r3, [r2, #0]
  40498e:	e73c      	b.n	40480a <_dtoa_r+0x9ea>
  404990:	4615      	mov	r5, r2
  404992:	e7b3      	b.n	4048fc <_dtoa_r+0xadc>
  404994:	4b09      	ldr	r3, [pc, #36]	; (4049bc <_dtoa_r+0xb9c>)
  404996:	f7ff baa5 	b.w	403ee4 <_dtoa_r+0xc4>
  40499a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40499c:	2b00      	cmp	r3, #0
  40499e:	f47f aa7f 	bne.w	403ea0 <_dtoa_r+0x80>
  4049a2:	4b07      	ldr	r3, [pc, #28]	; (4049c0 <_dtoa_r+0xba0>)
  4049a4:	f7ff ba9e 	b.w	403ee4 <_dtoa_r+0xc4>
  4049a8:	9b04      	ldr	r3, [sp, #16]
  4049aa:	2b00      	cmp	r3, #0
  4049ac:	f73f af4d 	bgt.w	40484a <_dtoa_r+0xa2a>
  4049b0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4049b2:	2b02      	cmp	r3, #2
  4049b4:	f77f af49 	ble.w	40484a <_dtoa_r+0xa2a>
  4049b8:	e712      	b.n	4047e0 <_dtoa_r+0x9c0>
  4049ba:	bf00      	nop
  4049bc:	00406010 	.word	0x00406010
  4049c0:	00406034 	.word	0x00406034

004049c4 <__sflush_r>:
  4049c4:	898a      	ldrh	r2, [r1, #12]
  4049c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4049ca:	4605      	mov	r5, r0
  4049cc:	0710      	lsls	r0, r2, #28
  4049ce:	460c      	mov	r4, r1
  4049d0:	d45a      	bmi.n	404a88 <__sflush_r+0xc4>
  4049d2:	684b      	ldr	r3, [r1, #4]
  4049d4:	2b00      	cmp	r3, #0
  4049d6:	dc05      	bgt.n	4049e4 <__sflush_r+0x20>
  4049d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  4049da:	2b00      	cmp	r3, #0
  4049dc:	dc02      	bgt.n	4049e4 <__sflush_r+0x20>
  4049de:	2000      	movs	r0, #0
  4049e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4049e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4049e6:	2e00      	cmp	r6, #0
  4049e8:	d0f9      	beq.n	4049de <__sflush_r+0x1a>
  4049ea:	2300      	movs	r3, #0
  4049ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  4049f0:	682f      	ldr	r7, [r5, #0]
  4049f2:	602b      	str	r3, [r5, #0]
  4049f4:	d033      	beq.n	404a5e <__sflush_r+0x9a>
  4049f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
  4049f8:	89a3      	ldrh	r3, [r4, #12]
  4049fa:	075a      	lsls	r2, r3, #29
  4049fc:	d505      	bpl.n	404a0a <__sflush_r+0x46>
  4049fe:	6863      	ldr	r3, [r4, #4]
  404a00:	1ac0      	subs	r0, r0, r3
  404a02:	6b63      	ldr	r3, [r4, #52]	; 0x34
  404a04:	b10b      	cbz	r3, 404a0a <__sflush_r+0x46>
  404a06:	6c23      	ldr	r3, [r4, #64]	; 0x40
  404a08:	1ac0      	subs	r0, r0, r3
  404a0a:	2300      	movs	r3, #0
  404a0c:	4602      	mov	r2, r0
  404a0e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404a10:	6a21      	ldr	r1, [r4, #32]
  404a12:	4628      	mov	r0, r5
  404a14:	47b0      	blx	r6
  404a16:	1c43      	adds	r3, r0, #1
  404a18:	89a3      	ldrh	r3, [r4, #12]
  404a1a:	d106      	bne.n	404a2a <__sflush_r+0x66>
  404a1c:	6829      	ldr	r1, [r5, #0]
  404a1e:	291d      	cmp	r1, #29
  404a20:	d84b      	bhi.n	404aba <__sflush_r+0xf6>
  404a22:	4a2b      	ldr	r2, [pc, #172]	; (404ad0 <__sflush_r+0x10c>)
  404a24:	40ca      	lsrs	r2, r1
  404a26:	07d6      	lsls	r6, r2, #31
  404a28:	d547      	bpl.n	404aba <__sflush_r+0xf6>
  404a2a:	2200      	movs	r2, #0
  404a2c:	6062      	str	r2, [r4, #4]
  404a2e:	04d9      	lsls	r1, r3, #19
  404a30:	6922      	ldr	r2, [r4, #16]
  404a32:	6022      	str	r2, [r4, #0]
  404a34:	d504      	bpl.n	404a40 <__sflush_r+0x7c>
  404a36:	1c42      	adds	r2, r0, #1
  404a38:	d101      	bne.n	404a3e <__sflush_r+0x7a>
  404a3a:	682b      	ldr	r3, [r5, #0]
  404a3c:	b903      	cbnz	r3, 404a40 <__sflush_r+0x7c>
  404a3e:	6560      	str	r0, [r4, #84]	; 0x54
  404a40:	6b61      	ldr	r1, [r4, #52]	; 0x34
  404a42:	602f      	str	r7, [r5, #0]
  404a44:	2900      	cmp	r1, #0
  404a46:	d0ca      	beq.n	4049de <__sflush_r+0x1a>
  404a48:	f104 0344 	add.w	r3, r4, #68	; 0x44
  404a4c:	4299      	cmp	r1, r3
  404a4e:	d002      	beq.n	404a56 <__sflush_r+0x92>
  404a50:	4628      	mov	r0, r5
  404a52:	f000 fcdb 	bl	40540c <_free_r>
  404a56:	2000      	movs	r0, #0
  404a58:	6360      	str	r0, [r4, #52]	; 0x34
  404a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a5e:	6a21      	ldr	r1, [r4, #32]
  404a60:	2301      	movs	r3, #1
  404a62:	4628      	mov	r0, r5
  404a64:	47b0      	blx	r6
  404a66:	1c41      	adds	r1, r0, #1
  404a68:	d1c6      	bne.n	4049f8 <__sflush_r+0x34>
  404a6a:	682b      	ldr	r3, [r5, #0]
  404a6c:	2b00      	cmp	r3, #0
  404a6e:	d0c3      	beq.n	4049f8 <__sflush_r+0x34>
  404a70:	2b1d      	cmp	r3, #29
  404a72:	d001      	beq.n	404a78 <__sflush_r+0xb4>
  404a74:	2b16      	cmp	r3, #22
  404a76:	d101      	bne.n	404a7c <__sflush_r+0xb8>
  404a78:	602f      	str	r7, [r5, #0]
  404a7a:	e7b0      	b.n	4049de <__sflush_r+0x1a>
  404a7c:	89a3      	ldrh	r3, [r4, #12]
  404a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404a82:	81a3      	strh	r3, [r4, #12]
  404a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404a88:	690f      	ldr	r7, [r1, #16]
  404a8a:	2f00      	cmp	r7, #0
  404a8c:	d0a7      	beq.n	4049de <__sflush_r+0x1a>
  404a8e:	0793      	lsls	r3, r2, #30
  404a90:	680e      	ldr	r6, [r1, #0]
  404a92:	bf08      	it	eq
  404a94:	694b      	ldreq	r3, [r1, #20]
  404a96:	600f      	str	r7, [r1, #0]
  404a98:	bf18      	it	ne
  404a9a:	2300      	movne	r3, #0
  404a9c:	eba6 0807 	sub.w	r8, r6, r7
  404aa0:	608b      	str	r3, [r1, #8]
  404aa2:	f1b8 0f00 	cmp.w	r8, #0
  404aa6:	dd9a      	ble.n	4049de <__sflush_r+0x1a>
  404aa8:	4643      	mov	r3, r8
  404aaa:	463a      	mov	r2, r7
  404aac:	6a21      	ldr	r1, [r4, #32]
  404aae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404ab0:	4628      	mov	r0, r5
  404ab2:	47b0      	blx	r6
  404ab4:	2800      	cmp	r0, #0
  404ab6:	dc07      	bgt.n	404ac8 <__sflush_r+0x104>
  404ab8:	89a3      	ldrh	r3, [r4, #12]
  404aba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404abe:	81a3      	strh	r3, [r4, #12]
  404ac0:	f04f 30ff 	mov.w	r0, #4294967295
  404ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ac8:	4407      	add	r7, r0
  404aca:	eba8 0800 	sub.w	r8, r8, r0
  404ace:	e7e8      	b.n	404aa2 <__sflush_r+0xde>
  404ad0:	20400001 	.word	0x20400001

00404ad4 <_fflush_r>:
  404ad4:	b538      	push	{r3, r4, r5, lr}
  404ad6:	690b      	ldr	r3, [r1, #16]
  404ad8:	4605      	mov	r5, r0
  404ada:	460c      	mov	r4, r1
  404adc:	b1db      	cbz	r3, 404b16 <_fflush_r+0x42>
  404ade:	b118      	cbz	r0, 404ae8 <_fflush_r+0x14>
  404ae0:	6983      	ldr	r3, [r0, #24]
  404ae2:	b90b      	cbnz	r3, 404ae8 <_fflush_r+0x14>
  404ae4:	f000 f860 	bl	404ba8 <__sinit>
  404ae8:	4b0c      	ldr	r3, [pc, #48]	; (404b1c <_fflush_r+0x48>)
  404aea:	429c      	cmp	r4, r3
  404aec:	d109      	bne.n	404b02 <_fflush_r+0x2e>
  404aee:	686c      	ldr	r4, [r5, #4]
  404af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404af4:	b17b      	cbz	r3, 404b16 <_fflush_r+0x42>
  404af6:	4621      	mov	r1, r4
  404af8:	4628      	mov	r0, r5
  404afa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404afe:	f7ff bf61 	b.w	4049c4 <__sflush_r>
  404b02:	4b07      	ldr	r3, [pc, #28]	; (404b20 <_fflush_r+0x4c>)
  404b04:	429c      	cmp	r4, r3
  404b06:	d101      	bne.n	404b0c <_fflush_r+0x38>
  404b08:	68ac      	ldr	r4, [r5, #8]
  404b0a:	e7f1      	b.n	404af0 <_fflush_r+0x1c>
  404b0c:	4b05      	ldr	r3, [pc, #20]	; (404b24 <_fflush_r+0x50>)
  404b0e:	429c      	cmp	r4, r3
  404b10:	bf08      	it	eq
  404b12:	68ec      	ldreq	r4, [r5, #12]
  404b14:	e7ec      	b.n	404af0 <_fflush_r+0x1c>
  404b16:	2000      	movs	r0, #0
  404b18:	bd38      	pop	{r3, r4, r5, pc}
  404b1a:	bf00      	nop
  404b1c:	00406064 	.word	0x00406064
  404b20:	00406084 	.word	0x00406084
  404b24:	00406044 	.word	0x00406044

00404b28 <_cleanup_r>:
  404b28:	4901      	ldr	r1, [pc, #4]	; (404b30 <_cleanup_r+0x8>)
  404b2a:	f000 b8a9 	b.w	404c80 <_fwalk_reent>
  404b2e:	bf00      	nop
  404b30:	00404ad5 	.word	0x00404ad5

00404b34 <std.isra.0>:
  404b34:	2300      	movs	r3, #0
  404b36:	b510      	push	{r4, lr}
  404b38:	4604      	mov	r4, r0
  404b3a:	6003      	str	r3, [r0, #0]
  404b3c:	6043      	str	r3, [r0, #4]
  404b3e:	6083      	str	r3, [r0, #8]
  404b40:	8181      	strh	r1, [r0, #12]
  404b42:	6643      	str	r3, [r0, #100]	; 0x64
  404b44:	81c2      	strh	r2, [r0, #14]
  404b46:	6103      	str	r3, [r0, #16]
  404b48:	6143      	str	r3, [r0, #20]
  404b4a:	6183      	str	r3, [r0, #24]
  404b4c:	4619      	mov	r1, r3
  404b4e:	2208      	movs	r2, #8
  404b50:	305c      	adds	r0, #92	; 0x5c
  404b52:	f7fe fb9a 	bl	40328a <memset>
  404b56:	4b05      	ldr	r3, [pc, #20]	; (404b6c <std.isra.0+0x38>)
  404b58:	6263      	str	r3, [r4, #36]	; 0x24
  404b5a:	4b05      	ldr	r3, [pc, #20]	; (404b70 <std.isra.0+0x3c>)
  404b5c:	62a3      	str	r3, [r4, #40]	; 0x28
  404b5e:	4b05      	ldr	r3, [pc, #20]	; (404b74 <std.isra.0+0x40>)
  404b60:	62e3      	str	r3, [r4, #44]	; 0x2c
  404b62:	4b05      	ldr	r3, [pc, #20]	; (404b78 <std.isra.0+0x44>)
  404b64:	6224      	str	r4, [r4, #32]
  404b66:	6323      	str	r3, [r4, #48]	; 0x30
  404b68:	bd10      	pop	{r4, pc}
  404b6a:	bf00      	nop
  404b6c:	00405801 	.word	0x00405801
  404b70:	00405823 	.word	0x00405823
  404b74:	0040585b 	.word	0x0040585b
  404b78:	0040587f 	.word	0x0040587f

00404b7c <__sfmoreglue>:
  404b7c:	b570      	push	{r4, r5, r6, lr}
  404b7e:	1e4a      	subs	r2, r1, #1
  404b80:	2568      	movs	r5, #104	; 0x68
  404b82:	4355      	muls	r5, r2
  404b84:	460e      	mov	r6, r1
  404b86:	f105 0174 	add.w	r1, r5, #116	; 0x74
  404b8a:	f000 fc8d 	bl	4054a8 <_malloc_r>
  404b8e:	4604      	mov	r4, r0
  404b90:	b140      	cbz	r0, 404ba4 <__sfmoreglue+0x28>
  404b92:	2100      	movs	r1, #0
  404b94:	e880 0042 	stmia.w	r0, {r1, r6}
  404b98:	300c      	adds	r0, #12
  404b9a:	60a0      	str	r0, [r4, #8]
  404b9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404ba0:	f7fe fb73 	bl	40328a <memset>
  404ba4:	4620      	mov	r0, r4
  404ba6:	bd70      	pop	{r4, r5, r6, pc}

00404ba8 <__sinit>:
  404ba8:	6983      	ldr	r3, [r0, #24]
  404baa:	b510      	push	{r4, lr}
  404bac:	4604      	mov	r4, r0
  404bae:	bb33      	cbnz	r3, 404bfe <__sinit+0x56>
  404bb0:	6483      	str	r3, [r0, #72]	; 0x48
  404bb2:	64c3      	str	r3, [r0, #76]	; 0x4c
  404bb4:	6503      	str	r3, [r0, #80]	; 0x50
  404bb6:	4b12      	ldr	r3, [pc, #72]	; (404c00 <__sinit+0x58>)
  404bb8:	4a12      	ldr	r2, [pc, #72]	; (404c04 <__sinit+0x5c>)
  404bba:	681b      	ldr	r3, [r3, #0]
  404bbc:	6282      	str	r2, [r0, #40]	; 0x28
  404bbe:	4298      	cmp	r0, r3
  404bc0:	bf04      	itt	eq
  404bc2:	2301      	moveq	r3, #1
  404bc4:	6183      	streq	r3, [r0, #24]
  404bc6:	f000 f81f 	bl	404c08 <__sfp>
  404bca:	6060      	str	r0, [r4, #4]
  404bcc:	4620      	mov	r0, r4
  404bce:	f000 f81b 	bl	404c08 <__sfp>
  404bd2:	60a0      	str	r0, [r4, #8]
  404bd4:	4620      	mov	r0, r4
  404bd6:	f000 f817 	bl	404c08 <__sfp>
  404bda:	2200      	movs	r2, #0
  404bdc:	60e0      	str	r0, [r4, #12]
  404bde:	2104      	movs	r1, #4
  404be0:	6860      	ldr	r0, [r4, #4]
  404be2:	f7ff ffa7 	bl	404b34 <std.isra.0>
  404be6:	2201      	movs	r2, #1
  404be8:	2109      	movs	r1, #9
  404bea:	68a0      	ldr	r0, [r4, #8]
  404bec:	f7ff ffa2 	bl	404b34 <std.isra.0>
  404bf0:	2202      	movs	r2, #2
  404bf2:	2112      	movs	r1, #18
  404bf4:	68e0      	ldr	r0, [r4, #12]
  404bf6:	f7ff ff9d 	bl	404b34 <std.isra.0>
  404bfa:	2301      	movs	r3, #1
  404bfc:	61a3      	str	r3, [r4, #24]
  404bfe:	bd10      	pop	{r4, pc}
  404c00:	00405ffc 	.word	0x00405ffc
  404c04:	00404b29 	.word	0x00404b29

00404c08 <__sfp>:
  404c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404c0a:	4b1c      	ldr	r3, [pc, #112]	; (404c7c <__sfp+0x74>)
  404c0c:	681e      	ldr	r6, [r3, #0]
  404c0e:	69b3      	ldr	r3, [r6, #24]
  404c10:	4607      	mov	r7, r0
  404c12:	b913      	cbnz	r3, 404c1a <__sfp+0x12>
  404c14:	4630      	mov	r0, r6
  404c16:	f7ff ffc7 	bl	404ba8 <__sinit>
  404c1a:	3648      	adds	r6, #72	; 0x48
  404c1c:	68b4      	ldr	r4, [r6, #8]
  404c1e:	6873      	ldr	r3, [r6, #4]
  404c20:	3b01      	subs	r3, #1
  404c22:	d503      	bpl.n	404c2c <__sfp+0x24>
  404c24:	6833      	ldr	r3, [r6, #0]
  404c26:	b133      	cbz	r3, 404c36 <__sfp+0x2e>
  404c28:	6836      	ldr	r6, [r6, #0]
  404c2a:	e7f7      	b.n	404c1c <__sfp+0x14>
  404c2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404c30:	b16d      	cbz	r5, 404c4e <__sfp+0x46>
  404c32:	3468      	adds	r4, #104	; 0x68
  404c34:	e7f4      	b.n	404c20 <__sfp+0x18>
  404c36:	2104      	movs	r1, #4
  404c38:	4638      	mov	r0, r7
  404c3a:	f7ff ff9f 	bl	404b7c <__sfmoreglue>
  404c3e:	6030      	str	r0, [r6, #0]
  404c40:	2800      	cmp	r0, #0
  404c42:	d1f1      	bne.n	404c28 <__sfp+0x20>
  404c44:	230c      	movs	r3, #12
  404c46:	603b      	str	r3, [r7, #0]
  404c48:	4604      	mov	r4, r0
  404c4a:	4620      	mov	r0, r4
  404c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404c52:	81e3      	strh	r3, [r4, #14]
  404c54:	2301      	movs	r3, #1
  404c56:	81a3      	strh	r3, [r4, #12]
  404c58:	6665      	str	r5, [r4, #100]	; 0x64
  404c5a:	6025      	str	r5, [r4, #0]
  404c5c:	60a5      	str	r5, [r4, #8]
  404c5e:	6065      	str	r5, [r4, #4]
  404c60:	6125      	str	r5, [r4, #16]
  404c62:	6165      	str	r5, [r4, #20]
  404c64:	61a5      	str	r5, [r4, #24]
  404c66:	2208      	movs	r2, #8
  404c68:	4629      	mov	r1, r5
  404c6a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  404c6e:	f7fe fb0c 	bl	40328a <memset>
  404c72:	6365      	str	r5, [r4, #52]	; 0x34
  404c74:	63a5      	str	r5, [r4, #56]	; 0x38
  404c76:	64a5      	str	r5, [r4, #72]	; 0x48
  404c78:	64e5      	str	r5, [r4, #76]	; 0x4c
  404c7a:	e7e6      	b.n	404c4a <__sfp+0x42>
  404c7c:	00405ffc 	.word	0x00405ffc

00404c80 <_fwalk_reent>:
  404c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404c84:	4680      	mov	r8, r0
  404c86:	4689      	mov	r9, r1
  404c88:	f100 0448 	add.w	r4, r0, #72	; 0x48
  404c8c:	2600      	movs	r6, #0
  404c8e:	b914      	cbnz	r4, 404c96 <_fwalk_reent+0x16>
  404c90:	4630      	mov	r0, r6
  404c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404c96:	68a5      	ldr	r5, [r4, #8]
  404c98:	6867      	ldr	r7, [r4, #4]
  404c9a:	3f01      	subs	r7, #1
  404c9c:	d501      	bpl.n	404ca2 <_fwalk_reent+0x22>
  404c9e:	6824      	ldr	r4, [r4, #0]
  404ca0:	e7f5      	b.n	404c8e <_fwalk_reent+0xe>
  404ca2:	89ab      	ldrh	r3, [r5, #12]
  404ca4:	2b01      	cmp	r3, #1
  404ca6:	d907      	bls.n	404cb8 <_fwalk_reent+0x38>
  404ca8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  404cac:	3301      	adds	r3, #1
  404cae:	d003      	beq.n	404cb8 <_fwalk_reent+0x38>
  404cb0:	4629      	mov	r1, r5
  404cb2:	4640      	mov	r0, r8
  404cb4:	47c8      	blx	r9
  404cb6:	4306      	orrs	r6, r0
  404cb8:	3568      	adds	r5, #104	; 0x68
  404cba:	e7ee      	b.n	404c9a <_fwalk_reent+0x1a>

00404cbc <_localeconv_r>:
  404cbc:	4b04      	ldr	r3, [pc, #16]	; (404cd0 <_localeconv_r+0x14>)
  404cbe:	681b      	ldr	r3, [r3, #0]
  404cc0:	6a18      	ldr	r0, [r3, #32]
  404cc2:	4b04      	ldr	r3, [pc, #16]	; (404cd4 <_localeconv_r+0x18>)
  404cc4:	2800      	cmp	r0, #0
  404cc6:	bf08      	it	eq
  404cc8:	4618      	moveq	r0, r3
  404cca:	30f0      	adds	r0, #240	; 0xf0
  404ccc:	4770      	bx	lr
  404cce:	bf00      	nop
  404cd0:	20400048 	.word	0x20400048
  404cd4:	204000ac 	.word	0x204000ac

00404cd8 <__swhatbuf_r>:
  404cd8:	b570      	push	{r4, r5, r6, lr}
  404cda:	460e      	mov	r6, r1
  404cdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ce0:	2900      	cmp	r1, #0
  404ce2:	b090      	sub	sp, #64	; 0x40
  404ce4:	4614      	mov	r4, r2
  404ce6:	461d      	mov	r5, r3
  404ce8:	da07      	bge.n	404cfa <__swhatbuf_r+0x22>
  404cea:	2300      	movs	r3, #0
  404cec:	602b      	str	r3, [r5, #0]
  404cee:	89b3      	ldrh	r3, [r6, #12]
  404cf0:	061a      	lsls	r2, r3, #24
  404cf2:	d410      	bmi.n	404d16 <__swhatbuf_r+0x3e>
  404cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404cf8:	e00e      	b.n	404d18 <__swhatbuf_r+0x40>
  404cfa:	aa01      	add	r2, sp, #4
  404cfc:	f000 fea6 	bl	405a4c <_fstat_r>
  404d00:	2800      	cmp	r0, #0
  404d02:	dbf2      	blt.n	404cea <__swhatbuf_r+0x12>
  404d04:	9a02      	ldr	r2, [sp, #8]
  404d06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404d0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404d0e:	425a      	negs	r2, r3
  404d10:	415a      	adcs	r2, r3
  404d12:	602a      	str	r2, [r5, #0]
  404d14:	e7ee      	b.n	404cf4 <__swhatbuf_r+0x1c>
  404d16:	2340      	movs	r3, #64	; 0x40
  404d18:	2000      	movs	r0, #0
  404d1a:	6023      	str	r3, [r4, #0]
  404d1c:	b010      	add	sp, #64	; 0x40
  404d1e:	bd70      	pop	{r4, r5, r6, pc}

00404d20 <__smakebuf_r>:
  404d20:	898b      	ldrh	r3, [r1, #12]
  404d22:	b573      	push	{r0, r1, r4, r5, r6, lr}
  404d24:	079d      	lsls	r5, r3, #30
  404d26:	4606      	mov	r6, r0
  404d28:	460c      	mov	r4, r1
  404d2a:	d507      	bpl.n	404d3c <__smakebuf_r+0x1c>
  404d2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
  404d30:	6023      	str	r3, [r4, #0]
  404d32:	6123      	str	r3, [r4, #16]
  404d34:	2301      	movs	r3, #1
  404d36:	6163      	str	r3, [r4, #20]
  404d38:	b002      	add	sp, #8
  404d3a:	bd70      	pop	{r4, r5, r6, pc}
  404d3c:	ab01      	add	r3, sp, #4
  404d3e:	466a      	mov	r2, sp
  404d40:	f7ff ffca 	bl	404cd8 <__swhatbuf_r>
  404d44:	9900      	ldr	r1, [sp, #0]
  404d46:	4605      	mov	r5, r0
  404d48:	4630      	mov	r0, r6
  404d4a:	f000 fbad 	bl	4054a8 <_malloc_r>
  404d4e:	b948      	cbnz	r0, 404d64 <__smakebuf_r+0x44>
  404d50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404d54:	059a      	lsls	r2, r3, #22
  404d56:	d4ef      	bmi.n	404d38 <__smakebuf_r+0x18>
  404d58:	f023 0303 	bic.w	r3, r3, #3
  404d5c:	f043 0302 	orr.w	r3, r3, #2
  404d60:	81a3      	strh	r3, [r4, #12]
  404d62:	e7e3      	b.n	404d2c <__smakebuf_r+0xc>
  404d64:	4b0d      	ldr	r3, [pc, #52]	; (404d9c <__smakebuf_r+0x7c>)
  404d66:	62b3      	str	r3, [r6, #40]	; 0x28
  404d68:	89a3      	ldrh	r3, [r4, #12]
  404d6a:	6020      	str	r0, [r4, #0]
  404d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404d70:	81a3      	strh	r3, [r4, #12]
  404d72:	9b00      	ldr	r3, [sp, #0]
  404d74:	6163      	str	r3, [r4, #20]
  404d76:	9b01      	ldr	r3, [sp, #4]
  404d78:	6120      	str	r0, [r4, #16]
  404d7a:	b15b      	cbz	r3, 404d94 <__smakebuf_r+0x74>
  404d7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404d80:	4630      	mov	r0, r6
  404d82:	f000 fe75 	bl	405a70 <_isatty_r>
  404d86:	b128      	cbz	r0, 404d94 <__smakebuf_r+0x74>
  404d88:	89a3      	ldrh	r3, [r4, #12]
  404d8a:	f023 0303 	bic.w	r3, r3, #3
  404d8e:	f043 0301 	orr.w	r3, r3, #1
  404d92:	81a3      	strh	r3, [r4, #12]
  404d94:	89a3      	ldrh	r3, [r4, #12]
  404d96:	431d      	orrs	r5, r3
  404d98:	81a5      	strh	r5, [r4, #12]
  404d9a:	e7cd      	b.n	404d38 <__smakebuf_r+0x18>
  404d9c:	00404b29 	.word	0x00404b29

00404da0 <malloc>:
  404da0:	4b02      	ldr	r3, [pc, #8]	; (404dac <malloc+0xc>)
  404da2:	4601      	mov	r1, r0
  404da4:	6818      	ldr	r0, [r3, #0]
  404da6:	f000 bb7f 	b.w	4054a8 <_malloc_r>
  404daa:	bf00      	nop
  404dac:	20400048 	.word	0x20400048

00404db0 <memchr>:
  404db0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404db4:	2a10      	cmp	r2, #16
  404db6:	db2b      	blt.n	404e10 <memchr+0x60>
  404db8:	f010 0f07 	tst.w	r0, #7
  404dbc:	d008      	beq.n	404dd0 <memchr+0x20>
  404dbe:	f810 3b01 	ldrb.w	r3, [r0], #1
  404dc2:	3a01      	subs	r2, #1
  404dc4:	428b      	cmp	r3, r1
  404dc6:	d02d      	beq.n	404e24 <memchr+0x74>
  404dc8:	f010 0f07 	tst.w	r0, #7
  404dcc:	b342      	cbz	r2, 404e20 <memchr+0x70>
  404dce:	d1f6      	bne.n	404dbe <memchr+0xe>
  404dd0:	b4f0      	push	{r4, r5, r6, r7}
  404dd2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404dd6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404dda:	f022 0407 	bic.w	r4, r2, #7
  404dde:	f07f 0700 	mvns.w	r7, #0
  404de2:	2300      	movs	r3, #0
  404de4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404de8:	3c08      	subs	r4, #8
  404dea:	ea85 0501 	eor.w	r5, r5, r1
  404dee:	ea86 0601 	eor.w	r6, r6, r1
  404df2:	fa85 f547 	uadd8	r5, r5, r7
  404df6:	faa3 f587 	sel	r5, r3, r7
  404dfa:	fa86 f647 	uadd8	r6, r6, r7
  404dfe:	faa5 f687 	sel	r6, r5, r7
  404e02:	b98e      	cbnz	r6, 404e28 <memchr+0x78>
  404e04:	d1ee      	bne.n	404de4 <memchr+0x34>
  404e06:	bcf0      	pop	{r4, r5, r6, r7}
  404e08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e0c:	f002 0207 	and.w	r2, r2, #7
  404e10:	b132      	cbz	r2, 404e20 <memchr+0x70>
  404e12:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e16:	3a01      	subs	r2, #1
  404e18:	ea83 0301 	eor.w	r3, r3, r1
  404e1c:	b113      	cbz	r3, 404e24 <memchr+0x74>
  404e1e:	d1f8      	bne.n	404e12 <memchr+0x62>
  404e20:	2000      	movs	r0, #0
  404e22:	4770      	bx	lr
  404e24:	3801      	subs	r0, #1
  404e26:	4770      	bx	lr
  404e28:	2d00      	cmp	r5, #0
  404e2a:	bf06      	itte	eq
  404e2c:	4635      	moveq	r5, r6
  404e2e:	3803      	subeq	r0, #3
  404e30:	3807      	subne	r0, #7
  404e32:	f015 0f01 	tst.w	r5, #1
  404e36:	d107      	bne.n	404e48 <memchr+0x98>
  404e38:	3001      	adds	r0, #1
  404e3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e3e:	bf02      	ittt	eq
  404e40:	3001      	addeq	r0, #1
  404e42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404e46:	3001      	addeq	r0, #1
  404e48:	bcf0      	pop	{r4, r5, r6, r7}
  404e4a:	3801      	subs	r0, #1
  404e4c:	4770      	bx	lr
  404e4e:	bf00      	nop

00404e50 <_Balloc>:
  404e50:	b570      	push	{r4, r5, r6, lr}
  404e52:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404e54:	4604      	mov	r4, r0
  404e56:	460e      	mov	r6, r1
  404e58:	b93d      	cbnz	r5, 404e6a <_Balloc+0x1a>
  404e5a:	2010      	movs	r0, #16
  404e5c:	f7ff ffa0 	bl	404da0 <malloc>
  404e60:	6260      	str	r0, [r4, #36]	; 0x24
  404e62:	6045      	str	r5, [r0, #4]
  404e64:	6085      	str	r5, [r0, #8]
  404e66:	6005      	str	r5, [r0, #0]
  404e68:	60c5      	str	r5, [r0, #12]
  404e6a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404e6c:	68eb      	ldr	r3, [r5, #12]
  404e6e:	b183      	cbz	r3, 404e92 <_Balloc+0x42>
  404e70:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404e72:	68db      	ldr	r3, [r3, #12]
  404e74:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  404e78:	b9b8      	cbnz	r0, 404eaa <_Balloc+0x5a>
  404e7a:	2101      	movs	r1, #1
  404e7c:	fa01 f506 	lsl.w	r5, r1, r6
  404e80:	1d6a      	adds	r2, r5, #5
  404e82:	0092      	lsls	r2, r2, #2
  404e84:	4620      	mov	r0, r4
  404e86:	f000 fab3 	bl	4053f0 <_calloc_r>
  404e8a:	b160      	cbz	r0, 404ea6 <_Balloc+0x56>
  404e8c:	6046      	str	r6, [r0, #4]
  404e8e:	6085      	str	r5, [r0, #8]
  404e90:	e00e      	b.n	404eb0 <_Balloc+0x60>
  404e92:	2221      	movs	r2, #33	; 0x21
  404e94:	2104      	movs	r1, #4
  404e96:	4620      	mov	r0, r4
  404e98:	f000 faaa 	bl	4053f0 <_calloc_r>
  404e9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404e9e:	60e8      	str	r0, [r5, #12]
  404ea0:	68db      	ldr	r3, [r3, #12]
  404ea2:	2b00      	cmp	r3, #0
  404ea4:	d1e4      	bne.n	404e70 <_Balloc+0x20>
  404ea6:	2000      	movs	r0, #0
  404ea8:	bd70      	pop	{r4, r5, r6, pc}
  404eaa:	6802      	ldr	r2, [r0, #0]
  404eac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404eb0:	2300      	movs	r3, #0
  404eb2:	6103      	str	r3, [r0, #16]
  404eb4:	60c3      	str	r3, [r0, #12]
  404eb6:	bd70      	pop	{r4, r5, r6, pc}

00404eb8 <_Bfree>:
  404eb8:	b570      	push	{r4, r5, r6, lr}
  404eba:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404ebc:	4606      	mov	r6, r0
  404ebe:	460d      	mov	r5, r1
  404ec0:	b93c      	cbnz	r4, 404ed2 <_Bfree+0x1a>
  404ec2:	2010      	movs	r0, #16
  404ec4:	f7ff ff6c 	bl	404da0 <malloc>
  404ec8:	6270      	str	r0, [r6, #36]	; 0x24
  404eca:	6044      	str	r4, [r0, #4]
  404ecc:	6084      	str	r4, [r0, #8]
  404ece:	6004      	str	r4, [r0, #0]
  404ed0:	60c4      	str	r4, [r0, #12]
  404ed2:	b13d      	cbz	r5, 404ee4 <_Bfree+0x2c>
  404ed4:	6a73      	ldr	r3, [r6, #36]	; 0x24
  404ed6:	686a      	ldr	r2, [r5, #4]
  404ed8:	68db      	ldr	r3, [r3, #12]
  404eda:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404ede:	6029      	str	r1, [r5, #0]
  404ee0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404ee4:	bd70      	pop	{r4, r5, r6, pc}

00404ee6 <__multadd>:
  404ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404eea:	690d      	ldr	r5, [r1, #16]
  404eec:	461f      	mov	r7, r3
  404eee:	4606      	mov	r6, r0
  404ef0:	460c      	mov	r4, r1
  404ef2:	f101 0e14 	add.w	lr, r1, #20
  404ef6:	2300      	movs	r3, #0
  404ef8:	f8de 0000 	ldr.w	r0, [lr]
  404efc:	b281      	uxth	r1, r0
  404efe:	fb02 7101 	mla	r1, r2, r1, r7
  404f02:	0c0f      	lsrs	r7, r1, #16
  404f04:	0c00      	lsrs	r0, r0, #16
  404f06:	fb02 7000 	mla	r0, r2, r0, r7
  404f0a:	b289      	uxth	r1, r1
  404f0c:	3301      	adds	r3, #1
  404f0e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  404f12:	429d      	cmp	r5, r3
  404f14:	ea4f 4710 	mov.w	r7, r0, lsr #16
  404f18:	f84e 1b04 	str.w	r1, [lr], #4
  404f1c:	dcec      	bgt.n	404ef8 <__multadd+0x12>
  404f1e:	b1d7      	cbz	r7, 404f56 <__multadd+0x70>
  404f20:	68a3      	ldr	r3, [r4, #8]
  404f22:	429d      	cmp	r5, r3
  404f24:	db12      	blt.n	404f4c <__multadd+0x66>
  404f26:	6861      	ldr	r1, [r4, #4]
  404f28:	4630      	mov	r0, r6
  404f2a:	3101      	adds	r1, #1
  404f2c:	f7ff ff90 	bl	404e50 <_Balloc>
  404f30:	6922      	ldr	r2, [r4, #16]
  404f32:	3202      	adds	r2, #2
  404f34:	f104 010c 	add.w	r1, r4, #12
  404f38:	4680      	mov	r8, r0
  404f3a:	0092      	lsls	r2, r2, #2
  404f3c:	300c      	adds	r0, #12
  404f3e:	f7fe f999 	bl	403274 <memcpy>
  404f42:	4621      	mov	r1, r4
  404f44:	4630      	mov	r0, r6
  404f46:	f7ff ffb7 	bl	404eb8 <_Bfree>
  404f4a:	4644      	mov	r4, r8
  404f4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  404f50:	3501      	adds	r5, #1
  404f52:	615f      	str	r7, [r3, #20]
  404f54:	6125      	str	r5, [r4, #16]
  404f56:	4620      	mov	r0, r4
  404f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404f5c <__hi0bits>:
  404f5c:	0c02      	lsrs	r2, r0, #16
  404f5e:	0412      	lsls	r2, r2, #16
  404f60:	4603      	mov	r3, r0
  404f62:	b9b2      	cbnz	r2, 404f92 <__hi0bits+0x36>
  404f64:	0403      	lsls	r3, r0, #16
  404f66:	2010      	movs	r0, #16
  404f68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404f6c:	bf04      	itt	eq
  404f6e:	021b      	lsleq	r3, r3, #8
  404f70:	3008      	addeq	r0, #8
  404f72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404f76:	bf04      	itt	eq
  404f78:	011b      	lsleq	r3, r3, #4
  404f7a:	3004      	addeq	r0, #4
  404f7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404f80:	bf04      	itt	eq
  404f82:	009b      	lsleq	r3, r3, #2
  404f84:	3002      	addeq	r0, #2
  404f86:	2b00      	cmp	r3, #0
  404f88:	db06      	blt.n	404f98 <__hi0bits+0x3c>
  404f8a:	005b      	lsls	r3, r3, #1
  404f8c:	d503      	bpl.n	404f96 <__hi0bits+0x3a>
  404f8e:	3001      	adds	r0, #1
  404f90:	4770      	bx	lr
  404f92:	2000      	movs	r0, #0
  404f94:	e7e8      	b.n	404f68 <__hi0bits+0xc>
  404f96:	2020      	movs	r0, #32
  404f98:	4770      	bx	lr

00404f9a <__lo0bits>:
  404f9a:	6803      	ldr	r3, [r0, #0]
  404f9c:	f013 0207 	ands.w	r2, r3, #7
  404fa0:	4601      	mov	r1, r0
  404fa2:	d00b      	beq.n	404fbc <__lo0bits+0x22>
  404fa4:	07da      	lsls	r2, r3, #31
  404fa6:	d423      	bmi.n	404ff0 <__lo0bits+0x56>
  404fa8:	0798      	lsls	r0, r3, #30
  404faa:	bf49      	itett	mi
  404fac:	085b      	lsrmi	r3, r3, #1
  404fae:	089b      	lsrpl	r3, r3, #2
  404fb0:	2001      	movmi	r0, #1
  404fb2:	600b      	strmi	r3, [r1, #0]
  404fb4:	bf5c      	itt	pl
  404fb6:	600b      	strpl	r3, [r1, #0]
  404fb8:	2002      	movpl	r0, #2
  404fba:	4770      	bx	lr
  404fbc:	b298      	uxth	r0, r3
  404fbe:	b9a8      	cbnz	r0, 404fec <__lo0bits+0x52>
  404fc0:	0c1b      	lsrs	r3, r3, #16
  404fc2:	2010      	movs	r0, #16
  404fc4:	f013 0fff 	tst.w	r3, #255	; 0xff
  404fc8:	bf04      	itt	eq
  404fca:	0a1b      	lsreq	r3, r3, #8
  404fcc:	3008      	addeq	r0, #8
  404fce:	071a      	lsls	r2, r3, #28
  404fd0:	bf04      	itt	eq
  404fd2:	091b      	lsreq	r3, r3, #4
  404fd4:	3004      	addeq	r0, #4
  404fd6:	079a      	lsls	r2, r3, #30
  404fd8:	bf04      	itt	eq
  404fda:	089b      	lsreq	r3, r3, #2
  404fdc:	3002      	addeq	r0, #2
  404fde:	07da      	lsls	r2, r3, #31
  404fe0:	d402      	bmi.n	404fe8 <__lo0bits+0x4e>
  404fe2:	085b      	lsrs	r3, r3, #1
  404fe4:	d006      	beq.n	404ff4 <__lo0bits+0x5a>
  404fe6:	3001      	adds	r0, #1
  404fe8:	600b      	str	r3, [r1, #0]
  404fea:	4770      	bx	lr
  404fec:	4610      	mov	r0, r2
  404fee:	e7e9      	b.n	404fc4 <__lo0bits+0x2a>
  404ff0:	2000      	movs	r0, #0
  404ff2:	4770      	bx	lr
  404ff4:	2020      	movs	r0, #32
  404ff6:	4770      	bx	lr

00404ff8 <__i2b>:
  404ff8:	b510      	push	{r4, lr}
  404ffa:	460c      	mov	r4, r1
  404ffc:	2101      	movs	r1, #1
  404ffe:	f7ff ff27 	bl	404e50 <_Balloc>
  405002:	2201      	movs	r2, #1
  405004:	6144      	str	r4, [r0, #20]
  405006:	6102      	str	r2, [r0, #16]
  405008:	bd10      	pop	{r4, pc}

0040500a <__multiply>:
  40500a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40500e:	4614      	mov	r4, r2
  405010:	690a      	ldr	r2, [r1, #16]
  405012:	6923      	ldr	r3, [r4, #16]
  405014:	429a      	cmp	r2, r3
  405016:	bfb8      	it	lt
  405018:	460b      	movlt	r3, r1
  40501a:	4689      	mov	r9, r1
  40501c:	bfbc      	itt	lt
  40501e:	46a1      	movlt	r9, r4
  405020:	461c      	movlt	r4, r3
  405022:	f8d9 7010 	ldr.w	r7, [r9, #16]
  405026:	f8d4 a010 	ldr.w	sl, [r4, #16]
  40502a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40502e:	f8d9 1004 	ldr.w	r1, [r9, #4]
  405032:	eb07 060a 	add.w	r6, r7, sl
  405036:	429e      	cmp	r6, r3
  405038:	bfc8      	it	gt
  40503a:	3101      	addgt	r1, #1
  40503c:	f7ff ff08 	bl	404e50 <_Balloc>
  405040:	f100 0514 	add.w	r5, r0, #20
  405044:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  405048:	462b      	mov	r3, r5
  40504a:	2200      	movs	r2, #0
  40504c:	4543      	cmp	r3, r8
  40504e:	d316      	bcc.n	40507e <__multiply+0x74>
  405050:	f104 0214 	add.w	r2, r4, #20
  405054:	f109 0114 	add.w	r1, r9, #20
  405058:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  40505c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  405060:	9301      	str	r3, [sp, #4]
  405062:	9c01      	ldr	r4, [sp, #4]
  405064:	4294      	cmp	r4, r2
  405066:	4613      	mov	r3, r2
  405068:	d80c      	bhi.n	405084 <__multiply+0x7a>
  40506a:	2e00      	cmp	r6, #0
  40506c:	dd03      	ble.n	405076 <__multiply+0x6c>
  40506e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  405072:	2b00      	cmp	r3, #0
  405074:	d054      	beq.n	405120 <__multiply+0x116>
  405076:	6106      	str	r6, [r0, #16]
  405078:	b003      	add	sp, #12
  40507a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40507e:	f843 2b04 	str.w	r2, [r3], #4
  405082:	e7e3      	b.n	40504c <__multiply+0x42>
  405084:	f8b3 a000 	ldrh.w	sl, [r3]
  405088:	3204      	adds	r2, #4
  40508a:	f1ba 0f00 	cmp.w	sl, #0
  40508e:	d020      	beq.n	4050d2 <__multiply+0xc8>
  405090:	46ae      	mov	lr, r5
  405092:	4689      	mov	r9, r1
  405094:	f04f 0c00 	mov.w	ip, #0
  405098:	f859 4b04 	ldr.w	r4, [r9], #4
  40509c:	f8be b000 	ldrh.w	fp, [lr]
  4050a0:	b2a3      	uxth	r3, r4
  4050a2:	fb0a b303 	mla	r3, sl, r3, fp
  4050a6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  4050aa:	f8de 4000 	ldr.w	r4, [lr]
  4050ae:	4463      	add	r3, ip
  4050b0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  4050b4:	fb0a c40b 	mla	r4, sl, fp, ip
  4050b8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  4050bc:	b29b      	uxth	r3, r3
  4050be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  4050c2:	454f      	cmp	r7, r9
  4050c4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  4050c8:	f84e 3b04 	str.w	r3, [lr], #4
  4050cc:	d8e4      	bhi.n	405098 <__multiply+0x8e>
  4050ce:	f8ce c000 	str.w	ip, [lr]
  4050d2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  4050d6:	f1b9 0f00 	cmp.w	r9, #0
  4050da:	d01f      	beq.n	40511c <__multiply+0x112>
  4050dc:	682b      	ldr	r3, [r5, #0]
  4050de:	46ae      	mov	lr, r5
  4050e0:	468c      	mov	ip, r1
  4050e2:	f04f 0a00 	mov.w	sl, #0
  4050e6:	f8bc 4000 	ldrh.w	r4, [ip]
  4050ea:	f8be b002 	ldrh.w	fp, [lr, #2]
  4050ee:	fb09 b404 	mla	r4, r9, r4, fp
  4050f2:	44a2      	add	sl, r4
  4050f4:	b29b      	uxth	r3, r3
  4050f6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  4050fa:	f84e 3b04 	str.w	r3, [lr], #4
  4050fe:	f85c 3b04 	ldr.w	r3, [ip], #4
  405102:	f8be 4000 	ldrh.w	r4, [lr]
  405106:	0c1b      	lsrs	r3, r3, #16
  405108:	fb09 4303 	mla	r3, r9, r3, r4
  40510c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  405110:	4567      	cmp	r7, ip
  405112:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  405116:	d8e6      	bhi.n	4050e6 <__multiply+0xdc>
  405118:	f8ce 3000 	str.w	r3, [lr]
  40511c:	3504      	adds	r5, #4
  40511e:	e7a0      	b.n	405062 <__multiply+0x58>
  405120:	3e01      	subs	r6, #1
  405122:	e7a2      	b.n	40506a <__multiply+0x60>

00405124 <__pow5mult>:
  405124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405128:	4615      	mov	r5, r2
  40512a:	f012 0203 	ands.w	r2, r2, #3
  40512e:	4606      	mov	r6, r0
  405130:	460f      	mov	r7, r1
  405132:	d007      	beq.n	405144 <__pow5mult+0x20>
  405134:	3a01      	subs	r2, #1
  405136:	4c21      	ldr	r4, [pc, #132]	; (4051bc <__pow5mult+0x98>)
  405138:	2300      	movs	r3, #0
  40513a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  40513e:	f7ff fed2 	bl	404ee6 <__multadd>
  405142:	4607      	mov	r7, r0
  405144:	10ad      	asrs	r5, r5, #2
  405146:	d035      	beq.n	4051b4 <__pow5mult+0x90>
  405148:	6a74      	ldr	r4, [r6, #36]	; 0x24
  40514a:	b93c      	cbnz	r4, 40515c <__pow5mult+0x38>
  40514c:	2010      	movs	r0, #16
  40514e:	f7ff fe27 	bl	404da0 <malloc>
  405152:	6270      	str	r0, [r6, #36]	; 0x24
  405154:	6044      	str	r4, [r0, #4]
  405156:	6084      	str	r4, [r0, #8]
  405158:	6004      	str	r4, [r0, #0]
  40515a:	60c4      	str	r4, [r0, #12]
  40515c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  405160:	f8d8 4008 	ldr.w	r4, [r8, #8]
  405164:	b94c      	cbnz	r4, 40517a <__pow5mult+0x56>
  405166:	f240 2171 	movw	r1, #625	; 0x271
  40516a:	4630      	mov	r0, r6
  40516c:	f7ff ff44 	bl	404ff8 <__i2b>
  405170:	2300      	movs	r3, #0
  405172:	f8c8 0008 	str.w	r0, [r8, #8]
  405176:	4604      	mov	r4, r0
  405178:	6003      	str	r3, [r0, #0]
  40517a:	f04f 0800 	mov.w	r8, #0
  40517e:	07eb      	lsls	r3, r5, #31
  405180:	d50a      	bpl.n	405198 <__pow5mult+0x74>
  405182:	4639      	mov	r1, r7
  405184:	4622      	mov	r2, r4
  405186:	4630      	mov	r0, r6
  405188:	f7ff ff3f 	bl	40500a <__multiply>
  40518c:	4639      	mov	r1, r7
  40518e:	4681      	mov	r9, r0
  405190:	4630      	mov	r0, r6
  405192:	f7ff fe91 	bl	404eb8 <_Bfree>
  405196:	464f      	mov	r7, r9
  405198:	106d      	asrs	r5, r5, #1
  40519a:	d00b      	beq.n	4051b4 <__pow5mult+0x90>
  40519c:	6820      	ldr	r0, [r4, #0]
  40519e:	b938      	cbnz	r0, 4051b0 <__pow5mult+0x8c>
  4051a0:	4622      	mov	r2, r4
  4051a2:	4621      	mov	r1, r4
  4051a4:	4630      	mov	r0, r6
  4051a6:	f7ff ff30 	bl	40500a <__multiply>
  4051aa:	6020      	str	r0, [r4, #0]
  4051ac:	f8c0 8000 	str.w	r8, [r0]
  4051b0:	4604      	mov	r4, r0
  4051b2:	e7e4      	b.n	40517e <__pow5mult+0x5a>
  4051b4:	4638      	mov	r0, r7
  4051b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4051ba:	bf00      	nop
  4051bc:	00406198 	.word	0x00406198

004051c0 <__lshift>:
  4051c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4051c4:	460c      	mov	r4, r1
  4051c6:	ea4f 1a62 	mov.w	sl, r2, asr #5
  4051ca:	6923      	ldr	r3, [r4, #16]
  4051cc:	6849      	ldr	r1, [r1, #4]
  4051ce:	eb0a 0903 	add.w	r9, sl, r3
  4051d2:	68a3      	ldr	r3, [r4, #8]
  4051d4:	4607      	mov	r7, r0
  4051d6:	4616      	mov	r6, r2
  4051d8:	f109 0501 	add.w	r5, r9, #1
  4051dc:	42ab      	cmp	r3, r5
  4051de:	db31      	blt.n	405244 <__lshift+0x84>
  4051e0:	4638      	mov	r0, r7
  4051e2:	f7ff fe35 	bl	404e50 <_Balloc>
  4051e6:	2200      	movs	r2, #0
  4051e8:	4680      	mov	r8, r0
  4051ea:	f100 0314 	add.w	r3, r0, #20
  4051ee:	4611      	mov	r1, r2
  4051f0:	4552      	cmp	r2, sl
  4051f2:	db2a      	blt.n	40524a <__lshift+0x8a>
  4051f4:	6920      	ldr	r0, [r4, #16]
  4051f6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  4051fa:	f104 0114 	add.w	r1, r4, #20
  4051fe:	f016 021f 	ands.w	r2, r6, #31
  405202:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  405206:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  40520a:	d022      	beq.n	405252 <__lshift+0x92>
  40520c:	f1c2 0c20 	rsb	ip, r2, #32
  405210:	2000      	movs	r0, #0
  405212:	680e      	ldr	r6, [r1, #0]
  405214:	4096      	lsls	r6, r2
  405216:	4330      	orrs	r0, r6
  405218:	f843 0b04 	str.w	r0, [r3], #4
  40521c:	f851 0b04 	ldr.w	r0, [r1], #4
  405220:	458e      	cmp	lr, r1
  405222:	fa20 f00c 	lsr.w	r0, r0, ip
  405226:	d8f4      	bhi.n	405212 <__lshift+0x52>
  405228:	6018      	str	r0, [r3, #0]
  40522a:	b108      	cbz	r0, 405230 <__lshift+0x70>
  40522c:	f109 0502 	add.w	r5, r9, #2
  405230:	3d01      	subs	r5, #1
  405232:	4638      	mov	r0, r7
  405234:	f8c8 5010 	str.w	r5, [r8, #16]
  405238:	4621      	mov	r1, r4
  40523a:	f7ff fe3d 	bl	404eb8 <_Bfree>
  40523e:	4640      	mov	r0, r8
  405240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405244:	3101      	adds	r1, #1
  405246:	005b      	lsls	r3, r3, #1
  405248:	e7c8      	b.n	4051dc <__lshift+0x1c>
  40524a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40524e:	3201      	adds	r2, #1
  405250:	e7ce      	b.n	4051f0 <__lshift+0x30>
  405252:	3b04      	subs	r3, #4
  405254:	f851 2b04 	ldr.w	r2, [r1], #4
  405258:	f843 2f04 	str.w	r2, [r3, #4]!
  40525c:	458e      	cmp	lr, r1
  40525e:	d8f9      	bhi.n	405254 <__lshift+0x94>
  405260:	e7e6      	b.n	405230 <__lshift+0x70>

00405262 <__mcmp>:
  405262:	6903      	ldr	r3, [r0, #16]
  405264:	690a      	ldr	r2, [r1, #16]
  405266:	1a9b      	subs	r3, r3, r2
  405268:	b530      	push	{r4, r5, lr}
  40526a:	d10c      	bne.n	405286 <__mcmp+0x24>
  40526c:	0092      	lsls	r2, r2, #2
  40526e:	3014      	adds	r0, #20
  405270:	3114      	adds	r1, #20
  405272:	1884      	adds	r4, r0, r2
  405274:	4411      	add	r1, r2
  405276:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  40527a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40527e:	4295      	cmp	r5, r2
  405280:	d003      	beq.n	40528a <__mcmp+0x28>
  405282:	d305      	bcc.n	405290 <__mcmp+0x2e>
  405284:	2301      	movs	r3, #1
  405286:	4618      	mov	r0, r3
  405288:	bd30      	pop	{r4, r5, pc}
  40528a:	42a0      	cmp	r0, r4
  40528c:	d3f3      	bcc.n	405276 <__mcmp+0x14>
  40528e:	e7fa      	b.n	405286 <__mcmp+0x24>
  405290:	f04f 33ff 	mov.w	r3, #4294967295
  405294:	e7f7      	b.n	405286 <__mcmp+0x24>

00405296 <__mdiff>:
  405296:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40529a:	460d      	mov	r5, r1
  40529c:	4607      	mov	r7, r0
  40529e:	4611      	mov	r1, r2
  4052a0:	4628      	mov	r0, r5
  4052a2:	4614      	mov	r4, r2
  4052a4:	f7ff ffdd 	bl	405262 <__mcmp>
  4052a8:	1e06      	subs	r6, r0, #0
  4052aa:	d108      	bne.n	4052be <__mdiff+0x28>
  4052ac:	4631      	mov	r1, r6
  4052ae:	4638      	mov	r0, r7
  4052b0:	f7ff fdce 	bl	404e50 <_Balloc>
  4052b4:	2301      	movs	r3, #1
  4052b6:	6103      	str	r3, [r0, #16]
  4052b8:	6146      	str	r6, [r0, #20]
  4052ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4052be:	bfa4      	itt	ge
  4052c0:	4623      	movge	r3, r4
  4052c2:	462c      	movge	r4, r5
  4052c4:	4638      	mov	r0, r7
  4052c6:	6861      	ldr	r1, [r4, #4]
  4052c8:	bfa6      	itte	ge
  4052ca:	461d      	movge	r5, r3
  4052cc:	2600      	movge	r6, #0
  4052ce:	2601      	movlt	r6, #1
  4052d0:	f7ff fdbe 	bl	404e50 <_Balloc>
  4052d4:	692b      	ldr	r3, [r5, #16]
  4052d6:	60c6      	str	r6, [r0, #12]
  4052d8:	6926      	ldr	r6, [r4, #16]
  4052da:	f105 0914 	add.w	r9, r5, #20
  4052de:	f104 0214 	add.w	r2, r4, #20
  4052e2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  4052e6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  4052ea:	f100 0514 	add.w	r5, r0, #20
  4052ee:	f04f 0c00 	mov.w	ip, #0
  4052f2:	f852 ab04 	ldr.w	sl, [r2], #4
  4052f6:	f859 4b04 	ldr.w	r4, [r9], #4
  4052fa:	fa1c f18a 	uxtah	r1, ip, sl
  4052fe:	b2a3      	uxth	r3, r4
  405300:	1ac9      	subs	r1, r1, r3
  405302:	0c23      	lsrs	r3, r4, #16
  405304:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  405308:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40530c:	b289      	uxth	r1, r1
  40530e:	ea4f 4c23 	mov.w	ip, r3, asr #16
  405312:	45c8      	cmp	r8, r9
  405314:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  405318:	4696      	mov	lr, r2
  40531a:	f845 3b04 	str.w	r3, [r5], #4
  40531e:	d8e8      	bhi.n	4052f2 <__mdiff+0x5c>
  405320:	45be      	cmp	lr, r7
  405322:	d305      	bcc.n	405330 <__mdiff+0x9a>
  405324:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405328:	b18b      	cbz	r3, 40534e <__mdiff+0xb8>
  40532a:	6106      	str	r6, [r0, #16]
  40532c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405330:	f85e 1b04 	ldr.w	r1, [lr], #4
  405334:	fa1c f381 	uxtah	r3, ip, r1
  405338:	141a      	asrs	r2, r3, #16
  40533a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  40533e:	b29b      	uxth	r3, r3
  405340:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405344:	ea4f 4c22 	mov.w	ip, r2, asr #16
  405348:	f845 3b04 	str.w	r3, [r5], #4
  40534c:	e7e8      	b.n	405320 <__mdiff+0x8a>
  40534e:	3e01      	subs	r6, #1
  405350:	e7e8      	b.n	405324 <__mdiff+0x8e>

00405352 <__d2b>:
  405352:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405356:	2101      	movs	r1, #1
  405358:	461c      	mov	r4, r3
  40535a:	4690      	mov	r8, r2
  40535c:	9e08      	ldr	r6, [sp, #32]
  40535e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405360:	f7ff fd76 	bl	404e50 <_Balloc>
  405364:	f3c4 0213 	ubfx	r2, r4, #0, #20
  405368:	f3c4 540a 	ubfx	r4, r4, #20, #11
  40536c:	4607      	mov	r7, r0
  40536e:	bb34      	cbnz	r4, 4053be <__d2b+0x6c>
  405370:	9201      	str	r2, [sp, #4]
  405372:	f1b8 0f00 	cmp.w	r8, #0
  405376:	d027      	beq.n	4053c8 <__d2b+0x76>
  405378:	a802      	add	r0, sp, #8
  40537a:	f840 8d08 	str.w	r8, [r0, #-8]!
  40537e:	f7ff fe0c 	bl	404f9a <__lo0bits>
  405382:	9900      	ldr	r1, [sp, #0]
  405384:	b1f0      	cbz	r0, 4053c4 <__d2b+0x72>
  405386:	9a01      	ldr	r2, [sp, #4]
  405388:	f1c0 0320 	rsb	r3, r0, #32
  40538c:	fa02 f303 	lsl.w	r3, r2, r3
  405390:	430b      	orrs	r3, r1
  405392:	40c2      	lsrs	r2, r0
  405394:	617b      	str	r3, [r7, #20]
  405396:	9201      	str	r2, [sp, #4]
  405398:	9b01      	ldr	r3, [sp, #4]
  40539a:	61bb      	str	r3, [r7, #24]
  40539c:	2b00      	cmp	r3, #0
  40539e:	bf14      	ite	ne
  4053a0:	2102      	movne	r1, #2
  4053a2:	2101      	moveq	r1, #1
  4053a4:	6139      	str	r1, [r7, #16]
  4053a6:	b1c4      	cbz	r4, 4053da <__d2b+0x88>
  4053a8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  4053ac:	4404      	add	r4, r0
  4053ae:	6034      	str	r4, [r6, #0]
  4053b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4053b4:	6028      	str	r0, [r5, #0]
  4053b6:	4638      	mov	r0, r7
  4053b8:	b002      	add	sp, #8
  4053ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053be:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  4053c2:	e7d5      	b.n	405370 <__d2b+0x1e>
  4053c4:	6179      	str	r1, [r7, #20]
  4053c6:	e7e7      	b.n	405398 <__d2b+0x46>
  4053c8:	a801      	add	r0, sp, #4
  4053ca:	f7ff fde6 	bl	404f9a <__lo0bits>
  4053ce:	9b01      	ldr	r3, [sp, #4]
  4053d0:	617b      	str	r3, [r7, #20]
  4053d2:	2101      	movs	r1, #1
  4053d4:	6139      	str	r1, [r7, #16]
  4053d6:	3020      	adds	r0, #32
  4053d8:	e7e5      	b.n	4053a6 <__d2b+0x54>
  4053da:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  4053de:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4053e2:	6030      	str	r0, [r6, #0]
  4053e4:	6918      	ldr	r0, [r3, #16]
  4053e6:	f7ff fdb9 	bl	404f5c <__hi0bits>
  4053ea:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4053ee:	e7e1      	b.n	4053b4 <__d2b+0x62>

004053f0 <_calloc_r>:
  4053f0:	b538      	push	{r3, r4, r5, lr}
  4053f2:	fb02 f401 	mul.w	r4, r2, r1
  4053f6:	4621      	mov	r1, r4
  4053f8:	f000 f856 	bl	4054a8 <_malloc_r>
  4053fc:	4605      	mov	r5, r0
  4053fe:	b118      	cbz	r0, 405408 <_calloc_r+0x18>
  405400:	4622      	mov	r2, r4
  405402:	2100      	movs	r1, #0
  405404:	f7fd ff41 	bl	40328a <memset>
  405408:	4628      	mov	r0, r5
  40540a:	bd38      	pop	{r3, r4, r5, pc}

0040540c <_free_r>:
  40540c:	b538      	push	{r3, r4, r5, lr}
  40540e:	4605      	mov	r5, r0
  405410:	2900      	cmp	r1, #0
  405412:	d045      	beq.n	4054a0 <_free_r+0x94>
  405414:	f851 3c04 	ldr.w	r3, [r1, #-4]
  405418:	1f0c      	subs	r4, r1, #4
  40541a:	2b00      	cmp	r3, #0
  40541c:	bfb8      	it	lt
  40541e:	18e4      	addlt	r4, r4, r3
  405420:	f000 fb5a 	bl	405ad8 <__malloc_lock>
  405424:	4a1f      	ldr	r2, [pc, #124]	; (4054a4 <_free_r+0x98>)
  405426:	6813      	ldr	r3, [r2, #0]
  405428:	4610      	mov	r0, r2
  40542a:	b933      	cbnz	r3, 40543a <_free_r+0x2e>
  40542c:	6063      	str	r3, [r4, #4]
  40542e:	6014      	str	r4, [r2, #0]
  405430:	4628      	mov	r0, r5
  405432:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405436:	f000 bb50 	b.w	405ada <__malloc_unlock>
  40543a:	42a3      	cmp	r3, r4
  40543c:	d90c      	bls.n	405458 <_free_r+0x4c>
  40543e:	6821      	ldr	r1, [r4, #0]
  405440:	1862      	adds	r2, r4, r1
  405442:	4293      	cmp	r3, r2
  405444:	bf04      	itt	eq
  405446:	681a      	ldreq	r2, [r3, #0]
  405448:	685b      	ldreq	r3, [r3, #4]
  40544a:	6063      	str	r3, [r4, #4]
  40544c:	bf04      	itt	eq
  40544e:	1852      	addeq	r2, r2, r1
  405450:	6022      	streq	r2, [r4, #0]
  405452:	6004      	str	r4, [r0, #0]
  405454:	e7ec      	b.n	405430 <_free_r+0x24>
  405456:	4613      	mov	r3, r2
  405458:	685a      	ldr	r2, [r3, #4]
  40545a:	b10a      	cbz	r2, 405460 <_free_r+0x54>
  40545c:	42a2      	cmp	r2, r4
  40545e:	d9fa      	bls.n	405456 <_free_r+0x4a>
  405460:	6819      	ldr	r1, [r3, #0]
  405462:	1858      	adds	r0, r3, r1
  405464:	42a0      	cmp	r0, r4
  405466:	d10b      	bne.n	405480 <_free_r+0x74>
  405468:	6820      	ldr	r0, [r4, #0]
  40546a:	4401      	add	r1, r0
  40546c:	1858      	adds	r0, r3, r1
  40546e:	4282      	cmp	r2, r0
  405470:	6019      	str	r1, [r3, #0]
  405472:	d1dd      	bne.n	405430 <_free_r+0x24>
  405474:	6810      	ldr	r0, [r2, #0]
  405476:	6852      	ldr	r2, [r2, #4]
  405478:	605a      	str	r2, [r3, #4]
  40547a:	4401      	add	r1, r0
  40547c:	6019      	str	r1, [r3, #0]
  40547e:	e7d7      	b.n	405430 <_free_r+0x24>
  405480:	d902      	bls.n	405488 <_free_r+0x7c>
  405482:	230c      	movs	r3, #12
  405484:	602b      	str	r3, [r5, #0]
  405486:	e7d3      	b.n	405430 <_free_r+0x24>
  405488:	6820      	ldr	r0, [r4, #0]
  40548a:	1821      	adds	r1, r4, r0
  40548c:	428a      	cmp	r2, r1
  40548e:	bf04      	itt	eq
  405490:	6811      	ldreq	r1, [r2, #0]
  405492:	6852      	ldreq	r2, [r2, #4]
  405494:	6062      	str	r2, [r4, #4]
  405496:	bf04      	itt	eq
  405498:	1809      	addeq	r1, r1, r0
  40549a:	6021      	streq	r1, [r4, #0]
  40549c:	605c      	str	r4, [r3, #4]
  40549e:	e7c7      	b.n	405430 <_free_r+0x24>
  4054a0:	bd38      	pop	{r3, r4, r5, pc}
  4054a2:	bf00      	nop
  4054a4:	204004c4 	.word	0x204004c4

004054a8 <_malloc_r>:
  4054a8:	b570      	push	{r4, r5, r6, lr}
  4054aa:	1ccd      	adds	r5, r1, #3
  4054ac:	f025 0503 	bic.w	r5, r5, #3
  4054b0:	3508      	adds	r5, #8
  4054b2:	2d0c      	cmp	r5, #12
  4054b4:	bf38      	it	cc
  4054b6:	250c      	movcc	r5, #12
  4054b8:	2d00      	cmp	r5, #0
  4054ba:	4606      	mov	r6, r0
  4054bc:	db01      	blt.n	4054c2 <_malloc_r+0x1a>
  4054be:	42a9      	cmp	r1, r5
  4054c0:	d903      	bls.n	4054ca <_malloc_r+0x22>
  4054c2:	230c      	movs	r3, #12
  4054c4:	6033      	str	r3, [r6, #0]
  4054c6:	2000      	movs	r0, #0
  4054c8:	bd70      	pop	{r4, r5, r6, pc}
  4054ca:	f000 fb05 	bl	405ad8 <__malloc_lock>
  4054ce:	4a23      	ldr	r2, [pc, #140]	; (40555c <_malloc_r+0xb4>)
  4054d0:	6814      	ldr	r4, [r2, #0]
  4054d2:	4621      	mov	r1, r4
  4054d4:	b991      	cbnz	r1, 4054fc <_malloc_r+0x54>
  4054d6:	4c22      	ldr	r4, [pc, #136]	; (405560 <_malloc_r+0xb8>)
  4054d8:	6823      	ldr	r3, [r4, #0]
  4054da:	b91b      	cbnz	r3, 4054e4 <_malloc_r+0x3c>
  4054dc:	4630      	mov	r0, r6
  4054de:	f000 f97f 	bl	4057e0 <_sbrk_r>
  4054e2:	6020      	str	r0, [r4, #0]
  4054e4:	4629      	mov	r1, r5
  4054e6:	4630      	mov	r0, r6
  4054e8:	f000 f97a 	bl	4057e0 <_sbrk_r>
  4054ec:	1c43      	adds	r3, r0, #1
  4054ee:	d126      	bne.n	40553e <_malloc_r+0x96>
  4054f0:	230c      	movs	r3, #12
  4054f2:	6033      	str	r3, [r6, #0]
  4054f4:	4630      	mov	r0, r6
  4054f6:	f000 faf0 	bl	405ada <__malloc_unlock>
  4054fa:	e7e4      	b.n	4054c6 <_malloc_r+0x1e>
  4054fc:	680b      	ldr	r3, [r1, #0]
  4054fe:	1b5b      	subs	r3, r3, r5
  405500:	d41a      	bmi.n	405538 <_malloc_r+0x90>
  405502:	2b0b      	cmp	r3, #11
  405504:	d90f      	bls.n	405526 <_malloc_r+0x7e>
  405506:	600b      	str	r3, [r1, #0]
  405508:	50cd      	str	r5, [r1, r3]
  40550a:	18cc      	adds	r4, r1, r3
  40550c:	4630      	mov	r0, r6
  40550e:	f000 fae4 	bl	405ada <__malloc_unlock>
  405512:	f104 000b 	add.w	r0, r4, #11
  405516:	1d23      	adds	r3, r4, #4
  405518:	f020 0007 	bic.w	r0, r0, #7
  40551c:	1ac3      	subs	r3, r0, r3
  40551e:	d01b      	beq.n	405558 <_malloc_r+0xb0>
  405520:	425a      	negs	r2, r3
  405522:	50e2      	str	r2, [r4, r3]
  405524:	bd70      	pop	{r4, r5, r6, pc}
  405526:	428c      	cmp	r4, r1
  405528:	bf0d      	iteet	eq
  40552a:	6863      	ldreq	r3, [r4, #4]
  40552c:	684b      	ldrne	r3, [r1, #4]
  40552e:	6063      	strne	r3, [r4, #4]
  405530:	6013      	streq	r3, [r2, #0]
  405532:	bf18      	it	ne
  405534:	460c      	movne	r4, r1
  405536:	e7e9      	b.n	40550c <_malloc_r+0x64>
  405538:	460c      	mov	r4, r1
  40553a:	6849      	ldr	r1, [r1, #4]
  40553c:	e7ca      	b.n	4054d4 <_malloc_r+0x2c>
  40553e:	1cc4      	adds	r4, r0, #3
  405540:	f024 0403 	bic.w	r4, r4, #3
  405544:	42a0      	cmp	r0, r4
  405546:	d005      	beq.n	405554 <_malloc_r+0xac>
  405548:	1a21      	subs	r1, r4, r0
  40554a:	4630      	mov	r0, r6
  40554c:	f000 f948 	bl	4057e0 <_sbrk_r>
  405550:	3001      	adds	r0, #1
  405552:	d0cd      	beq.n	4054f0 <_malloc_r+0x48>
  405554:	6025      	str	r5, [r4, #0]
  405556:	e7d9      	b.n	40550c <_malloc_r+0x64>
  405558:	bd70      	pop	{r4, r5, r6, pc}
  40555a:	bf00      	nop
  40555c:	204004c4 	.word	0x204004c4
  405560:	204004c8 	.word	0x204004c8

00405564 <__sfputc_r>:
  405564:	6893      	ldr	r3, [r2, #8]
  405566:	3b01      	subs	r3, #1
  405568:	2b00      	cmp	r3, #0
  40556a:	b410      	push	{r4}
  40556c:	6093      	str	r3, [r2, #8]
  40556e:	da08      	bge.n	405582 <__sfputc_r+0x1e>
  405570:	6994      	ldr	r4, [r2, #24]
  405572:	42a3      	cmp	r3, r4
  405574:	db02      	blt.n	40557c <__sfputc_r+0x18>
  405576:	b2cb      	uxtb	r3, r1
  405578:	2b0a      	cmp	r3, #10
  40557a:	d102      	bne.n	405582 <__sfputc_r+0x1e>
  40557c:	bc10      	pop	{r4}
  40557e:	f000 b983 	b.w	405888 <__swbuf_r>
  405582:	6813      	ldr	r3, [r2, #0]
  405584:	1c58      	adds	r0, r3, #1
  405586:	6010      	str	r0, [r2, #0]
  405588:	7019      	strb	r1, [r3, #0]
  40558a:	b2c8      	uxtb	r0, r1
  40558c:	bc10      	pop	{r4}
  40558e:	4770      	bx	lr

00405590 <__sfputs_r>:
  405590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405592:	4606      	mov	r6, r0
  405594:	460f      	mov	r7, r1
  405596:	4614      	mov	r4, r2
  405598:	18d5      	adds	r5, r2, r3
  40559a:	42ac      	cmp	r4, r5
  40559c:	d101      	bne.n	4055a2 <__sfputs_r+0x12>
  40559e:	2000      	movs	r0, #0
  4055a0:	e007      	b.n	4055b2 <__sfputs_r+0x22>
  4055a2:	463a      	mov	r2, r7
  4055a4:	f814 1b01 	ldrb.w	r1, [r4], #1
  4055a8:	4630      	mov	r0, r6
  4055aa:	f7ff ffdb 	bl	405564 <__sfputc_r>
  4055ae:	1c43      	adds	r3, r0, #1
  4055b0:	d1f3      	bne.n	40559a <__sfputs_r+0xa>
  4055b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

004055b4 <_vfiprintf_r>:
  4055b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055b8:	b09d      	sub	sp, #116	; 0x74
  4055ba:	460c      	mov	r4, r1
  4055bc:	4617      	mov	r7, r2
  4055be:	9303      	str	r3, [sp, #12]
  4055c0:	4606      	mov	r6, r0
  4055c2:	b118      	cbz	r0, 4055cc <_vfiprintf_r+0x18>
  4055c4:	6983      	ldr	r3, [r0, #24]
  4055c6:	b90b      	cbnz	r3, 4055cc <_vfiprintf_r+0x18>
  4055c8:	f7ff faee 	bl	404ba8 <__sinit>
  4055cc:	4b7c      	ldr	r3, [pc, #496]	; (4057c0 <_vfiprintf_r+0x20c>)
  4055ce:	429c      	cmp	r4, r3
  4055d0:	d157      	bne.n	405682 <_vfiprintf_r+0xce>
  4055d2:	6874      	ldr	r4, [r6, #4]
  4055d4:	89a3      	ldrh	r3, [r4, #12]
  4055d6:	0718      	lsls	r0, r3, #28
  4055d8:	d55d      	bpl.n	405696 <_vfiprintf_r+0xe2>
  4055da:	6923      	ldr	r3, [r4, #16]
  4055dc:	2b00      	cmp	r3, #0
  4055de:	d05a      	beq.n	405696 <_vfiprintf_r+0xe2>
  4055e0:	2300      	movs	r3, #0
  4055e2:	9309      	str	r3, [sp, #36]	; 0x24
  4055e4:	2320      	movs	r3, #32
  4055e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  4055ea:	2330      	movs	r3, #48	; 0x30
  4055ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  4055f0:	f04f 0b01 	mov.w	fp, #1
  4055f4:	46b8      	mov	r8, r7
  4055f6:	4645      	mov	r5, r8
  4055f8:	f815 3b01 	ldrb.w	r3, [r5], #1
  4055fc:	2b00      	cmp	r3, #0
  4055fe:	d155      	bne.n	4056ac <_vfiprintf_r+0xf8>
  405600:	ebb8 0a07 	subs.w	sl, r8, r7
  405604:	d00b      	beq.n	40561e <_vfiprintf_r+0x6a>
  405606:	4653      	mov	r3, sl
  405608:	463a      	mov	r2, r7
  40560a:	4621      	mov	r1, r4
  40560c:	4630      	mov	r0, r6
  40560e:	f7ff ffbf 	bl	405590 <__sfputs_r>
  405612:	3001      	adds	r0, #1
  405614:	f000 80c4 	beq.w	4057a0 <_vfiprintf_r+0x1ec>
  405618:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40561a:	4453      	add	r3, sl
  40561c:	9309      	str	r3, [sp, #36]	; 0x24
  40561e:	f898 3000 	ldrb.w	r3, [r8]
  405622:	2b00      	cmp	r3, #0
  405624:	f000 80bc 	beq.w	4057a0 <_vfiprintf_r+0x1ec>
  405628:	2300      	movs	r3, #0
  40562a:	f04f 32ff 	mov.w	r2, #4294967295
  40562e:	9304      	str	r3, [sp, #16]
  405630:	9307      	str	r3, [sp, #28]
  405632:	9205      	str	r2, [sp, #20]
  405634:	9306      	str	r3, [sp, #24]
  405636:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  40563a:	931a      	str	r3, [sp, #104]	; 0x68
  40563c:	2205      	movs	r2, #5
  40563e:	7829      	ldrb	r1, [r5, #0]
  405640:	4860      	ldr	r0, [pc, #384]	; (4057c4 <_vfiprintf_r+0x210>)
  405642:	f7ff fbb5 	bl	404db0 <memchr>
  405646:	f105 0801 	add.w	r8, r5, #1
  40564a:	9b04      	ldr	r3, [sp, #16]
  40564c:	2800      	cmp	r0, #0
  40564e:	d131      	bne.n	4056b4 <_vfiprintf_r+0x100>
  405650:	06d9      	lsls	r1, r3, #27
  405652:	bf44      	itt	mi
  405654:	2220      	movmi	r2, #32
  405656:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  40565a:	071a      	lsls	r2, r3, #28
  40565c:	bf44      	itt	mi
  40565e:	222b      	movmi	r2, #43	; 0x2b
  405660:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  405664:	782a      	ldrb	r2, [r5, #0]
  405666:	2a2a      	cmp	r2, #42	; 0x2a
  405668:	d02c      	beq.n	4056c4 <_vfiprintf_r+0x110>
  40566a:	9a07      	ldr	r2, [sp, #28]
  40566c:	2100      	movs	r1, #0
  40566e:	200a      	movs	r0, #10
  405670:	46a8      	mov	r8, r5
  405672:	3501      	adds	r5, #1
  405674:	f898 3000 	ldrb.w	r3, [r8]
  405678:	3b30      	subs	r3, #48	; 0x30
  40567a:	2b09      	cmp	r3, #9
  40567c:	d96d      	bls.n	40575a <_vfiprintf_r+0x1a6>
  40567e:	b371      	cbz	r1, 4056de <_vfiprintf_r+0x12a>
  405680:	e026      	b.n	4056d0 <_vfiprintf_r+0x11c>
  405682:	4b51      	ldr	r3, [pc, #324]	; (4057c8 <_vfiprintf_r+0x214>)
  405684:	429c      	cmp	r4, r3
  405686:	d101      	bne.n	40568c <_vfiprintf_r+0xd8>
  405688:	68b4      	ldr	r4, [r6, #8]
  40568a:	e7a3      	b.n	4055d4 <_vfiprintf_r+0x20>
  40568c:	4b4f      	ldr	r3, [pc, #316]	; (4057cc <_vfiprintf_r+0x218>)
  40568e:	429c      	cmp	r4, r3
  405690:	bf08      	it	eq
  405692:	68f4      	ldreq	r4, [r6, #12]
  405694:	e79e      	b.n	4055d4 <_vfiprintf_r+0x20>
  405696:	4621      	mov	r1, r4
  405698:	4630      	mov	r0, r6
  40569a:	f000 f959 	bl	405950 <__swsetup_r>
  40569e:	2800      	cmp	r0, #0
  4056a0:	d09e      	beq.n	4055e0 <_vfiprintf_r+0x2c>
  4056a2:	f04f 30ff 	mov.w	r0, #4294967295
  4056a6:	b01d      	add	sp, #116	; 0x74
  4056a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056ac:	2b25      	cmp	r3, #37	; 0x25
  4056ae:	d0a7      	beq.n	405600 <_vfiprintf_r+0x4c>
  4056b0:	46a8      	mov	r8, r5
  4056b2:	e7a0      	b.n	4055f6 <_vfiprintf_r+0x42>
  4056b4:	4a43      	ldr	r2, [pc, #268]	; (4057c4 <_vfiprintf_r+0x210>)
  4056b6:	1a80      	subs	r0, r0, r2
  4056b8:	fa0b f000 	lsl.w	r0, fp, r0
  4056bc:	4318      	orrs	r0, r3
  4056be:	9004      	str	r0, [sp, #16]
  4056c0:	4645      	mov	r5, r8
  4056c2:	e7bb      	b.n	40563c <_vfiprintf_r+0x88>
  4056c4:	9a03      	ldr	r2, [sp, #12]
  4056c6:	1d11      	adds	r1, r2, #4
  4056c8:	6812      	ldr	r2, [r2, #0]
  4056ca:	9103      	str	r1, [sp, #12]
  4056cc:	2a00      	cmp	r2, #0
  4056ce:	db01      	blt.n	4056d4 <_vfiprintf_r+0x120>
  4056d0:	9207      	str	r2, [sp, #28]
  4056d2:	e004      	b.n	4056de <_vfiprintf_r+0x12a>
  4056d4:	4252      	negs	r2, r2
  4056d6:	f043 0302 	orr.w	r3, r3, #2
  4056da:	9207      	str	r2, [sp, #28]
  4056dc:	9304      	str	r3, [sp, #16]
  4056de:	f898 3000 	ldrb.w	r3, [r8]
  4056e2:	2b2e      	cmp	r3, #46	; 0x2e
  4056e4:	d110      	bne.n	405708 <_vfiprintf_r+0x154>
  4056e6:	f898 3001 	ldrb.w	r3, [r8, #1]
  4056ea:	2b2a      	cmp	r3, #42	; 0x2a
  4056ec:	f108 0101 	add.w	r1, r8, #1
  4056f0:	d137      	bne.n	405762 <_vfiprintf_r+0x1ae>
  4056f2:	9b03      	ldr	r3, [sp, #12]
  4056f4:	1d1a      	adds	r2, r3, #4
  4056f6:	681b      	ldr	r3, [r3, #0]
  4056f8:	9203      	str	r2, [sp, #12]
  4056fa:	2b00      	cmp	r3, #0
  4056fc:	bfb8      	it	lt
  4056fe:	f04f 33ff 	movlt.w	r3, #4294967295
  405702:	f108 0802 	add.w	r8, r8, #2
  405706:	9305      	str	r3, [sp, #20]
  405708:	4d31      	ldr	r5, [pc, #196]	; (4057d0 <_vfiprintf_r+0x21c>)
  40570a:	f898 1000 	ldrb.w	r1, [r8]
  40570e:	2203      	movs	r2, #3
  405710:	4628      	mov	r0, r5
  405712:	f7ff fb4d 	bl	404db0 <memchr>
  405716:	b140      	cbz	r0, 40572a <_vfiprintf_r+0x176>
  405718:	2340      	movs	r3, #64	; 0x40
  40571a:	1b40      	subs	r0, r0, r5
  40571c:	fa03 f000 	lsl.w	r0, r3, r0
  405720:	9b04      	ldr	r3, [sp, #16]
  405722:	4303      	orrs	r3, r0
  405724:	9304      	str	r3, [sp, #16]
  405726:	f108 0801 	add.w	r8, r8, #1
  40572a:	f898 1000 	ldrb.w	r1, [r8]
  40572e:	4829      	ldr	r0, [pc, #164]	; (4057d4 <_vfiprintf_r+0x220>)
  405730:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  405734:	2206      	movs	r2, #6
  405736:	f108 0701 	add.w	r7, r8, #1
  40573a:	f7ff fb39 	bl	404db0 <memchr>
  40573e:	2800      	cmp	r0, #0
  405740:	d034      	beq.n	4057ac <_vfiprintf_r+0x1f8>
  405742:	4b25      	ldr	r3, [pc, #148]	; (4057d8 <_vfiprintf_r+0x224>)
  405744:	bb03      	cbnz	r3, 405788 <_vfiprintf_r+0x1d4>
  405746:	9b03      	ldr	r3, [sp, #12]
  405748:	3307      	adds	r3, #7
  40574a:	f023 0307 	bic.w	r3, r3, #7
  40574e:	3308      	adds	r3, #8
  405750:	9303      	str	r3, [sp, #12]
  405752:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405754:	444b      	add	r3, r9
  405756:	9309      	str	r3, [sp, #36]	; 0x24
  405758:	e74c      	b.n	4055f4 <_vfiprintf_r+0x40>
  40575a:	fb00 3202 	mla	r2, r0, r2, r3
  40575e:	2101      	movs	r1, #1
  405760:	e786      	b.n	405670 <_vfiprintf_r+0xbc>
  405762:	2300      	movs	r3, #0
  405764:	9305      	str	r3, [sp, #20]
  405766:	4618      	mov	r0, r3
  405768:	250a      	movs	r5, #10
  40576a:	4688      	mov	r8, r1
  40576c:	3101      	adds	r1, #1
  40576e:	f898 2000 	ldrb.w	r2, [r8]
  405772:	3a30      	subs	r2, #48	; 0x30
  405774:	2a09      	cmp	r2, #9
  405776:	d903      	bls.n	405780 <_vfiprintf_r+0x1cc>
  405778:	2b00      	cmp	r3, #0
  40577a:	d0c5      	beq.n	405708 <_vfiprintf_r+0x154>
  40577c:	9005      	str	r0, [sp, #20]
  40577e:	e7c3      	b.n	405708 <_vfiprintf_r+0x154>
  405780:	fb05 2000 	mla	r0, r5, r0, r2
  405784:	2301      	movs	r3, #1
  405786:	e7f0      	b.n	40576a <_vfiprintf_r+0x1b6>
  405788:	ab03      	add	r3, sp, #12
  40578a:	9300      	str	r3, [sp, #0]
  40578c:	4622      	mov	r2, r4
  40578e:	4b13      	ldr	r3, [pc, #76]	; (4057dc <_vfiprintf_r+0x228>)
  405790:	a904      	add	r1, sp, #16
  405792:	4630      	mov	r0, r6
  405794:	f7fd fe12 	bl	4033bc <_printf_float>
  405798:	f1b0 3fff 	cmp.w	r0, #4294967295
  40579c:	4681      	mov	r9, r0
  40579e:	d1d8      	bne.n	405752 <_vfiprintf_r+0x19e>
  4057a0:	89a3      	ldrh	r3, [r4, #12]
  4057a2:	065b      	lsls	r3, r3, #25
  4057a4:	f53f af7d 	bmi.w	4056a2 <_vfiprintf_r+0xee>
  4057a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4057aa:	e77c      	b.n	4056a6 <_vfiprintf_r+0xf2>
  4057ac:	ab03      	add	r3, sp, #12
  4057ae:	9300      	str	r3, [sp, #0]
  4057b0:	4622      	mov	r2, r4
  4057b2:	4b0a      	ldr	r3, [pc, #40]	; (4057dc <_vfiprintf_r+0x228>)
  4057b4:	a904      	add	r1, sp, #16
  4057b6:	4630      	mov	r0, r6
  4057b8:	f7fe f8ae 	bl	403918 <_printf_i>
  4057bc:	e7ec      	b.n	405798 <_vfiprintf_r+0x1e4>
  4057be:	bf00      	nop
  4057c0:	00406064 	.word	0x00406064
  4057c4:	004061a4 	.word	0x004061a4
  4057c8:	00406084 	.word	0x00406084
  4057cc:	00406044 	.word	0x00406044
  4057d0:	004061aa 	.word	0x004061aa
  4057d4:	004061ae 	.word	0x004061ae
  4057d8:	004033bd 	.word	0x004033bd
  4057dc:	00405591 	.word	0x00405591

004057e0 <_sbrk_r>:
  4057e0:	b538      	push	{r3, r4, r5, lr}
  4057e2:	4c06      	ldr	r4, [pc, #24]	; (4057fc <_sbrk_r+0x1c>)
  4057e4:	2300      	movs	r3, #0
  4057e6:	4605      	mov	r5, r0
  4057e8:	4608      	mov	r0, r1
  4057ea:	6023      	str	r3, [r4, #0]
  4057ec:	f7fb ffc8 	bl	401780 <_sbrk>
  4057f0:	1c43      	adds	r3, r0, #1
  4057f2:	d102      	bne.n	4057fa <_sbrk_r+0x1a>
  4057f4:	6823      	ldr	r3, [r4, #0]
  4057f6:	b103      	cbz	r3, 4057fa <_sbrk_r+0x1a>
  4057f8:	602b      	str	r3, [r5, #0]
  4057fa:	bd38      	pop	{r3, r4, r5, pc}
  4057fc:	204006f4 	.word	0x204006f4

00405800 <__sread>:
  405800:	b510      	push	{r4, lr}
  405802:	460c      	mov	r4, r1
  405804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405808:	f000 f968 	bl	405adc <_read_r>
  40580c:	2800      	cmp	r0, #0
  40580e:	bfab      	itete	ge
  405810:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  405812:	89a3      	ldrhlt	r3, [r4, #12]
  405814:	181b      	addge	r3, r3, r0
  405816:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  40581a:	bfac      	ite	ge
  40581c:	6563      	strge	r3, [r4, #84]	; 0x54
  40581e:	81a3      	strhlt	r3, [r4, #12]
  405820:	bd10      	pop	{r4, pc}

00405822 <__swrite>:
  405822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405826:	461f      	mov	r7, r3
  405828:	898b      	ldrh	r3, [r1, #12]
  40582a:	05db      	lsls	r3, r3, #23
  40582c:	4605      	mov	r5, r0
  40582e:	460c      	mov	r4, r1
  405830:	4616      	mov	r6, r2
  405832:	d505      	bpl.n	405840 <__swrite+0x1e>
  405834:	2302      	movs	r3, #2
  405836:	2200      	movs	r2, #0
  405838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40583c:	f000 f928 	bl	405a90 <_lseek_r>
  405840:	89a3      	ldrh	r3, [r4, #12]
  405842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40584a:	81a3      	strh	r3, [r4, #12]
  40584c:	4632      	mov	r2, r6
  40584e:	463b      	mov	r3, r7
  405850:	4628      	mov	r0, r5
  405852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405856:	f000 b869 	b.w	40592c <_write_r>

0040585a <__sseek>:
  40585a:	b510      	push	{r4, lr}
  40585c:	460c      	mov	r4, r1
  40585e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405862:	f000 f915 	bl	405a90 <_lseek_r>
  405866:	1c43      	adds	r3, r0, #1
  405868:	89a3      	ldrh	r3, [r4, #12]
  40586a:	bf15      	itete	ne
  40586c:	6560      	strne	r0, [r4, #84]	; 0x54
  40586e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405872:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405876:	81a3      	strheq	r3, [r4, #12]
  405878:	bf18      	it	ne
  40587a:	81a3      	strhne	r3, [r4, #12]
  40587c:	bd10      	pop	{r4, pc}

0040587e <__sclose>:
  40587e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405882:	f000 b8d3 	b.w	405a2c <_close_r>
	...

00405888 <__swbuf_r>:
  405888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40588a:	460e      	mov	r6, r1
  40588c:	4614      	mov	r4, r2
  40588e:	4605      	mov	r5, r0
  405890:	b118      	cbz	r0, 40589a <__swbuf_r+0x12>
  405892:	6983      	ldr	r3, [r0, #24]
  405894:	b90b      	cbnz	r3, 40589a <__swbuf_r+0x12>
  405896:	f7ff f987 	bl	404ba8 <__sinit>
  40589a:	4b21      	ldr	r3, [pc, #132]	; (405920 <__swbuf_r+0x98>)
  40589c:	429c      	cmp	r4, r3
  40589e:	d12a      	bne.n	4058f6 <__swbuf_r+0x6e>
  4058a0:	686c      	ldr	r4, [r5, #4]
  4058a2:	69a3      	ldr	r3, [r4, #24]
  4058a4:	60a3      	str	r3, [r4, #8]
  4058a6:	89a3      	ldrh	r3, [r4, #12]
  4058a8:	071a      	lsls	r2, r3, #28
  4058aa:	d52e      	bpl.n	40590a <__swbuf_r+0x82>
  4058ac:	6923      	ldr	r3, [r4, #16]
  4058ae:	b363      	cbz	r3, 40590a <__swbuf_r+0x82>
  4058b0:	6923      	ldr	r3, [r4, #16]
  4058b2:	6820      	ldr	r0, [r4, #0]
  4058b4:	1ac0      	subs	r0, r0, r3
  4058b6:	6963      	ldr	r3, [r4, #20]
  4058b8:	b2f6      	uxtb	r6, r6
  4058ba:	4298      	cmp	r0, r3
  4058bc:	4637      	mov	r7, r6
  4058be:	db04      	blt.n	4058ca <__swbuf_r+0x42>
  4058c0:	4621      	mov	r1, r4
  4058c2:	4628      	mov	r0, r5
  4058c4:	f7ff f906 	bl	404ad4 <_fflush_r>
  4058c8:	bb28      	cbnz	r0, 405916 <__swbuf_r+0x8e>
  4058ca:	68a3      	ldr	r3, [r4, #8]
  4058cc:	3b01      	subs	r3, #1
  4058ce:	60a3      	str	r3, [r4, #8]
  4058d0:	6823      	ldr	r3, [r4, #0]
  4058d2:	1c5a      	adds	r2, r3, #1
  4058d4:	6022      	str	r2, [r4, #0]
  4058d6:	701e      	strb	r6, [r3, #0]
  4058d8:	6963      	ldr	r3, [r4, #20]
  4058da:	3001      	adds	r0, #1
  4058dc:	4298      	cmp	r0, r3
  4058de:	d004      	beq.n	4058ea <__swbuf_r+0x62>
  4058e0:	89a3      	ldrh	r3, [r4, #12]
  4058e2:	07db      	lsls	r3, r3, #31
  4058e4:	d519      	bpl.n	40591a <__swbuf_r+0x92>
  4058e6:	2e0a      	cmp	r6, #10
  4058e8:	d117      	bne.n	40591a <__swbuf_r+0x92>
  4058ea:	4621      	mov	r1, r4
  4058ec:	4628      	mov	r0, r5
  4058ee:	f7ff f8f1 	bl	404ad4 <_fflush_r>
  4058f2:	b190      	cbz	r0, 40591a <__swbuf_r+0x92>
  4058f4:	e00f      	b.n	405916 <__swbuf_r+0x8e>
  4058f6:	4b0b      	ldr	r3, [pc, #44]	; (405924 <__swbuf_r+0x9c>)
  4058f8:	429c      	cmp	r4, r3
  4058fa:	d101      	bne.n	405900 <__swbuf_r+0x78>
  4058fc:	68ac      	ldr	r4, [r5, #8]
  4058fe:	e7d0      	b.n	4058a2 <__swbuf_r+0x1a>
  405900:	4b09      	ldr	r3, [pc, #36]	; (405928 <__swbuf_r+0xa0>)
  405902:	429c      	cmp	r4, r3
  405904:	bf08      	it	eq
  405906:	68ec      	ldreq	r4, [r5, #12]
  405908:	e7cb      	b.n	4058a2 <__swbuf_r+0x1a>
  40590a:	4621      	mov	r1, r4
  40590c:	4628      	mov	r0, r5
  40590e:	f000 f81f 	bl	405950 <__swsetup_r>
  405912:	2800      	cmp	r0, #0
  405914:	d0cc      	beq.n	4058b0 <__swbuf_r+0x28>
  405916:	f04f 37ff 	mov.w	r7, #4294967295
  40591a:	4638      	mov	r0, r7
  40591c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40591e:	bf00      	nop
  405920:	00406064 	.word	0x00406064
  405924:	00406084 	.word	0x00406084
  405928:	00406044 	.word	0x00406044

0040592c <_write_r>:
  40592c:	b538      	push	{r3, r4, r5, lr}
  40592e:	4c07      	ldr	r4, [pc, #28]	; (40594c <_write_r+0x20>)
  405930:	4605      	mov	r5, r0
  405932:	4608      	mov	r0, r1
  405934:	4611      	mov	r1, r2
  405936:	2200      	movs	r2, #0
  405938:	6022      	str	r2, [r4, #0]
  40593a:	461a      	mov	r2, r3
  40593c:	f7fc ff9e 	bl	40287c <_write>
  405940:	1c43      	adds	r3, r0, #1
  405942:	d102      	bne.n	40594a <_write_r+0x1e>
  405944:	6823      	ldr	r3, [r4, #0]
  405946:	b103      	cbz	r3, 40594a <_write_r+0x1e>
  405948:	602b      	str	r3, [r5, #0]
  40594a:	bd38      	pop	{r3, r4, r5, pc}
  40594c:	204006f4 	.word	0x204006f4

00405950 <__swsetup_r>:
  405950:	4b32      	ldr	r3, [pc, #200]	; (405a1c <__swsetup_r+0xcc>)
  405952:	b570      	push	{r4, r5, r6, lr}
  405954:	681d      	ldr	r5, [r3, #0]
  405956:	4606      	mov	r6, r0
  405958:	460c      	mov	r4, r1
  40595a:	b125      	cbz	r5, 405966 <__swsetup_r+0x16>
  40595c:	69ab      	ldr	r3, [r5, #24]
  40595e:	b913      	cbnz	r3, 405966 <__swsetup_r+0x16>
  405960:	4628      	mov	r0, r5
  405962:	f7ff f921 	bl	404ba8 <__sinit>
  405966:	4b2e      	ldr	r3, [pc, #184]	; (405a20 <__swsetup_r+0xd0>)
  405968:	429c      	cmp	r4, r3
  40596a:	d10f      	bne.n	40598c <__swsetup_r+0x3c>
  40596c:	686c      	ldr	r4, [r5, #4]
  40596e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405972:	b29a      	uxth	r2, r3
  405974:	0715      	lsls	r5, r2, #28
  405976:	d42c      	bmi.n	4059d2 <__swsetup_r+0x82>
  405978:	06d0      	lsls	r0, r2, #27
  40597a:	d411      	bmi.n	4059a0 <__swsetup_r+0x50>
  40597c:	2209      	movs	r2, #9
  40597e:	6032      	str	r2, [r6, #0]
  405980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405984:	81a3      	strh	r3, [r4, #12]
  405986:	f04f 30ff 	mov.w	r0, #4294967295
  40598a:	bd70      	pop	{r4, r5, r6, pc}
  40598c:	4b25      	ldr	r3, [pc, #148]	; (405a24 <__swsetup_r+0xd4>)
  40598e:	429c      	cmp	r4, r3
  405990:	d101      	bne.n	405996 <__swsetup_r+0x46>
  405992:	68ac      	ldr	r4, [r5, #8]
  405994:	e7eb      	b.n	40596e <__swsetup_r+0x1e>
  405996:	4b24      	ldr	r3, [pc, #144]	; (405a28 <__swsetup_r+0xd8>)
  405998:	429c      	cmp	r4, r3
  40599a:	bf08      	it	eq
  40599c:	68ec      	ldreq	r4, [r5, #12]
  40599e:	e7e6      	b.n	40596e <__swsetup_r+0x1e>
  4059a0:	0751      	lsls	r1, r2, #29
  4059a2:	d512      	bpl.n	4059ca <__swsetup_r+0x7a>
  4059a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4059a6:	b141      	cbz	r1, 4059ba <__swsetup_r+0x6a>
  4059a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4059ac:	4299      	cmp	r1, r3
  4059ae:	d002      	beq.n	4059b6 <__swsetup_r+0x66>
  4059b0:	4630      	mov	r0, r6
  4059b2:	f7ff fd2b 	bl	40540c <_free_r>
  4059b6:	2300      	movs	r3, #0
  4059b8:	6363      	str	r3, [r4, #52]	; 0x34
  4059ba:	89a3      	ldrh	r3, [r4, #12]
  4059bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  4059c0:	81a3      	strh	r3, [r4, #12]
  4059c2:	2300      	movs	r3, #0
  4059c4:	6063      	str	r3, [r4, #4]
  4059c6:	6923      	ldr	r3, [r4, #16]
  4059c8:	6023      	str	r3, [r4, #0]
  4059ca:	89a3      	ldrh	r3, [r4, #12]
  4059cc:	f043 0308 	orr.w	r3, r3, #8
  4059d0:	81a3      	strh	r3, [r4, #12]
  4059d2:	6923      	ldr	r3, [r4, #16]
  4059d4:	b94b      	cbnz	r3, 4059ea <__swsetup_r+0x9a>
  4059d6:	89a3      	ldrh	r3, [r4, #12]
  4059d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
  4059dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4059e0:	d003      	beq.n	4059ea <__swsetup_r+0x9a>
  4059e2:	4621      	mov	r1, r4
  4059e4:	4630      	mov	r0, r6
  4059e6:	f7ff f99b 	bl	404d20 <__smakebuf_r>
  4059ea:	89a2      	ldrh	r2, [r4, #12]
  4059ec:	f012 0301 	ands.w	r3, r2, #1
  4059f0:	d00c      	beq.n	405a0c <__swsetup_r+0xbc>
  4059f2:	2300      	movs	r3, #0
  4059f4:	60a3      	str	r3, [r4, #8]
  4059f6:	6963      	ldr	r3, [r4, #20]
  4059f8:	425b      	negs	r3, r3
  4059fa:	61a3      	str	r3, [r4, #24]
  4059fc:	6923      	ldr	r3, [r4, #16]
  4059fe:	b953      	cbnz	r3, 405a16 <__swsetup_r+0xc6>
  405a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a04:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  405a08:	d1ba      	bne.n	405980 <__swsetup_r+0x30>
  405a0a:	bd70      	pop	{r4, r5, r6, pc}
  405a0c:	0792      	lsls	r2, r2, #30
  405a0e:	bf58      	it	pl
  405a10:	6963      	ldrpl	r3, [r4, #20]
  405a12:	60a3      	str	r3, [r4, #8]
  405a14:	e7f2      	b.n	4059fc <__swsetup_r+0xac>
  405a16:	2000      	movs	r0, #0
  405a18:	e7f7      	b.n	405a0a <__swsetup_r+0xba>
  405a1a:	bf00      	nop
  405a1c:	20400048 	.word	0x20400048
  405a20:	00406064 	.word	0x00406064
  405a24:	00406084 	.word	0x00406084
  405a28:	00406044 	.word	0x00406044

00405a2c <_close_r>:
  405a2c:	b538      	push	{r3, r4, r5, lr}
  405a2e:	4c06      	ldr	r4, [pc, #24]	; (405a48 <_close_r+0x1c>)
  405a30:	2300      	movs	r3, #0
  405a32:	4605      	mov	r5, r0
  405a34:	4608      	mov	r0, r1
  405a36:	6023      	str	r3, [r4, #0]
  405a38:	f7fb feb4 	bl	4017a4 <_close>
  405a3c:	1c43      	adds	r3, r0, #1
  405a3e:	d102      	bne.n	405a46 <_close_r+0x1a>
  405a40:	6823      	ldr	r3, [r4, #0]
  405a42:	b103      	cbz	r3, 405a46 <_close_r+0x1a>
  405a44:	602b      	str	r3, [r5, #0]
  405a46:	bd38      	pop	{r3, r4, r5, pc}
  405a48:	204006f4 	.word	0x204006f4

00405a4c <_fstat_r>:
  405a4c:	b538      	push	{r3, r4, r5, lr}
  405a4e:	4c07      	ldr	r4, [pc, #28]	; (405a6c <_fstat_r+0x20>)
  405a50:	2300      	movs	r3, #0
  405a52:	4605      	mov	r5, r0
  405a54:	4608      	mov	r0, r1
  405a56:	4611      	mov	r1, r2
  405a58:	6023      	str	r3, [r4, #0]
  405a5a:	f7fb fea6 	bl	4017aa <_fstat>
  405a5e:	1c43      	adds	r3, r0, #1
  405a60:	d102      	bne.n	405a68 <_fstat_r+0x1c>
  405a62:	6823      	ldr	r3, [r4, #0]
  405a64:	b103      	cbz	r3, 405a68 <_fstat_r+0x1c>
  405a66:	602b      	str	r3, [r5, #0]
  405a68:	bd38      	pop	{r3, r4, r5, pc}
  405a6a:	bf00      	nop
  405a6c:	204006f4 	.word	0x204006f4

00405a70 <_isatty_r>:
  405a70:	b538      	push	{r3, r4, r5, lr}
  405a72:	4c06      	ldr	r4, [pc, #24]	; (405a8c <_isatty_r+0x1c>)
  405a74:	2300      	movs	r3, #0
  405a76:	4605      	mov	r5, r0
  405a78:	4608      	mov	r0, r1
  405a7a:	6023      	str	r3, [r4, #0]
  405a7c:	f7fb fe9a 	bl	4017b4 <_isatty>
  405a80:	1c43      	adds	r3, r0, #1
  405a82:	d102      	bne.n	405a8a <_isatty_r+0x1a>
  405a84:	6823      	ldr	r3, [r4, #0]
  405a86:	b103      	cbz	r3, 405a8a <_isatty_r+0x1a>
  405a88:	602b      	str	r3, [r5, #0]
  405a8a:	bd38      	pop	{r3, r4, r5, pc}
  405a8c:	204006f4 	.word	0x204006f4

00405a90 <_lseek_r>:
  405a90:	b538      	push	{r3, r4, r5, lr}
  405a92:	4c07      	ldr	r4, [pc, #28]	; (405ab0 <_lseek_r+0x20>)
  405a94:	4605      	mov	r5, r0
  405a96:	4608      	mov	r0, r1
  405a98:	4611      	mov	r1, r2
  405a9a:	2200      	movs	r2, #0
  405a9c:	6022      	str	r2, [r4, #0]
  405a9e:	461a      	mov	r2, r3
  405aa0:	f7fb fe8a 	bl	4017b8 <_lseek>
  405aa4:	1c43      	adds	r3, r0, #1
  405aa6:	d102      	bne.n	405aae <_lseek_r+0x1e>
  405aa8:	6823      	ldr	r3, [r4, #0]
  405aaa:	b103      	cbz	r3, 405aae <_lseek_r+0x1e>
  405aac:	602b      	str	r3, [r5, #0]
  405aae:	bd38      	pop	{r3, r4, r5, pc}
  405ab0:	204006f4 	.word	0x204006f4

00405ab4 <__ascii_mbtowc>:
  405ab4:	b082      	sub	sp, #8
  405ab6:	b901      	cbnz	r1, 405aba <__ascii_mbtowc+0x6>
  405ab8:	a901      	add	r1, sp, #4
  405aba:	b142      	cbz	r2, 405ace <__ascii_mbtowc+0x1a>
  405abc:	b14b      	cbz	r3, 405ad2 <__ascii_mbtowc+0x1e>
  405abe:	7813      	ldrb	r3, [r2, #0]
  405ac0:	600b      	str	r3, [r1, #0]
  405ac2:	7812      	ldrb	r2, [r2, #0]
  405ac4:	1c10      	adds	r0, r2, #0
  405ac6:	bf18      	it	ne
  405ac8:	2001      	movne	r0, #1
  405aca:	b002      	add	sp, #8
  405acc:	4770      	bx	lr
  405ace:	4610      	mov	r0, r2
  405ad0:	e7fb      	b.n	405aca <__ascii_mbtowc+0x16>
  405ad2:	f06f 0001 	mvn.w	r0, #1
  405ad6:	e7f8      	b.n	405aca <__ascii_mbtowc+0x16>

00405ad8 <__malloc_lock>:
  405ad8:	4770      	bx	lr

00405ada <__malloc_unlock>:
  405ada:	4770      	bx	lr

00405adc <_read_r>:
  405adc:	b538      	push	{r3, r4, r5, lr}
  405ade:	4c07      	ldr	r4, [pc, #28]	; (405afc <_read_r+0x20>)
  405ae0:	4605      	mov	r5, r0
  405ae2:	4608      	mov	r0, r1
  405ae4:	4611      	mov	r1, r2
  405ae6:	2200      	movs	r2, #0
  405ae8:	6022      	str	r2, [r4, #0]
  405aea:	461a      	mov	r2, r3
  405aec:	f7fc feb4 	bl	402858 <_read>
  405af0:	1c43      	adds	r3, r0, #1
  405af2:	d102      	bne.n	405afa <_read_r+0x1e>
  405af4:	6823      	ldr	r3, [r4, #0]
  405af6:	b103      	cbz	r3, 405afa <_read_r+0x1e>
  405af8:	602b      	str	r3, [r5, #0]
  405afa:	bd38      	pop	{r3, r4, r5, pc}
  405afc:	204006f4 	.word	0x204006f4

00405b00 <__ascii_wctomb>:
  405b00:	b149      	cbz	r1, 405b16 <__ascii_wctomb+0x16>
  405b02:	2aff      	cmp	r2, #255	; 0xff
  405b04:	bf85      	ittet	hi
  405b06:	238a      	movhi	r3, #138	; 0x8a
  405b08:	6003      	strhi	r3, [r0, #0]
  405b0a:	700a      	strbls	r2, [r1, #0]
  405b0c:	f04f 30ff 	movhi.w	r0, #4294967295
  405b10:	bf98      	it	ls
  405b12:	2001      	movls	r0, #1
  405b14:	4770      	bx	lr
  405b16:	4608      	mov	r0, r1
  405b18:	4770      	bx	lr
	...

00405b1c <__aeabi_dcmpun>:
  405b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b24:	d102      	bne.n	405b2c <__aeabi_dcmpun+0x10>
  405b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405b2a:	d10a      	bne.n	405b42 <__aeabi_dcmpun+0x26>
  405b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405b34:	d102      	bne.n	405b3c <__aeabi_dcmpun+0x20>
  405b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405b3a:	d102      	bne.n	405b42 <__aeabi_dcmpun+0x26>
  405b3c:	f04f 0000 	mov.w	r0, #0
  405b40:	4770      	bx	lr
  405b42:	f04f 0001 	mov.w	r0, #1
  405b46:	4770      	bx	lr
  405b48:	20534f50 	.word	0x20534f50
  405b4c:	00000a31 	.word	0x00000a31
  405b50:	20534f50 	.word	0x20534f50
  405b54:	00000a32 	.word	0x00000a32
  405b58:	20534f50 	.word	0x20534f50
  405b5c:	00000a33 	.word	0x00000a33
  405b60:	65746e69 	.word	0x65746e69
  405b64:	70757272 	.word	0x70757272
  405b68:	202d2074 	.word	0x202d2074
  405b6c:	20434441 	.word	0x20434441
  405b70:	202d2031 	.word	0x202d2031
  405b74:	25206925 	.word	0x25206925
  405b78:	69252069 	.word	0x69252069
  405b7c:	20692520 	.word	0x20692520
  405b80:	00000a20 	.word	0x00000a20
  405b84:	61746144 	.word	0x61746144
  405b88:	6c6f6320 	.word	0x6c6f6320
  405b8c:	7463656c 	.word	0x7463656c
  405b90:	202c6465 	.word	0x202c6465
  405b94:	6e75616c 	.word	0x6e75616c
  405b98:	6e696863 	.word	0x6e696863
  405b9c:	6f632067 	.word	0x6f632067
  405ba0:	6f72746e 	.word	0x6f72746e
  405ba4:	6f6c206c 	.word	0x6f6c206c
  405ba8:	6620706f 	.word	0x6620706f
  405bac:	206d6f72 	.word	0x206d6f72
  405bb0:	20636461 	.word	0x20636461
  405bb4:	000a2031 	.word	0x000a2031
  405bb8:	65746e69 	.word	0x65746e69
  405bbc:	70757272 	.word	0x70757272
  405bc0:	202d2074 	.word	0x202d2074
  405bc4:	20434441 	.word	0x20434441
  405bc8:	202d2030 	.word	0x202d2030
  405bcc:	25206925 	.word	0x25206925
  405bd0:	69252069 	.word	0x69252069
  405bd4:	20692520 	.word	0x20692520
  405bd8:	25206925 	.word	0x25206925
  405bdc:	0a202069 	.word	0x0a202069
  405be0:	00000000 	.word	0x00000000
  405be4:	61746144 	.word	0x61746144
  405be8:	6c6f6320 	.word	0x6c6f6320
  405bec:	7463656c 	.word	0x7463656c
  405bf0:	202c6465 	.word	0x202c6465
  405bf4:	6e75616c 	.word	0x6e75616c
  405bf8:	6e696863 	.word	0x6e696863
  405bfc:	6f632067 	.word	0x6f632067
  405c00:	6f72746e 	.word	0x6f72746e
  405c04:	6f6c206c 	.word	0x6f6c206c
  405c08:	6620706f 	.word	0x6620706f
  405c0c:	206d6f72 	.word	0x206d6f72
  405c10:	20636461 	.word	0x20636461
  405c14:	00000a30 	.word	0x00000a30
  405c18:	204d5750 	.word	0x204d5750
  405c1c:	65746e49 	.word	0x65746e49
  405c20:	70757272 	.word	0x70757272
  405c24:	000a2074 	.word	0x000a2074
  405c28:	682f2e2e 	.word	0x682f2e2e
  405c2c:	732f6c61 	.word	0x732f6c61
  405c30:	682f6372 	.word	0x682f6372
  405c34:	615f6c61 	.word	0x615f6c61
  405c38:	615f6364 	.word	0x615f6364
  405c3c:	636e7973 	.word	0x636e7973
  405c40:	0000632e 	.word	0x0000632e
  405c44:	682f2e2e 	.word	0x682f2e2e
  405c48:	732f6c61 	.word	0x732f6c61
  405c4c:	682f6372 	.word	0x682f6372
  405c50:	695f6c61 	.word	0x695f6c61
  405c54:	00632e6f 	.word	0x00632e6f
  405c58:	682f2e2e 	.word	0x682f2e2e
  405c5c:	732f6c61 	.word	0x732f6c61
  405c60:	682f6372 	.word	0x682f6372
  405c64:	705f6c61 	.word	0x705f6c61
  405c68:	632e6d77 	.word	0x632e6d77
  405c6c:	00000000 	.word	0x00000000
  405c70:	682f2e2e 	.word	0x682f2e2e
  405c74:	732f6c61 	.word	0x732f6c61
  405c78:	682f6372 	.word	0x682f6372
  405c7c:	745f6c61 	.word	0x745f6c61
  405c80:	72656d69 	.word	0x72656d69
  405c84:	0000632e 	.word	0x0000632e
  405c88:	682f2e2e 	.word	0x682f2e2e
  405c8c:	732f6c61 	.word	0x732f6c61
  405c90:	682f6372 	.word	0x682f6372
  405c94:	755f6c61 	.word	0x755f6c61
  405c98:	74726173 	.word	0x74726173
  405c9c:	6e79735f 	.word	0x6e79735f
  405ca0:	00632e63 	.word	0x00632e63
  405ca4:	682f2e2e 	.word	0x682f2e2e
  405ca8:	752f6c61 	.word	0x752f6c61
  405cac:	736c6974 	.word	0x736c6974
  405cb0:	6372732f 	.word	0x6372732f
  405cb4:	6974752f 	.word	0x6974752f
  405cb8:	6c5f736c 	.word	0x6c5f736c
  405cbc:	2e747369 	.word	0x2e747369
  405cc0:	00000063 	.word	0x00000063
  405cc4:	682f2e2e 	.word	0x682f2e2e
  405cc8:	752f6c61 	.word	0x752f6c61
  405ccc:	736c6974 	.word	0x736c6974
  405cd0:	6372732f 	.word	0x6372732f
  405cd4:	6974752f 	.word	0x6974752f
  405cd8:	725f736c 	.word	0x725f736c
  405cdc:	62676e69 	.word	0x62676e69
  405ce0:	65666675 	.word	0x65666675
  405ce4:	00632e72 	.word	0x00632e72

00405ce8 <_afecs>:
  405ce8:	00000000 2f84310b 23000000 ffffffff     .....1./...#....
  405cf8:	0000ffff 00000000 00000000 00000000     ................
  405d08:	0000010c 00000000 00000000 00000000     ................
  405d18:	00000000 00000200 00000200 00000200     ................
  405d28:	00000200 00000200 00000200 00000200     ................
  405d38:	00000200 00000200 00000200 00000200     ................
  405d48:	00000200 00000001 2f84310b 23000000     .........1./...#
  405d58:	ffffffff 0000ffff 00000000 00000000     ................
  405d68:	00000000 0000010c 00000000 00000000     ................
	...
  405d80:	00000200 00000200 00000200 00000200     ................
  405d90:	00000200 00000200 00000200 00000200     ................
  405da0:	00000200 00000200 00000200 00000200     ................
  405db0:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  405dc0:	63656661 0000632e                       afec.c..

00405dc8 <_ext_irq>:
  405dc8:	00000000 00000024 00000000 00000000     ....$...........
	...
  405de4:	00000001 00002000 00002000 00002000     ..... ... ... ..
  405df4:	00000000 00002000 00000000 00000003     ..... ..........
  405e04:	00080000 00000000 00000000 00000000     ................
	...

00405e1c <_pio_irq_n>:
  405e1c:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  405e2c:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  405e3c:	00000000                                ....

00405e40 <_pwms>:
  405e40:	40020000 0000001f 00010019 00000001     ...@............
  405e50:	00000001 000000ff 00000000 00000004     ................
	...
  405e6c:	00000002 00405ec8 00000001 2040038c     .....^@.......@ 
  405e7c:	4005c000 0000003c 00010019 00000001     ...@<...........
  405e8c:	00000001 000000ff 00000000 00000004     ................
	...
  405ea8:	00000001 00405eb8 00000001 20400380     .....^@.......@ 

00405eb8 <_ch_cfg1>:
  405eb8:	00000000 0000010b 000003e8 00000200     ................

00405ec8 <_ch_cfg0>:
  405ec8:	00000000 0000010b 000003e8 00000200     ................
  405ed8:	00000002 0000010b 000003e8 00000200     ................
  405ee8:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  405ef8:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  405f08:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00405f14 <_usarts>:
  405f14:	00000001 001008c0 000100f4 682f2e2e     ............../h
  405f24:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  405f34:	632e7472 00000000                       rt.c....

00405f3c <_cfgs>:
  405f3c:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  405f4c:	00000040 00000000 00000040 00000000     @.......@.......
  405f5c:	00000040 00000000 00000040 00000000     @.......@.......
  405f6c:	00000040 00000000 00000040 00000000     @.......@.......
  405f7c:	00000040 00000000 00000040 00000000     @.......@.......
  405f8c:	00000040 00000000 00000040 00000000     @.......@.......
  405f9c:	00000040 00000000 00000040 00000000     @.......@.......
  405fac:	00000040 00000000 00000040 00000000     @.......@.......
  405fbc:	00000040 00000000 00000040 00000000     @.......@.......
  405fcc:	00000040 00000000 00000040 00000000     @.......@.......
  405fdc:	00000040 00000000 00000040 00000000     @.......@.......
  405fec:	00000040 00000000 00000040 00000000     @.......@.......

00405ffc <_global_impure_ptr>:
  405ffc:	2040004c 00464e49 00666e69 004e414e     L.@ INF.inf.NAN.
  40600c:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  40601c:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  40602c:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  40603c:	4e614e00 00000000                       .NaN....

00406044 <__sf_fake_stderr>:
	...

00406064 <__sf_fake_stdin>:
	...

00406084 <__sf_fake_stdout>:
	...

004060a8 <__mprec_bigtens>:
  4060a8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4060b8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4060c8:	7f73bf3c 75154fdd                       <.s..O.u

004060d0 <__mprec_tens>:
  4060d0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4060e0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4060f0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406100:	00000000 412e8480 00000000 416312d0     .......A......cA
  406110:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406120:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406130:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406140:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406150:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406160:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406170:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406180:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406190:	79d99db4 44ea7843                       ...yCx.D

00406198 <p05.6047>:
  406198:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  4061a8:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  4061b8:	5849534f 00002e00                                OSIX...

004061bf <_ctype_>:
  4061bf:	20202000 20202020 28282020 20282828     .         ((((( 
  4061cf:	20202020 20202020 20202020 20202020                     
  4061df:	10108820 10101010 10101010 10101010      ...............
  4061ef:	04040410 04040404 10040404 10101010     ................
  4061ff:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40620f:	01010101 01010101 01010101 10101010     ................
  40621f:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40622f:	02020202 02020202 02020202 10101010     ................
  40623f:	00000020 00000000 00000000 00000000      ...............
	...

004062c0 <_init>:
  4062c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4062c2:	bf00      	nop
  4062c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4062c6:	bc08      	pop	{r3}
  4062c8:	469e      	mov	lr, r3
  4062ca:	4770      	bx	lr

004062cc <__init_array_start>:
  4062cc:	0040018d 	.word	0x0040018d

004062d0 <_fini>:
  4062d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4062d2:	bf00      	nop
  4062d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4062d6:	bc08      	pop	{r3}
  4062d8:	469e      	mov	lr, r3
  4062da:	4770      	bx	lr

004062dc <__fini_array_start>:
  4062dc:	00400169 	.word	0x00400169
