{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510441796599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510441796605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 00:09:56 2017 " "Processing started: Sun Nov 12 00:09:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510441796605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441796605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off unum_multiplier -c unum_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off unum_multiplier -c unum_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441796605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510441797283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510441797283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unum_multiplier.v 4 4 " "Found 4 design units, including 4 entities, in source file unum_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 unum_multiplier " "Found entity 1: unum_multiplier" {  } { { "unum_multiplier.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808987 ""} { "Info" "ISGN_ENTITY_NAME" "2 LZC " "Found entity 2: LZC" {  } { { "unum_multiplier.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808987 ""} { "Info" "ISGN_ENTITY_NAME" "3 BNE " "Found entity 3: BNE" {  } { { "unum_multiplier.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808987 ""} { "Info" "ISGN_ENTITY_NAME" "4 NLC " "Found entity 4: NLC" {  } { { "unum_multiplier.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441808987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frac_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file frac_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 frac_mult " "Found entity 1: frac_mult" {  } { { "frac_mult.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/frac_mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441808990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_1 " "Found entity 1: pll_1" {  } { { "pll_1.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/pll_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441808992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unumiii_32_test.v 1 1 " "Found 1 design units, including 1 entities, in source file unumiii_32_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 unumIII_32_test " "Found entity 1: unumIII_32_test" {  } { { "unumIII_32_test.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unumIII_32_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441808993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441808993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unum_multiplier " "Elaborating entity \"unum_multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510441809040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isInf_3_2 unum_multiplier.v(96) " "Verilog HDL or VHDL warning at unum_multiplier.v(96): object \"isInf_3_2\" assigned a value but never read" {  } { { "unum_multiplier.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510441809041 "|unum_multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZC LZC:lzc1 " "Elaborating entity \"LZC\" for hierarchy \"LZC:lzc1\"" {  } { { "unum_multiplier.v" "lzc1" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BNE LZC:lzc1\|BNE:BNE1 " "Elaborating entity \"BNE\" for hierarchy \"LZC:lzc1\|BNE:BNE1\"" {  } { { "unum_multiplier.v" "BNE1" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NLC LZC:lzc1\|NLC:NLC7 " "Elaborating entity \"NLC\" for hierarchy \"LZC:lzc1\|NLC:NLC7\"" {  } { { "unum_multiplier.v" "NLC7" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frac_mult frac_mult:mult1 " "Elaborating entity \"frac_mult\" for hierarchy \"frac_mult:mult1\"" {  } { { "unum_multiplier.v" "mult1" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/unum_multiplier.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult frac_mult:mult1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"frac_mult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "frac_mult.v" "lpm_mult_component" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/frac_mult.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frac_mult:mult1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"frac_mult:mult1\|lpm_mult:lpm_mult_component\"" {  } { { "frac_mult.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/frac_mult.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frac_mult:mult1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"frac_mult:mult1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 27 " "Parameter \"lpm_widtha\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 27 " "Parameter \"lpm_widthb\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 29 " "Parameter \"lpm_widthp\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510441809281 ""}  } { { "frac_mult.v" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/frac_mult.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510441809281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vdp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vdp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vdp " "Found entity 1: mult_vdp" {  } { { "db/mult_vdp.tdf" "" { Text "F:/Unum/unumIII_32_3_multiplier_pipeline3/db/mult_vdp.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510441809341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441809341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vdp frac_mult:mult1\|lpm_mult:lpm_mult_component\|mult_vdp:auto_generated " "Elaborating entity \"mult_vdp\" for hierarchy \"frac_mult:mult1\|lpm_mult:lpm_mult_component\|mult_vdp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441809342 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "175 " "Ignored 175 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "175 " "Ignored 175 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1510441809611 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1510441809611 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510441810804 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510441811544 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510441811855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510441811855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1011 " "Implemented 1011 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510441812152 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510441812152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "906 " "Implemented 906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510441812152 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1510441812152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510441812152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510441812168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 00:10:12 2017 " "Processing ended: Sun Nov 12 00:10:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510441812168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510441812168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510441812168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510441812168 ""}
