verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_decimator_0_0/red_pitaya_ps_1_axis_decimator_0_0_sim_netlist.v" \
"../../../bd/red_pitaya_ps_1/ipshared/67e3/src/axis_decimator.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_decimator_0_0/sim/red_pitaya_ps_1_axis_decimator_0_0.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_packetizer_0_0/red_pitaya_ps_1_axis_packetizer_0_0_sim_netlist.v" \
"../../../bd/red_pitaya_ps_1/ipshared/ffdc/src/axis_packetizer.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_packetizer_0_0/sim/red_pitaya_ps_1_axis_packetizer_0_0.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_red_pitaya_adc_0_0/red_pitaya_ps_1_axis_red_pitaya_adc_0_0_sim_netlist.v" \
"../../../bd/red_pitaya_ps_1/ipshared/60c4/src/axis_red_pitaya_adc.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_red_pitaya_adc_0_0/sim/red_pitaya_ps_1_axis_red_pitaya_adc_0_0.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_data_fifo_0/red_pitaya_ps_1_data_fifo_0_sim_netlist.v" \

verilog fifo_generator_v13_2_1 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/5c35/simulation/fifo_generator_vlog_beh.v" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/5c35/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/red_pitaya_ps_1_red_pitaya_ps_0_sim_netlist.v" \

verilog axi_infrastructure_v1_1_0 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv smartconnect_v1_0 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv" \

sv axi_protocol_checker_v2_0_1 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

sv axi_vip_v1_1_1 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_3 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_red_pitaya_ps_0/sim/red_pitaya_ps_1_red_pitaya_ps_0.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0/red_pitaya_ps_1_rst_red_pitaya_ps_125M_0_sim_netlist.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xbar_0/red_pitaya_ps_1_xbar_0_sim_netlist.v" \

verilog generic_baseblocks_v2_1_0 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_15 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog axi_data_fifo_v2_1_14 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_16 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xbar_0/sim/red_pitaya_ps_1_xbar_0.v" \
"../../../bd/red_pitaya_ps_1/sim/red_pitaya_ps_1.v" \

verilog xlconstant_v1_1_3 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xlconstant_0_0/sim/red_pitaya_ps_1_xlconstant_0_0.v" \

verilog axis_infrastructure_v1_1_0 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

verilog axis_data_fifo_v1_1_16 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/e3dd/hdl/axis_data_fifo_v1_1_vl_rfs.v" \

verilog axis_clock_converter_v1_1_16 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/3450/hdl/axis_clock_converter_v1_1_vl_rfs.v" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axis_clock_converter_0_0/sim/red_pitaya_ps_1_axis_clock_converter_0_0.v" \

verilog util_vector_logic_v2_0_1 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_util_vector_logic_0_0/sim/red_pitaya_ps_1_util_vector_logic_0_0.v" \
"../../../bd/red_pitaya_ps_1/ipshared/5278/src/axi_cfg_register.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_cfg_register_0_0/sim/red_pitaya_ps_1_axi_cfg_register_0_0.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_xlconstant_0_1/sim/red_pitaya_ps_1_xlconstant_0_1.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_axi_cfg_register_0_1/sim/red_pitaya_ps_1_axi_cfg_register_0_1.v" \

verilog axi_protocol_converter_v2_1_15 --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "/data/Xilinx/Vivado/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/ec67/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/02c8/hdl/verilog" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/1313/hdl" --include "../../../../prova.srcs/sources_1/bd/red_pitaya_ps_1/ipshared/0ab1/hdl" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_3/sim/red_pitaya_ps_1_auto_pc_3.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_2/sim/red_pitaya_ps_1_auto_pc_2.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_1/sim/red_pitaya_ps_1_auto_pc_1.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_0/sim/red_pitaya_ps_1_auto_pc_0.v" \
"../../../bd/red_pitaya_ps_1/ip/red_pitaya_ps_1_auto_pc_4/sim/red_pitaya_ps_1_auto_pc_4.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
