// Seed: 1912011157
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wor id_8,
    output supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply1 id_12
);
  assign id_0.id_7 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input wand id_3,
    inout wand id_4,
    output logic id_5
);
  assign id_0 = -1;
  initial id_5 <= ~^id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_3,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13;
endmodule
