<stg><name>inner_layer_1_Pipeline_WEIGHTS_LOOP_1</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %weight_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="weight_index"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %trunc_ln_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:2 %zext_ln87_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="zext_ln87_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %zext_ln82_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln82

]]></Node>
<StgValue><ssdm name="zext_ln82_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %zext_ln87_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="14">
<![CDATA[
newFuncRoot:5 %zext_ln87_1_cast = zext i14 %zext_ln87_1_read

]]></Node>
<StgValue><ssdm name="zext_ln87_1_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
newFuncRoot:6 %zext_ln82_cast = zext i8 %zext_ln82_read

]]></Node>
<StgValue><ssdm name="zext_ln82_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="14">
<![CDATA[
newFuncRoot:7 %zext_ln87_cast = zext i14 %zext_ln87_read

]]></Node>
<StgValue><ssdm name="zext_ln87_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i64 %zext_ln87_cast, i64 %weight_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body18:0 %weight_index_4 = load i64 %weight_index

]]></Node>
<StgValue><ssdm name="weight_index_4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body18:1 %NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln82_cast

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body18:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body18:3 %icmp_ln87 = icmp_ult  i64 %weight_index_4, i64 %zext_ln87_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body18:4 %br_ln87 = br i1 %icmp_ln87, void %for.inc36.loopexit.exitStub, void %for.body18.split

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
for.body18.split:2 %trunc_ln89 = trunc i64 %weight_index_4

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body18.split:3 %sub_ln89 = sub i8 %trunc_ln89, i8 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
for.body18.split:4 %zext_ln89 = zext i8 %sub_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body18.split:5 %NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln89

]]></Node>
<StgValue><ssdm name="NEURONS_STATE_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8">
<![CDATA[
for.body18.split:6 %neuron_state = load i8 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="neuron_state"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
for.inc36.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body18.split:0 %speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln87"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body18.split:1 %specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8">
<![CDATA[
for.body18.split:6 %neuron_state = load i8 %NEURONS_STATE_addr

]]></Node>
<StgValue><ssdm name="neuron_state"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body18.split:7 %br_ln90 = br i1 %neuron_state, void %for.inc, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
if.then:0 %NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:2 %WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_4

]]></Node>
<StgValue><ssdm name="WEIGHTS_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="14">
<![CDATA[
if.then:3 %WEIGHTS_load = load i14 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %br_ln93 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:0 %add_ln87 = add i64 %weight_index_4, i64 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln87 = store i64 %add_ln87, i64 %weight_index

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
for.inc:2 %br_ln87 = br void %for.body18

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
if.then:0 %NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="16">
<![CDATA[
if.then:1 %sext_ln92 = sext i16 %NEURONS_MEMBRANE_load

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="14">
<![CDATA[
if.then:3 %WEIGHTS_load = load i14 %WEIGHTS_addr

]]></Node>
<StgValue><ssdm name="WEIGHTS_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="8">
<![CDATA[
if.then:4 %sext_ln92_1 = sext i8 %WEIGHTS_load

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="8">
<![CDATA[
if.then:5 %sext_ln92_2 = sext i8 %WEIGHTS_load

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then:6 %add_ln92 = add i17 %sext_ln92, i17 %sext_ln92_1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
if.then:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln92, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:8 %add_ln92_1 = add i16 %NEURONS_MEMBRANE_load, i16 %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
if.then:10 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln92_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:11 %xor_ln92 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:12 %and_ln92 = and i1 %tmp_25, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:13 %xor_ln92_1 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:14 %and_ln92_1 = and i1 %tmp, i1 %xor_ln92_1

]]></Node>
<StgValue><ssdm name="and_ln92_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:15 %xor_ln92_2 = xor i1 %tmp, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:16 %br_ln92 = br i1 %xor_ln92_2, void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %if.end.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i:0 %br_ln92 = br i1 %and_ln92, void %if.else.i.i.i, void %if.then2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
<literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i.i.i:0 %br_ln92 = br i1 %and_ln92_1, void %if.end15.i.i.i, void %if.then9.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
<literal name="and_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.end15.i.i.i:0 %br_ln92 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
<literal name="neuron_state" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:9 %store_ln92 = store i16 %add_ln92_1, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
<literal name="and_ln92" val="0"/>
<literal name="and_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then9.i.i.i:0 %store_ln92 = store i16 32768, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
<literal name="and_ln92" val="0"/>
<literal name="and_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
if.then9.i.i.i:1 %br_ln92 = br void %if.end15.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then2.i.i.i:0 %store_ln92 = store i16 32767, i8 %NEURONS_MEMBRANE_addr

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="neuron_state" val="1"/>
<literal name="xor_ln92_2" val="1"/>
<literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i.i:1 %br_ln92 = br void %_ZN13ap_fixed_baseILi16ELi16ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi8ELi8ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
