Classic Timing Analyzer report for cpu
Sun Dec 15 14:37:34 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Setup: 'P1_1'
  9. Clock Hold: 'CLK'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                ; To                                                                                                                                           ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 10.396 ns                                      ; NESW                                                                                                                ; STEP4:inst10|SCHKT:inst1|Q[0]                                                                                                                ; --                           ; CLK                          ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 52.469 ns                                      ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                          ; P1_0                                                                                                                                         ; CLK                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 30.035 ns                                      ; IN[1]                                                                                                               ; P1_0                                                                                                                                         ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 15.387 ns                                      ; IN[5]                                                                                                               ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]                                                                    ; --                           ; CLK                          ; 0            ;
; Clock Setup: 'CLK'                          ; N/A                                      ; None          ; 18.29 MHz ( period = 54.682 ns )               ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                          ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK                          ; CLK                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 117.45 MHz ( period = 8.514 ns )               ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                            ; sld_hub:sld_hub_inst|tdo                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'P1_1'                         ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4]                          ; P1_1                         ; P1_1                         ; 0            ;
; Clock Hold: 'CLK'                           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                             ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                   ; CLK                          ; CLK                          ; 2190         ;
; Total number of failed paths                ;                                          ;               ;                                                ;                                                                                                                     ;                                                                                                                                              ;                              ;                              ; 2190         ;
+---------------------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; P1_1                         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                       ; To                                                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 18.29 MHz ( period = 54.682 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 12.941 ns               ;
; N/A                                     ; 18.39 MHz ( period = 54.378 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 12.789 ns               ;
; N/A                                     ; 18.40 MHz ( period = 54.350 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 12.763 ns               ;
; N/A                                     ; 18.40 MHz ( period = 54.342 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 12.759 ns               ;
; N/A                                     ; 18.47 MHz ( period = 54.128 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 12.664 ns               ;
; N/A                                     ; 18.50 MHz ( period = 54.066 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 13.425 ns               ;
; N/A                                     ; 18.62 MHz ( period = 53.720 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 12.653 ns               ;
; N/A                                     ; 18.67 MHz ( period = 53.554 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 12.377 ns               ;
; N/A                                     ; 18.69 MHz ( period = 53.496 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.363 ns               ;
; N/A                                     ; 18.72 MHz ( period = 53.426 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.301 ns               ;
; N/A                                     ; 18.75 MHz ( period = 53.338 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 12.462 ns               ;
; N/A                                     ; 18.77 MHz ( period = 53.288 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 18.77 MHz ( period = 53.280 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 12.433 ns               ;
; N/A                                     ; 18.78 MHz ( period = 53.248 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 18.86 MHz ( period = 53.020 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 12.889 ns               ;
; N/A                                     ; 18.86 MHz ( period = 53.014 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 12.095 ns               ;
; N/A                                     ; 18.86 MHz ( period = 53.010 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 12.093 ns               ;
; N/A                                     ; 18.91 MHz ( period = 52.878 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.958 ns               ;
; N/A                                     ; 18.91 MHz ( period = 52.876 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 18.95 MHz ( period = 52.778 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 12.781 ns               ;
; N/A                                     ; 18.95 MHz ( period = 52.770 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 18.98 MHz ( period = 52.690 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.960 ns               ;
; N/A                                     ; 18.99 MHz ( period = 52.672 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.728 ns               ;
; N/A                                     ; 19.00 MHz ( period = 52.618 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 12.701 ns               ;
; N/A                                     ; 19.01 MHz ( period = 52.608 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.653 ns               ;
; N/A                                     ; 19.01 MHz ( period = 52.602 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.662 ns               ;
; N/A                                     ; 19.04 MHz ( period = 52.528 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.640 ns               ;
; N/A                                     ; 19.04 MHz ( period = 52.518 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.778 ns               ;
; N/A                                     ; 19.06 MHz ( period = 52.464 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.832 ns               ;
; N/A                                     ; 19.06 MHz ( period = 52.458 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 12.608 ns               ;
; N/A                                     ; 19.08 MHz ( period = 52.414 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 11.780 ns               ;
; N/A                                     ; 19.09 MHz ( period = 52.386 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.554 ns               ;
; N/A                                     ; 19.10 MHz ( period = 52.368 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.757 ns               ;
; N/A                                     ; 19.10 MHz ( period = 52.356 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.458 ns               ;
; N/A                                     ; 19.10 MHz ( period = 52.352 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 12.255 ns               ;
; N/A                                     ; 19.11 MHz ( period = 52.332 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 12.558 ns               ;
; N/A                                     ; 19.12 MHz ( period = 52.302 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.512 ns               ;
; N/A                                     ; 19.12 MHz ( period = 52.296 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.524 ns               ;
; N/A                                     ; 19.12 MHz ( period = 52.292 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 12.525 ns               ;
; N/A                                     ; 19.13 MHz ( period = 52.268 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 19.13 MHz ( period = 52.266 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.887 ns               ;
; N/A                                     ; 19.13 MHz ( period = 52.262 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 11.704 ns               ;
; N/A                                     ; 19.15 MHz ( period = 52.232 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.477 ns               ;
; N/A                                     ; 19.15 MHz ( period = 52.226 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 19.16 MHz ( period = 52.186 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 12.472 ns               ;
; N/A                                     ; 19.17 MHz ( period = 52.170 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.639 ns               ;
; N/A                                     ; 19.17 MHz ( period = 52.154 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.692 ns               ;
; N/A                                     ; 19.19 MHz ( period = 52.116 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.646 ns               ;
; N/A                                     ; 19.19 MHz ( period = 52.104 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 19.20 MHz ( period = 52.088 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.405 ns               ;
; N/A                                     ; 19.21 MHz ( period = 52.044 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.401 ns               ;
; N/A                                     ; 19.24 MHz ( period = 51.986 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 12.146 ns               ;
; N/A                                     ; 19.24 MHz ( period = 51.984 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 12.384 ns               ;
; N/A                                     ; 19.25 MHz ( period = 51.954 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.577 ns               ;
; N/A                                     ; 19.25 MHz ( period = 51.954 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.326 ns               ;
; N/A                                     ; 19.27 MHz ( period = 51.882 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.514 ns               ;
; N/A                                     ; 19.28 MHz ( period = 51.866 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 12.012 ns               ;
; N/A                                     ; 19.29 MHz ( period = 51.846 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.272 ns               ;
; N/A                                     ; 19.29 MHz ( period = 51.834 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.517 ns               ;
; N/A                                     ; 19.33 MHz ( period = 51.724 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.655 ns               ;
; N/A                                     ; 19.34 MHz ( period = 51.712 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 11.375 ns               ;
; N/A                                     ; 19.35 MHz ( period = 51.692 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 11.925 ns               ;
; N/A                                     ; 19.35 MHz ( period = 51.676 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.392 ns               ;
; N/A                                     ; 19.35 MHz ( period = 51.672 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 19.36 MHz ( period = 51.640 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.929 ns               ;
; N/A                                     ; 19.37 MHz ( period = 51.624 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.161 ns               ;
; N/A                                     ; 19.39 MHz ( period = 51.574 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.341 ns               ;
; N/A                                     ; 19.39 MHz ( period = 51.568 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 19.40 MHz ( period = 51.540 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.358 ns               ;
; N/A                                     ; 19.41 MHz ( period = 51.530 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 19.41 MHz ( period = 51.526 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.556 ns               ;
; N/A                                     ; 19.41 MHz ( period = 51.522 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 12.153 ns               ;
; N/A                                     ; 19.41 MHz ( period = 51.512 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.865 ns               ;
; N/A                                     ; 19.41 MHz ( period = 51.508 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.327 ns               ;
; N/A                                     ; 19.42 MHz ( period = 51.494 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 12.126 ns               ;
; N/A                                     ; 19.43 MHz ( period = 51.472 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.889 ns               ;
; N/A                                     ; 19.44 MHz ( period = 51.450 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.878 ns               ;
; N/A                                     ; 19.45 MHz ( period = 51.410 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.066 ns               ;
; N/A                                     ; 19.46 MHz ( period = 51.398 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.979 ns               ;
; N/A                                     ; 19.47 MHz ( period = 51.364 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.236 ns               ;
; N/A                                     ; 19.47 MHz ( period = 51.350 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.545 ns               ;
; N/A                                     ; 19.48 MHz ( period = 51.346 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.007 ns               ;
; N/A                                     ; 19.48 MHz ( period = 51.336 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 12.060 ns               ;
; N/A                                     ; 19.48 MHz ( period = 51.332 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.806 ns               ;
; N/A                                     ; 19.50 MHz ( period = 51.290 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.785 ns               ;
; N/A                                     ; 19.51 MHz ( period = 51.266 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 19.51 MHz ( period = 51.250 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.465 ns               ;
; N/A                                     ; 19.51 MHz ( period = 51.244 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.707 ns               ;
; N/A                                     ; 19.52 MHz ( period = 51.236 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 11.727 ns               ;
; N/A                                     ; 19.54 MHz ( period = 51.190 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 19.54 MHz ( period = 51.174 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.380 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.082 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.387 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.076 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.617 ns               ;
; N/A                                     ; 19.58 MHz ( period = 51.062 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 19.60 MHz ( period = 51.014 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.592 ns               ;
; N/A                                     ; 19.62 MHz ( period = 50.956 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.860 ns               ;
; N/A                                     ; 19.64 MHz ( period = 50.914 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.297 ns               ;
; N/A                                     ; 19.66 MHz ( period = 50.852 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.787 ns               ;
; N/A                                     ; 19.67 MHz ( period = 50.844 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.562 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.816 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.561 ns               ;
; N/A                                     ; 19.69 MHz ( period = 50.800 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.792 ns               ;
; N/A                                     ; 19.69 MHz ( period = 50.794 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.540 ns               ;
; N/A                                     ; 19.72 MHz ( period = 50.706 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.493 ns               ;
; N/A                                     ; 19.73 MHz ( period = 50.674 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.713 ns               ;
; N/A                                     ; 19.74 MHz ( period = 50.668 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.726 ns               ;
; N/A                                     ; 19.75 MHz ( period = 50.632 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.469 ns               ;
; N/A                                     ; 19.75 MHz ( period = 50.622 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 19.78 MHz ( period = 50.562 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.835 ns               ;
; N/A                                     ; 19.78 MHz ( period = 50.560 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 11.699 ns               ;
; N/A                                     ; 19.78 MHz ( period = 50.556 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.697 ns               ;
; N/A                                     ; 19.80 MHz ( period = 50.512 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.536 ns               ;
; N/A                                     ; 19.80 MHz ( period = 50.506 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.406 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.472 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.076 ns               ;
; N/A                                     ; 19.82 MHz ( period = 50.466 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.609 ns               ;
; N/A                                     ; 19.84 MHz ( period = 50.414 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.626 ns               ;
; N/A                                     ; 19.84 MHz ( period = 50.402 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.535 ns               ;
; N/A                                     ; 19.84 MHz ( period = 50.394 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.377 ns               ;
; N/A                                     ; 19.84 MHz ( period = 50.392 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.588 ns               ;
; N/A                                     ; 19.85 MHz ( period = 50.386 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.033 ns               ;
; N/A                                     ; 19.86 MHz ( period = 50.354 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.538 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.302 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.291 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.290 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.564 ns               ;
; N/A                                     ; 19.89 MHz ( period = 50.270 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 11.527 ns               ;
; N/A                                     ; 19.94 MHz ( period = 50.160 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.950 ns               ;
; N/A                                     ; 19.95 MHz ( period = 50.136 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.221 ns               ;
; N/A                                     ; 19.98 MHz ( period = 50.060 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.379 ns               ;
; N/A                                     ; 19.98 MHz ( period = 50.056 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 11.420 ns               ;
; N/A                                     ; 19.99 MHz ( period = 50.036 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.888 ns               ;
; N/A                                     ; 20.04 MHz ( period = 49.894 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 11.100 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.696 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.182 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.694 ns )                    ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.401 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.614 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 20.18 MHz ( period = 49.550 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.928 ns               ;
; N/A                                     ; 20.19 MHz ( period = 49.534 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.613 ns               ;
; N/A                                     ; 20.19 MHz ( period = 49.532 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 10.723 ns               ;
; N/A                                     ; 20.22 MHz ( period = 49.464 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 20.25 MHz ( period = 49.376 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.841 ns               ;
; N/A                                     ; 20.26 MHz ( period = 49.360 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.860 ns               ;
; N/A                                     ; 20.28 MHz ( period = 49.320 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.813 ns               ;
; N/A                                     ; 20.28 MHz ( period = 49.312 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.836 ns               ;
; N/A                                     ; 20.29 MHz ( period = 49.290 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.798 ns               ;
; N/A                                     ; 20.34 MHz ( period = 49.168 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.737 ns               ;
; N/A                                     ; 20.42 MHz ( period = 48.974 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.327 ns               ;
; N/A                                     ; 20.49 MHz ( period = 48.810 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.585 ns               ;
; N/A                                     ; 20.84 MHz ( period = 47.984 ns )                    ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 10.145 ns               ;
; N/A                                     ; 21.10 MHz ( period = 47.386 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 9.411 ns                ;
; N/A                                     ; 21.21 MHz ( period = 47.156 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.754 ns                ;
; N/A                                     ; 21.31 MHz ( period = 46.922 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 6.816 ns                ;
; N/A                                     ; 21.33 MHz ( period = 46.874 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.394 ns                ;
; N/A                                     ; 21.50 MHz ( period = 46.514 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 9.214 ns                ;
; N/A                                     ; 21.50 MHz ( period = 46.502 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.315 ns                ;
; N/A                                     ; 21.53 MHz ( period = 46.440 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 9.110 ns                ;
; N/A                                     ; 21.77 MHz ( period = 45.938 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 21.84 MHz ( period = 45.784 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 8.849 ns                ;
; N/A                                     ; 21.88 MHz ( period = 45.700 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 9.026 ns                ;
; N/A                                     ; 21.97 MHz ( period = 45.508 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1] ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 22.07 MHz ( period = 45.318 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 22.21 MHz ( period = 45.034 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 8.235 ns                ;
; N/A                                     ; 22.21 MHz ( period = 45.030 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 8.579 ns                ;
; N/A                                     ; 22.22 MHz ( period = 45.010 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 8.442 ns                ;
; N/A                                     ; 22.23 MHz ( period = 44.994 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0] ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.432 ns                ;
; N/A                                     ; 22.26 MHz ( period = 44.928 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 8.354 ns                ;
; N/A                                     ; 22.34 MHz ( period = 44.772 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 5.745 ns                ;
; N/A                                     ; 22.37 MHz ( period = 44.696 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 8.305 ns                ;
; N/A                                     ; 22.38 MHz ( period = 44.690 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 8.521 ns                ;
; N/A                                     ; 22.43 MHz ( period = 44.584 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 22.53 MHz ( period = 44.386 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 8.150 ns                ;
; N/A                                     ; 22.53 MHz ( period = 44.376 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 8.145 ns                ;
; N/A                                     ; 22.54 MHz ( period = 44.356 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 8.003 ns                ;
; N/A                                     ; 22.58 MHz ( period = 44.294 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.798 ns                ;
; N/A                                     ; 22.62 MHz ( period = 44.216 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 22.62 MHz ( period = 44.204 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 5.218 ns                ;
; N/A                                     ; 22.65 MHz ( period = 44.156 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.796 ns                ;
; N/A                                     ; 22.66 MHz ( period = 44.138 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 8.245 ns                ;
; N/A                                     ; 22.72 MHz ( period = 44.020 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 8.074 ns                ;
; N/A                                     ; 22.78 MHz ( period = 43.898 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3] ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 22.82 MHz ( period = 43.812 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4] ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 22.87 MHz ( period = 43.728 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 22.94 MHz ( period = 43.594 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 22.95 MHz ( period = 43.570 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 22.99 MHz ( period = 43.490 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 23.00 MHz ( period = 43.484 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 7.806 ns                ;
; N/A                                     ; 23.00 MHz ( period = 43.482 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 23.06 MHz ( period = 43.362 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; 23.14 MHz ( period = 43.220 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 23.14 MHz ( period = 43.208 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 23.27 MHz ( period = 42.982 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 23.30 MHz ( period = 42.914 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 4.153 ns                ;
; N/A                                     ; 23.34 MHz ( period = 42.852 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 7.316 ns                ;
; N/A                                     ; 23.35 MHz ( period = 42.820 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.235 ns                ;
; N/A                                     ; 23.41 MHz ( period = 42.710 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 4.098 ns                ;
; N/A                                     ; 23.44 MHz ( period = 42.658 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 7.266 ns                ;
; N/A                                     ; 23.46 MHz ( period = 42.626 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 4.433 ns                ;
; N/A                                     ; 23.47 MHz ( period = 42.614 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 7.483 ns                ;
; N/A                                     ; 23.53 MHz ( period = 42.498 ns )                    ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 4.628 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.320 ns )                    ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6] ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.320 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 23.63 MHz ( period = 42.312 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 6.981 ns                ;
; N/A                                     ; 23.64 MHz ( period = 42.306 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                 ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                      ; CLK        ; CLK      ; None                        ; None                      ; 6.871 ns                ;
; N/A                                     ; 23.66 MHz ( period = 42.270 ns )                    ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                 ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 7.025 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                            ;                                                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                      ; To                                                                                                                                                                             ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 117.45 MHz ( period = 8.514 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 121.09 MHz ( period = 8.258 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.988 ns                ;
; N/A                                     ; 124.56 MHz ( period = 8.028 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.513 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.513 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.513 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.513 ns                ;
; N/A                                     ; 128.63 MHz ( period = 7.774 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.513 ns                ;
; N/A                                     ; 130.04 MHz ( period = 7.690 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.614 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.385 ns                ;
; N/A                                     ; 133.94 MHz ( period = 7.466 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 134.55 MHz ( period = 7.432 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.132 ns                ;
; N/A                                     ; 134.92 MHz ( period = 7.412 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.445 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 136.17 MHz ( period = 7.344 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 136.24 MHz ( period = 7.340 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                        ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.409 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 136.61 MHz ( period = 7.320 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 7.050 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 139.33 MHz ( period = 7.177 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.886 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 139.96 MHz ( period = 7.145 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.804 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.88 MHz ( period = 7.048 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 142.17 MHz ( period = 7.034 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg0                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg1                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg2                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg3                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg4                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.51 MHz ( period = 6.968 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg5                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.60 MHz ( period = 6.964 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                        ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.251 ns                ;
; N/A                                     ; 143.93 MHz ( period = 6.948 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg0                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg1                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg2                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg3                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg4                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 143.95 MHz ( period = 6.947 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg5                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.663 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 144.51 MHz ( period = 6.920 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg0                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg1                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg2                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg3                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg4                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg5                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 145.69 MHz ( period = 6.864 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.603 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg0                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg1                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg2                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg3                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg4                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~portb_address_reg5                               ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.556 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 145.94 MHz ( period = 6.852 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.552 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.151 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 147.51 MHz ( period = 6.779 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.518 ns                ;
; N/A                                     ; 147.75 MHz ( period = 6.768 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 148.10 MHz ( period = 6.752 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                   ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.472 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                           ;                                                                                                                                                                                ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'P1_1'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                ; To                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] ; P1_1       ; P1_1     ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[2] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.985 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[3] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.970 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[2] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[3] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[2] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[3] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[2] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.730 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[3] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[2] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[2] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[2] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[2] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.270 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[0] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[3] ; dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[3] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[2] ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[2] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] ; dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0] ; P1_1       ; P1_1     ; None                        ; None                      ; 1.123 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 3.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 3.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 4.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 1.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 4.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 4.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 4.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 3.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 5.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 1.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]               ; CLK        ; CLK      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 5.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]              ; CLK        ; CLK      ; None                       ; None                       ; 5.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 5.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 4.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 3.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 4.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 4.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]               ; CLK        ; CLK      ; None                       ; None                       ; 5.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 4.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 2.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1]              ; CLK        ; CLK      ; None                       ; None                       ; 5.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 4.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 4.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 4.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 4.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 4.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 4.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 5.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 3.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 4.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 4.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 4.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 5.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 5.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 4.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 5.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 4.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 3.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 4.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; CLK        ; CLK      ; None                       ; None                       ; 5.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; CLK        ; CLK      ; None                       ; None                       ; 4.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 5.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 2.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]               ; CLK        ; CLK      ; None                       ; None                       ; 6.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 5.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]              ; CLK        ; CLK      ; None                       ; None                       ; 5.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                              ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; CLK        ; CLK      ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]               ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 2.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]               ; CLK        ; CLK      ; None                       ; None                       ; 6.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7] ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 3.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3]              ; CLK        ; CLK      ; None                       ; None                       ; 7.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 5.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]               ; CLK        ; CLK      ; None                       ; None                       ; 5.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]               ; CLK        ; CLK      ; None                       ; None                       ; 5.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 5.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 6.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 5.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]               ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 2.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]               ; CLK        ; CLK      ; None                       ; None                       ; 5.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 5.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4] ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]              ; CLK        ; CLK      ; None                       ; None                       ; 6.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 5.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3] ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3]              ; CLK        ; CLK      ; None                       ; None                       ; 7.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 6.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 6.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1] ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                              ; CLK        ; CLK      ; None                       ; None                       ; 5.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 5.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 5.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2] ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 5.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]               ; CLK        ; CLK      ; None                       ; None                       ; 6.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]              ; CLK        ; CLK      ; None                       ; None                       ; 6.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 2.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 6.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; CLK        ; CLK      ; None                       ; None                       ; 3.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 5.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]               ; CLK        ; CLK      ; None                       ; None                       ; 6.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]               ; CLK        ; CLK      ; None                       ; None                       ; 6.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]              ; CLK        ; CLK      ; None                       ; None                       ; 6.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]              ; CLK        ; CLK      ; None                       ; None                       ; 3.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1]              ; CLK        ; CLK      ; None                       ; None                       ; 6.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]               ; CLK        ; CLK      ; None                       ; None                       ; 5.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]              ; CLK        ; CLK      ; None                       ; None                       ; 6.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0] ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]              ; CLK        ; CLK      ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                              ; CLK        ; CLK      ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]              ; CLK        ; CLK      ; None                       ; None                       ; 5.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                              ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                              ; CLK        ; CLK      ; None                       ; None                       ; 4.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                              ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]               ; CLK        ; CLK      ; None                       ; None                       ; 5.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                              ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]              ; CLK        ; CLK      ; None                       ; None                       ; 6.501 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                     ;                                                                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                         ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                        ; To Clock                     ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 10.396 ns  ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[0]                                                                                                                                             ; CLK                          ;
; N/A   ; None         ; 9.553 ns   ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[3]                                                                                                                                             ; CLK                          ;
; N/A   ; None         ; 9.453 ns   ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[4]                                                                                                                                             ; CLK                          ;
; N/A   ; None         ; 9.407 ns   ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[2]                                                                                                                                             ; CLK                          ;
; N/A   ; None         ; 8.952 ns   ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[5]                                                                                                                                             ; CLK                          ;
; N/A   ; None         ; 8.886 ns   ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[1]                                                                                                                                             ; CLK                          ;
; N/A   ; None         ; 5.460 ns   ; IN[6]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0                              ; CLK                          ;
; N/A   ; None         ; 5.341 ns   ; IN[6]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 5.209 ns   ; IN[0]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5                              ; CLK                          ;
; N/A   ; None         ; 5.190 ns   ; IN[3]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2                              ; CLK                          ;
; N/A   ; None         ; 4.915 ns   ; IN[0]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 4.863 ns   ; IN[3]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 4.755 ns   ; IN[1]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3                              ; CLK                          ;
; N/A   ; None         ; 4.720 ns   ; IN[6]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                                                   ; CLK                          ;
; N/A   ; None         ; 4.406 ns   ; IN[0]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 4.176 ns   ; IN[3]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 4.169 ns   ; IN[0]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                                                   ; CLK                          ;
; N/A   ; None         ; 3.831 ns   ; IN[3]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                                                   ; CLK                          ;
; N/A   ; None         ; 3.760 ns   ; IN[2]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4                              ; CLK                          ;
; N/A   ; None         ; 3.692 ns   ; IN[1]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 3.682 ns   ; IN[1]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                                                   ; CLK                          ;
; N/A   ; None         ; 3.644 ns   ; IN[3]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 3.621 ns   ; IN[6]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 3.176 ns   ; IN[5]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7                              ; CLK                          ;
; N/A   ; None         ; 3.176 ns   ; IN[2]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                                                   ; CLK                          ;
; N/A   ; None         ; 3.029 ns   ; IN[4]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1                              ; CLK                          ;
; N/A   ; None         ; 2.987 ns   ; IN[7]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6                              ; CLK                          ;
; N/A   ; None         ; 2.926 ns   ; IN[6]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.906 ns   ; IN[7]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                                                   ; CLK                          ;
; N/A   ; None         ; 2.825 ns   ; IN[3]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.783 ns   ; IN[3]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                 ; CLK                          ;
; N/A   ; None         ; 2.692 ns   ; IN[3]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.656 ns   ; IN[4]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.576 ns   ; IN[5]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                                                   ; CLK                          ;
; N/A   ; None         ; 2.484 ns   ; IN[5]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.478 ns   ; IN[4]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                                                   ; CLK                          ;
; N/A   ; None         ; 2.397 ns   ; IN[5]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.385 ns   ; IN[0]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                 ; CLK                          ;
; N/A   ; None         ; 2.200 ns   ; IN[0]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.172 ns   ; IN[2]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.052 ns   ; IN[2]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 2.024 ns   ; IN[6]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.887 ns   ; IN[5]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.871 ns   ; IN[1]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.825 ns   ; IN[0]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.797 ns   ; IN[7]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.714 ns   ; IN[0]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.639 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.639 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.619 ns   ; IN[7]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.591 ns   ; IN[7]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.569 ns   ; IN[2]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.319 ns   ; IN[1]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.119 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.035 ns   ; IN[1]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; CLK                          ;
; N/A   ; None         ; 1.007 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.007 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.007 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.007 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.007 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.955 ns   ; IN[1]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; CLK                          ;
; N/A   ; None         ; 0.901 ns   ; IN[6]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                 ; CLK                          ;
; N/A   ; None         ; 0.811 ns   ; IN[4]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A   ; None         ; 0.698 ns   ; IN[1]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                 ; CLK                          ;
; N/A   ; None         ; 0.531 ns   ; IN[4]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                 ; CLK                          ;
; N/A   ; None         ; 0.287 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.287 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.287 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.287 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.287 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.278 ns   ; IN[6]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; CLK                          ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.247 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.104 ns   ; IN[2]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                 ; CLK                          ;
; N/A   ; None         ; -0.039 ns  ; IN[5]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.064 ns  ; IN[7]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                 ; CLK                          ;
; N/A   ; None         ; -0.080 ns  ; IN[7]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.210 ns  ; IN[2]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.242 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.242 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.242 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.242 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.242 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.263 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.276 ns  ; IN[2]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.397 ns  ; IN[4]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.463 ns  ; IN[7]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.638 ns  ; IN[4]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.679 ns  ; IN[4]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; CLK                          ;
; N/A   ; None         ; -0.987 ns  ; IN[5]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; CLK                          ;
; N/A   ; None         ; -1.026 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.167 ns  ; IN[5]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                 ; CLK                          ;
; N/A   ; None         ; -1.426 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.426 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.437 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.437 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.683 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.683 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.683 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.683 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.091 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.100 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.208 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.284 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.296 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.346 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.348 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.388 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.540 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.589 ns  ; IN[3]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -2.591 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.772 ns  ; IN[6]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -2.834 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.841 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.933 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.183 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.183 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.214 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.263 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.274 ns  ; IN[0]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -3.412 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.485 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.581 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.606 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.734 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.740 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.850 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.850 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.866 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -3.908 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -4.126 ns  ; IN[1]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -4.296 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -4.516 ns  ; IN[5]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -4.920 ns  ; IN[2]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -5.005 ns  ; IN[4]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -5.204 ns  ; IN[7]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -6.509 ns  ; IN[0]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -6.720 ns  ; IN[6]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -7.397 ns  ; IN[3]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -7.641 ns  ; IN[1]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -8.249 ns  ; IN[5]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -8.517 ns  ; IN[2]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -8.744 ns  ; IN[7]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A   ; None         ; -8.852 ns  ; IN[4]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
+-------+--------------+------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                          ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 52.469 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 52.140 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 51.969 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 51.669 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 51.041 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.978 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.970 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.940 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.578 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.211 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.046 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 50.001 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 49.592 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 49.542 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 49.279 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 48.858 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 48.531 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 48.500 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 48.461 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 48.273 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 47.803 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 47.508 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 47.436 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 46.476 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 46.443 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 46.027 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.924 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.315 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.169 ns  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg0   ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.169 ns  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg1   ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.169 ns  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg2   ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.169 ns  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg3   ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.169 ns  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg4   ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.169 ns  ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5   ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 45.028 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.932 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.896 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.847 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.722 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.653 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.465 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.428 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.349 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.282 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.218 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.192 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 44.105 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 43.884 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 43.791 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 43.731 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 43.134 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 42.804 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 42.798 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 42.730 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 42.343 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 42.097 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 41.854 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 41.823 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 41.361 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 41.286 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[1] ; CLK        ;
; N/A                                     ; None                                                ; 41.194 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 41.090 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 41.050 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.964 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.957 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[1] ; CLK        ;
; N/A                                     ; None                                                ; 40.937 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.838 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.763 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.622 ns  ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg0 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg1 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg2 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg3 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg4 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg5 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg6 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.617 ns  ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_address_reg7 ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.567 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 40.562 ns  ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                       ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 40.486 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[1] ; CLK        ;
; N/A                                     ; None                                                ; 40.468 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.461 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.459 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.452 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.445 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 40.327 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.324 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 40.259 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[0] ; CLK        ;
; N/A                                     ; None                                                ; 40.243 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.216 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 40.207 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 40.183 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 40.172 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 40.165 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 40.103 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 40.054 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 40.040 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[0] ; CLK        ;
; N/A                                     ; None                                                ; 40.039 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 39.987 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.983 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 39.958 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.944 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.897 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.858 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[1] ; CLK        ;
; N/A                                     ; None                                                ; 39.856 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 39.836 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 39.795 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.776 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 39.733 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[7] ; CLK        ;
; N/A                                     ; None                                                ; 39.732 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[0] ; CLK        ;
; N/A                                     ; None                                                ; 39.706 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.590 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.539 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[2] ; CLK        ;
; N/A                                     ; None                                                ; 39.538 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.538 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 39.533 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 39.481 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.472 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 39.471 ns  ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.454 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 39.446 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 39.416 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 39.381 ns  ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 39.365 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 39.315 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.295 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.271 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.247 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 39.236 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.167 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.132 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 39.127 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.126 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 39.110 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 39.077 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 39.054 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.974 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.966 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.961 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.950 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.899 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 38.874 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 38.859 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.853 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.803 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.767 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 38.739 ns  ; address:inst|inst2                                                                                                                            ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 38.739 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.737 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[1] ; CLK        ;
; N/A                                     ; None                                                ; 38.730 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 38.654 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.642 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[2] ; CLK        ;
; N/A                                     ; None                                                ; 38.620 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.589 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[3] ; CLK        ;
; N/A                                     ; None                                                ; 38.545 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.542 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.540 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.534 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[2] ; CLK        ;
; N/A                                     ; None                                                ; 38.534 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.507 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.504 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.497 ns  ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 38.482 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[3] ; CLK        ;
; N/A                                     ; None                                                ; 38.477 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.466 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.441 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.433 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.405 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.379 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.372 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[2] ; CLK        ;
; N/A                                     ; None                                                ; 38.359 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.343 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 38.335 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.250 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.220 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.213 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 38.202 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 38.191 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.178 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; BUS[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.174 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[2] ; CLK        ;
; N/A                                     ; None                                                ; 38.142 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; ALU[4] ; CLK        ;
; N/A                                     ; None                                                ; 38.141 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 38.112 ns  ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]                                                                     ; P1_0   ; CLK        ;
; N/A                                     ; None                                                ; 38.095 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.094 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[2] ; CLK        ;
; N/A                                     ; None                                                ; 38.079 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 38.058 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[3] ; CLK        ;
; N/A                                     ; None                                                ; 37.943 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 37.935 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 37.928 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                    ; ALU[3] ; CLK        ;
; N/A                                     ; None                                                ; 37.919 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 37.910 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 37.869 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 37.857 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; ALU[2] ; CLK        ;
; N/A                                     ; None                                                ; 37.837 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[3] ; CLK        ;
; N/A                                     ; None                                                ; 37.822 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 37.803 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                    ; ALU[5] ; CLK        ;
; N/A                                     ; None                                                ; 37.802 ns  ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                    ; BUS[4] ; CLK        ;
; N/A                                     ; None                                                ; 37.772 ns  ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                                                                                    ; ALU[6] ; CLK        ;
; N/A                                     ; None                                                ; 37.765 ns  ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                    ; BUS[6] ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                               ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 30.035 ns       ; IN[1]                    ; P1_0                ;
; N/A   ; None              ; 29.232 ns       ; IN[6]                    ; P1_0                ;
; N/A   ; None              ; 29.165 ns       ; IN[3]                    ; P1_0                ;
; N/A   ; None              ; 28.739 ns       ; IN[0]                    ; P1_0                ;
; N/A   ; None              ; 27.582 ns       ; IN[2]                    ; P1_0                ;
; N/A   ; None              ; 24.835 ns       ; IN[4]                    ; P1_0                ;
; N/A   ; None              ; 23.306 ns       ; IN[5]                    ; P1_0                ;
; N/A   ; None              ; 21.433 ns       ; IN[7]                    ; P1_0                ;
; N/A   ; None              ; 18.493 ns       ; IN[6]                    ; BUS[6]              ;
; N/A   ; None              ; 18.435 ns       ; IN[0]                    ; BUS[0]              ;
; N/A   ; None              ; 17.731 ns       ; IN[1]                    ; BUS[1]              ;
; N/A   ; None              ; 17.692 ns       ; IN[7]                    ; BUS[7]              ;
; N/A   ; None              ; 17.307 ns       ; IN[2]                    ; BUS[2]              ;
; N/A   ; None              ; 16.893 ns       ; IN[3]                    ; BUS[3]              ;
; N/A   ; None              ; 16.635 ns       ; IN[5]                    ; BUS[5]              ;
; N/A   ; None              ; 16.299 ns       ; IN[4]                    ; BUS[4]              ;
; N/A   ; None              ; 10.686 ns       ; RST                      ; POE[4]              ;
; N/A   ; None              ; 5.934 ns        ; CLK                      ; POE[3]              ;
; N/A   ; None              ; 2.124 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                        ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 15.387 ns ; IN[5]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 15.063 ns ; IN[5]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; CLK                          ;
; N/A           ; None        ; 14.609 ns ; IN[4]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; CLK                          ;
; N/A           ; None        ; 14.558 ns ; IN[2]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; CLK                          ;
; N/A           ; None        ; 14.539 ns ; IN[7]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; CLK                          ;
; N/A           ; None        ; 14.366 ns ; IN[4]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]                                                                                                ; CLK                          ;
; N/A           ; None        ; 14.264 ns ; IN[7]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]                                                                                                ; CLK                          ;
; N/A           ; None        ; 14.241 ns ; IN[7]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 14.083 ns ; IN[2]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 13.980 ns ; IN[5]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.942 ns ; IN[2]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.594 ns ; IN[4]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.516 ns ; IN[4]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 13.506 ns ; IN[6]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.340 ns ; IN[1]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 13.142 ns ; IN[1]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.092 ns ; IN[7]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.024 ns ; IN[2]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 13.002 ns ; IN[6]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 12.986 ns ; IN[4]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.855 ns ; IN[1]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1]                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.531 ns ; IN[5]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.499 ns ; IN[4]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.492 ns ; IN[7]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.362 ns ; IN[0]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.215 ns ; IN[2]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.071 ns ; IN[4]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 12.020 ns ; IN[7]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.970 ns ; IN[1]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.908 ns ; IN[0]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.889 ns ; IN[4]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[4]                                                                                   ; CLK                          ;
; N/A           ; None        ; 11.861 ns ; IN[6]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.804 ns ; IN[5]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.791 ns ; IN[5]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[5]                                                                                   ; CLK                          ;
; N/A           ; None        ; 11.783 ns ; IN[2]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.757 ns ; IN[2]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.743 ns ; IN[1]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.661 ns ; IN[0]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 11.502 ns ; IN[3]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.466 ns ; IN[5]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.461 ns ; IN[7]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]                                                                                   ; CLK                          ;
; N/A           ; None        ; 11.411 ns ; IN[5]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.411 ns ; IN[1]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.402 ns ; IN[7]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.377 ns ; IN[4]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.255 ns ; IN[3]                        ; pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]                                                                                                 ; CLK                          ;
; N/A           ; None        ; 11.246 ns ; IN[7]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.223 ns ; IN[3]                        ; pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.191 ns ; IN[2]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[2]                                                                                   ; CLK                          ;
; N/A           ; None        ; 11.166 ns ; IN[2]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.057 ns ; IN[6]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 11.030 ns ; IN[1]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.916 ns ; IN[3]                        ; pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3]                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.877 ns ; IN[5]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.697 ns ; IN[0]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.685 ns ; IN[1]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[1]                                                                                   ; CLK                          ;
; N/A           ; None        ; 10.630 ns ; IN[0]                        ; lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.562 ns ; IN[0]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.536 ns ; IN[3]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[3]                                                                                   ; CLK                          ;
; N/A           ; None        ; 10.255 ns ; IN[6]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.249 ns ; IN[6]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 10.198 ns ; IN[0]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[0]                                                                                   ; CLK                          ;
; N/A           ; None        ; 10.032 ns ; IN[1]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 9.909 ns  ; IN[0]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 9.875 ns  ; IN[3]                        ; lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 9.752 ns  ; IN[6]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 9.694 ns  ; IN[3]                        ; lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 9.647 ns  ; IN[6]                        ; lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[6]                                                                                   ; CLK                          ;
; N/A           ; None        ; 9.455 ns  ; IN[0]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 9.187 ns  ; IN[3]                        ; lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 8.946 ns  ; IN[3]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 8.802 ns  ; IN[6]                        ; lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]                                                                                                                ; CLK                          ;
; N/A           ; None        ; 4.348 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.960 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.918 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.902 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.902 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.792 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.786 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.658 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.633 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.537 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.464 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.315 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.266 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.235 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 3.235 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.985 ns  ; altera_internal_jtag~TDIUTAP ; lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.893 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.886 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.643 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.592 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.440 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.400 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.398 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.348 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.336 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.260 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.152 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.143 ns  ; altera_internal_jtag~TDIUTAP ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.735 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.735 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.735 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.735 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.489 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.489 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.478 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.478 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.078 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.315 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.294 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.294 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.294 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.294 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.294 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.190 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.188 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.195 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.195 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.195 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.195 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.235 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.235 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.235 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.235 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.235 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.955 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.955 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.955 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.955 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.955 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.003 ns ; IN[7]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg6                              ; CLK                          ;
; N/A           ; None        ; -1.045 ns ; IN[4]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg1                              ; CLK                          ;
; N/A           ; None        ; -1.067 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.192 ns ; IN[5]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg7                              ; CLK                          ;
; N/A           ; None        ; -1.776 ns ; IN[2]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg4                              ; CLK                          ;
; N/A           ; None        ; -2.771 ns ; IN[1]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg3                              ; CLK                          ;
; N/A           ; None        ; -3.206 ns ; IN[3]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg2                              ; CLK                          ;
; N/A           ; None        ; -3.225 ns ; IN[0]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5                              ; CLK                          ;
; N/A           ; None        ; -3.476 ns ; IN[6]                        ; lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg0                              ; CLK                          ;
; N/A           ; None        ; -8.618 ns ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[0]                                                                                                                                             ; CLK                          ;
; N/A           ; None        ; -8.763 ns ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[4]                                                                                                                                             ; CLK                          ;
; N/A           ; None        ; -8.834 ns ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[1]                                                                                                                                             ; CLK                          ;
; N/A           ; None        ; -8.900 ns ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[5]                                                                                                                                             ; CLK                          ;
; N/A           ; None        ; -9.061 ns ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[2]                                                                                                                                             ; CLK                          ;
; N/A           ; None        ; -9.107 ns ; NESW                         ; STEP4:inst10|SCHKT:inst1|Q[3]                                                                                                                                             ; CLK                          ;
+---------------+-------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Dec 15 14:37:32 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch1:inst21|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "pccounter:inst23|lpm_latch1:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst14|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[5]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "P1_1" is an undefined clock
Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected gated clock "inst36" as buffer
    Info: Detected gated clock "pccounter:inst23|inst4~0" as buffer
    Info: Detected gated clock "pccounter:inst23|inst5~0" as buffer
    Info: Detected gated clock "pccounter:inst23|inst5~1" as buffer
    Info: Detected gated clock "inst35" as buffer
    Info: Detected gated clock "pccounter:inst23|inst6~0" as buffer
    Info: Detected gated clock "inst34" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|Q[5]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "STEP4:inst10|SCHKT:inst1|CLKA~59" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9]" as buffer
    Info: Detected gated clock "STEP4:inst10|SCHKT:inst1|CLKA~60" as buffer
    Info: Detected gated clock "STEP4:inst10|SCHKT:inst1|CLKA~61" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|Q[3]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|Q[4]" as buffer
    Info: Detected gated clock "STEP4:inst10|SCHKT:inst1|A1~24" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|Q[2]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|Q[1]" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|Q[0]" as buffer
    Info: Detected ripple clock "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "dsplay:inst11|dsp:48|135" as buffer
    Info: Detected gated clock "STEP4:inst10|inst10" as buffer
    Info: Detected gated clock "inst28" as buffer
    Info: Detected ripple clock "STEP4:inst10|STEP:inst12|16" as buffer
    Info: Detected ripple clock "STEP4:inst10|STEP:inst12|5" as buffer
    Info: Detected gated clock "STEP4:inst10|inst8" as buffer
    Info: Detected gated clock "STEP4:inst10|STEP:inst12|18" as buffer
    Info: Detected ripple clock "STEP4:inst10|STEP:inst12|1" as buffer
    Info: Detected ripple clock "STEP4:inst10|STEP:inst12|4" as buffer
    Info: Detected gated clock "STEP4:inst10|SCHKT:inst1|A1~22" as buffer
    Info: Detected gated clock "STEP4:inst10|inst9" as buffer
    Info: Detected ripple clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5" as buffer
    Info: Detected ripple clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg4" as buffer
    Info: Detected ripple clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg3" as buffer
    Info: Detected ripple clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg2" as buffer
    Info: Detected ripple clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg1" as buffer
    Info: Detected ripple clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg0" as buffer
    Info: Detected ripple clock "STEP4:inst10|SCHKT:inst1|ENA" as buffer
    Info: Detected ripple clock "STEP4:inst10|STEP:inst12|3" as buffer
    Info: Detected gated clock "STEP4:inst10|inst11" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[16]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[14]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[8]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[7]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[6]" as buffer
    Info: Detected gated clock "lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[15]" as buffer
Info: Clock "CLK" has Internal fmax of 18.29 MHz between source register "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]" and destination memory "lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5" (period= 54.682 ns)
    Info: + Longest register to memory delay is 12.941 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.182 ns) + CELL(0.114 ns) = 0.296 ns; Loc. = LC_X22_Y10_N1; Fanout = 13; COMB Node = 'ALU181:inst17|F9~225'
        Info: 3: + IC(1.257 ns) + CELL(0.442 ns) = 1.995 ns; Loc. = LC_X23_Y12_N0; Fanout = 1; COMB Node = 'ALU181:inst17|Add10~38'
        Info: 4: + IC(1.244 ns) + CELL(0.114 ns) = 3.353 ns; Loc. = LC_X23_Y14_N9; Fanout = 1; COMB Node = 'ALU181:inst17|Mux8~9'
        Info: 5: + IC(1.578 ns) + CELL(0.114 ns) = 5.045 ns; Loc. = LC_X19_Y10_N9; Fanout = 1; COMB Node = 'ALU181:inst17|Mux8~10'
        Info: 6: + IC(1.199 ns) + CELL(0.114 ns) = 6.358 ns; Loc. = LC_X20_Y13_N0; Fanout = 1; COMB Node = 'ALU181:inst17|Mux8~11'
        Info: 7: + IC(1.226 ns) + CELL(0.114 ns) = 7.698 ns; Loc. = LC_X19_Y10_N5; Fanout = 1; COMB Node = 'ALU181:inst17|Mux8~12'
        Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 7.994 ns; Loc. = LC_X19_Y10_N6; Fanout = 1; COMB Node = 'ALU181:inst17|Mux8~13'
        Info: 9: + IC(1.130 ns) + CELL(0.114 ns) = 9.238 ns; Loc. = LC_X22_Y10_N3; Fanout = 3; COMB Node = 'ALU181:inst17|Mux8~19'
        Info: 10: + IC(0.443 ns) + CELL(0.114 ns) = 9.795 ns; Loc. = LC_X22_Y10_N5; Fanout = 1; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~38'
        Info: 11: + IC(0.182 ns) + CELL(0.114 ns) = 10.091 ns; Loc. = LC_X22_Y10_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~41'
        Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 10.387 ns; Loc. = LC_X22_Y10_N7; Fanout = 11; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[0]~63'
        Info: 13: + IC(2.198 ns) + CELL(0.356 ns) = 12.941 ns; Loc. = M4K_X17_Y12; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5'
        Info: Total cell delay = 1.938 ns ( 14.98 % )
        Info: Total interconnect delay = 11.003 ns ( 85.02 % )
    Info: - Smallest clock skew is -14.307 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 11.109 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
            Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 3.359 ns; Loc. = LC_X19_Y9_N7; Fanout = 5; COMB Node = 'STEP4:inst10|STEP:inst12|18'
            Info: 3: + IC(0.459 ns) + CELL(0.935 ns) = 4.753 ns; Loc. = LC_X19_Y9_N5; Fanout = 3; REG Node = 'STEP4:inst10|STEP:inst12|3'
            Info: 4: + IC(0.506 ns) + CELL(0.442 ns) = 5.701 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10|inst11'
            Info: 5: + IC(4.686 ns) + CELL(0.722 ns) = 11.109 ns; Loc. = M4K_X17_Y12; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst15|altsyncram:altsyncram_component|altsyncram_kpe1:auto_generated|altsyncram_n7a2:altsyncram1|ram_block3a6~porta_datain_reg5'
            Info: Total cell delay = 4.158 ns ( 37.43 % )
            Info: Total interconnect delay = 6.951 ns ( 62.57 % )
        Info: - Longest clock path from clock "CLK" to source register is 25.416 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
            Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10|SCHKT:inst1|Q[4]'
            Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~24'
            Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~22'
            Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10|SCHKT:inst1|ENA'
            Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10|inst11'
            Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5'
            Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13]'
            Info: 9: + IC(1.180 ns) + CELL(0.442 ns) = 19.523 ns; Loc. = LC_X15_Y10_N1; Fanout = 8; COMB Node = 'inst27'
            Info: 10: + IC(5.601 ns) + CELL(0.292 ns) = 25.416 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 10.423 ns ( 41.01 % )
            Info: Total interconnect delay = 14.993 ns ( 58.99 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.093 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 117.45 MHz between source register "sld_hub:sld_hub_inst|virtual_ir_scan_reg" and destination register "sld_hub:sld_hub_inst|tdo" (period= 8.514 ns)
    Info: + Longest register to register delay is 3.987 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y16_N8; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst|virtual_ir_scan_reg'
        Info: 2: + IC(1.708 ns) + CELL(0.292 ns) = 2.000 ns; Loc. = LC_X15_Y16_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~8'
        Info: 3: + IC(1.249 ns) + CELL(0.738 ns) = 3.987 ns; Loc. = LC_X15_Y13_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.030 ns ( 25.83 % )
        Info: Total interconnect delay = 2.957 ns ( 74.17 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 6.248 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(5.537 ns) + CELL(0.711 ns) = 6.248 ns; Loc. = LC_X15_Y13_N8; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.711 ns ( 11.38 % )
            Info: Total interconnect delay = 5.537 ns ( 88.62 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 6.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N1; Fanout = 248; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(5.546 ns) + CELL(0.711 ns) = 6.257 ns; Loc. = LC_X21_Y16_N8; Fanout = 27; REG Node = 'sld_hub:sld_hub_inst|virtual_ir_scan_reg'
            Info: Total cell delay = 0.711 ns ( 11.36 % )
            Info: Total interconnect delay = 5.546 ns ( 88.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "P1_1" Internal fmax is restricted to 275.03 MHz between source register "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1]" and destination register "dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.054 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y16_N6; Fanout = 56; REG Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1]'
            Info: 2: + IC(0.532 ns) + CELL(0.575 ns) = 1.107 ns; Loc. = LC_X26_Y16_N6; Fanout = 2; COMB Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella1~COUTCOUT1_3'
            Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.187 ns; Loc. = LC_X26_Y16_N7; Fanout = 2; COMB Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella2~COUTCOUT1_3'
            Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.267 ns; Loc. = LC_X26_Y16_N8; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|counter_cella3~COUTCOUT1_3'
            Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.054 ns; Loc. = LC_X26_Y16_N9; Fanout = 7; REG Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4]'
            Info: Total cell delay = 1.522 ns ( 74.10 % )
            Info: Total interconnect delay = 0.532 ns ( 25.90 % )
        Info: - Smallest clock skew is -0.313 ns
            Info: + Shortest clock path from clock "P1_1" to destination register is 6.219 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_180; Fanout = 3; CLK Node = 'P1_1'
                Info: 2: + IC(1.992 ns) + CELL(0.935 ns) = 4.396 ns; Loc. = LC_X26_Y16_N1; Fanout = 10; REG Node = 'dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[1]'
                Info: 3: + IC(0.535 ns) + CELL(0.114 ns) = 5.045 ns; Loc. = LC_X26_Y16_N4; Fanout = 5; COMB Node = 'dsplay:inst11|dsp:48|135'
                Info: 4: + IC(0.463 ns) + CELL(0.711 ns) = 6.219 ns; Loc. = LC_X26_Y16_N9; Fanout = 7; REG Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[4]'
                Info: Total cell delay = 3.229 ns ( 51.92 % )
                Info: Total interconnect delay = 2.990 ns ( 48.08 % )
            Info: - Longest clock path from clock "P1_1" to source register is 6.532 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_180; Fanout = 3; CLK Node = 'P1_1'
                Info: 2: + IC(1.992 ns) + CELL(0.935 ns) = 4.396 ns; Loc. = LC_X26_Y16_N0; Fanout = 5; REG Node = 'dsplay:inst11|dsp:48|cnt3:216|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_2ai:auto_generated|safe_q[0]'
                Info: 3: + IC(0.520 ns) + CELL(0.442 ns) = 5.358 ns; Loc. = LC_X26_Y16_N4; Fanout = 5; COMB Node = 'dsplay:inst11|dsp:48|135'
                Info: 4: + IC(0.463 ns) + CELL(0.711 ns) = 6.532 ns; Loc. = LC_X26_Y16_N6; Fanout = 56; REG Node = 'dsplay:inst11|dsp:48|cnt4:212|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_9rh:auto_generated|safe_q[1]'
                Info: Total cell delay = 3.557 ns ( 54.45 % )
                Info: Total interconnect delay = 2.975 ns ( 45.55 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]" and destination pin or register "pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]" for clock "CLK" (Hold time is 12.995 ns)
    Info: + Largest clock skew is 16.808 ns
        Info: + Longest clock path from clock "CLK" to destination register is 27.622 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
            Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10|SCHKT:inst1|Q[4]'
            Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~24'
            Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~22'
            Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10|SCHKT:inst1|ENA'
            Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10|inst11'
            Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5'
            Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12]'
            Info: 9: + IC(1.208 ns) + CELL(0.590 ns) = 19.699 ns; Loc. = LC_X15_Y10_N4; Fanout = 8; COMB Node = 'inst35'
            Info: 10: + IC(4.811 ns) + CELL(0.442 ns) = 24.952 ns; Loc. = LC_X19_Y12_N5; Fanout = 6; REG Node = 'lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[1]'
            Info: 11: + IC(0.470 ns) + CELL(0.442 ns) = 25.864 ns; Loc. = LC_X19_Y12_N1; Fanout = 8; COMB Node = 'pccounter:inst23|inst5~1'
            Info: 12: + IC(1.168 ns) + CELL(0.590 ns) = 27.622 ns; Loc. = LC_X20_Y12_N6; Fanout = 3; REG Node = 'pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]'
            Info: Total cell delay = 11.753 ns ( 42.55 % )
            Info: Total interconnect delay = 15.869 ns ( 57.45 % )
        Info: - Shortest clock path from clock "CLK" to source register is 10.814 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
            Info: 2: + IC(1.300 ns) + CELL(0.590 ns) = 3.359 ns; Loc. = LC_X19_Y9_N7; Fanout = 5; COMB Node = 'STEP4:inst10|STEP:inst12|18'
            Info: 3: + IC(0.459 ns) + CELL(0.935 ns) = 4.753 ns; Loc. = LC_X19_Y9_N8; Fanout = 3; REG Node = 'STEP4:inst10|STEP:inst12|5'
            Info: 4: + IC(0.000 ns) + CELL(0.378 ns) = 5.131 ns; Loc. = LC_X19_Y9_N8; Fanout = 2; COMB Node = 'STEP4:inst10|inst10'
            Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.427 ns; Loc. = LC_X19_Y9_N9; Fanout = 8; COMB Node = 'inst33'
            Info: 6: + IC(4.676 ns) + CELL(0.711 ns) = 10.814 ns; Loc. = LC_X20_Y10_N7; Fanout = 3; REG Node = 'lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]'
            Info: Total cell delay = 4.197 ns ( 38.81 % )
            Info: Total interconnect delay = 6.617 ns ( 61.19 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 3.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y10_N7; Fanout = 3; REG Node = 'lpm_counter0:inst20|lpm_counter:lpm_counter_component|cntr_pqi:auto_generated|safe_q[7]'
        Info: 2: + IC(1.338 ns) + CELL(0.114 ns) = 1.452 ns; Loc. = LC_X21_Y12_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~44'
        Info: 3: + IC(0.747 ns) + CELL(0.292 ns) = 2.491 ns; Loc. = LC_X20_Y12_N8; Fanout = 2; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~45'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 2.787 ns; Loc. = LC_X20_Y12_N9; Fanout = 11; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[7]~64'
        Info: 5: + IC(0.510 ns) + CELL(0.292 ns) = 3.589 ns; Loc. = LC_X20_Y12_N6; Fanout = 3; REG Node = 'pccounter:inst23|lpm_latch1:inst1|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 0.812 ns ( 22.62 % )
        Info: Total interconnect delay = 2.777 ns ( 77.38 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "STEP4:inst10|SCHKT:inst1|Q[0]" (data pin = "NESW", clock pin = "CLK") is 10.396 ns
    Info: + Longest pin to register delay is 13.268 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 15; PIN Node = 'NESW'
        Info: 2: + IC(9.003 ns) + CELL(0.442 ns) = 10.914 ns; Loc. = LC_X22_Y6_N9; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|Mux~114'
        Info: 3: + IC(0.685 ns) + CELL(0.442 ns) = 12.041 ns; Loc. = LC_X21_Y6_N9; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|Mux~161'
        Info: 4: + IC(0.444 ns) + CELL(0.292 ns) = 12.777 ns; Loc. = LC_X21_Y6_N0; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|Mux~162'
        Info: 5: + IC(0.182 ns) + CELL(0.309 ns) = 13.268 ns; Loc. = LC_X21_Y6_N1; Fanout = 14; REG Node = 'STEP4:inst10|SCHKT:inst1|Q[0]'
        Info: Total cell delay = 2.954 ns ( 22.26 % )
        Info: Total interconnect delay = 10.314 ns ( 77.74 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.909 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.711 ns) = 2.909 ns; Loc. = LC_X21_Y6_N1; Fanout = 14; REG Node = 'STEP4:inst10|SCHKT:inst1|Q[0]'
        Info: Total cell delay = 2.180 ns ( 74.94 % )
        Info: Total interconnect delay = 0.729 ns ( 25.06 % )
Info: tco from clock "CLK" to destination pin "P1_0" through register "lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]" is 52.469 ns
    Info: + Longest clock path from clock "CLK" to source register is 25.416 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10|SCHKT:inst1|Q[4]'
        Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~24'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~22'
        Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10|SCHKT:inst1|ENA'
        Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10|inst11'
        Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5'
        Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[13]'
        Info: 9: + IC(1.180 ns) + CELL(0.442 ns) = 19.523 ns; Loc. = LC_X15_Y10_N1; Fanout = 8; COMB Node = 'inst27'
        Info: 10: + IC(5.601 ns) + CELL(0.292 ns) = 25.416 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 10.423 ns ( 41.01 % )
        Info: Total interconnect delay = 14.993 ns ( 58.99 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 27.053 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y10_N0; Fanout = 36; REG Node = 'lpm_latch1:inst22|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.448 ns) + CELL(0.442 ns) = 0.890 ns; Loc. = LC_X22_Y10_N8; Fanout = 11; COMB Node = 'ALU181:inst17|F9~222'
        Info: 3: + IC(1.559 ns) + CELL(0.432 ns) = 2.881 ns; Loc. = LC_X22_Y11_N1; Fanout = 2; COMB Node = 'ALU181:inst17|Add11~42COUT1_59'
        Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 3.489 ns; Loc. = LC_X22_Y11_N2; Fanout = 1; COMB Node = 'ALU181:inst17|Add11~39'
        Info: 5: + IC(1.215 ns) + CELL(0.442 ns) = 5.146 ns; Loc. = LC_X23_Y7_N3; Fanout = 1; COMB Node = 'ALU181:inst17|Mux7~3'
        Info: 6: + IC(0.414 ns) + CELL(0.114 ns) = 5.674 ns; Loc. = LC_X23_Y7_N0; Fanout = 1; COMB Node = 'ALU181:inst17|Mux7~4'
        Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 5.970 ns; Loc. = LC_X23_Y7_N1; Fanout = 1; COMB Node = 'ALU181:inst17|Mux7~5'
        Info: 8: + IC(0.418 ns) + CELL(0.114 ns) = 6.502 ns; Loc. = LC_X23_Y7_N5; Fanout = 1; COMB Node = 'ALU181:inst17|Mux7~8'
        Info: 9: + IC(1.224 ns) + CELL(0.442 ns) = 8.168 ns; Loc. = LC_X24_Y11_N2; Fanout = 1; COMB Node = 'ALU181:inst17|Mux7~13'
        Info: 10: + IC(0.436 ns) + CELL(0.292 ns) = 8.896 ns; Loc. = LC_X24_Y11_N1; Fanout = 3; COMB Node = 'ALU181:inst17|Mux7~19'
        Info: 11: + IC(0.416 ns) + CELL(0.114 ns) = 9.426 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33'
        Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 9.722 ns; Loc. = LC_X24_Y11_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61'
        Info: 13: + IC(2.672 ns) + CELL(0.590 ns) = 12.984 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3'
        Info: 14: + IC(1.105 ns) + CELL(0.114 ns) = 14.203 ns; Loc. = LC_X19_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7'
        Info: 15: + IC(0.435 ns) + CELL(0.114 ns) = 14.752 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10'
        Info: 16: + IC(2.158 ns) + CELL(0.442 ns) = 17.352 ns; Loc. = LC_X19_Y15_N4; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4'
        Info: 17: + IC(0.412 ns) + CELL(0.442 ns) = 18.206 ns; Loc. = LC_X19_Y15_N1; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5'
        Info: 18: + IC(1.827 ns) + CELL(0.442 ns) = 20.475 ns; Loc. = LC_X26_Y16_N3; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8'
        Info: 19: + IC(1.589 ns) + CELL(0.292 ns) = 22.356 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11'
        Info: 20: + IC(2.589 ns) + CELL(2.108 ns) = 27.053 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'P1_0'
        Info: Total cell delay = 7.772 ns ( 28.73 % )
        Info: Total interconnect delay = 19.281 ns ( 71.27 % )
Info: Longest tpd from source pin "IN[1]" to destination pin "P1_0" is 30.035 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; PIN Node = 'IN[1]'
    Info: 2: + IC(7.861 ns) + CELL(0.292 ns) = 9.622 ns; Loc. = LC_X19_Y11_N9; Fanout = 1; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~31'
    Info: 3: + IC(0.422 ns) + CELL(0.590 ns) = 10.634 ns; Loc. = LC_X19_Y11_N6; Fanout = 1; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~32'
    Info: 4: + IC(1.482 ns) + CELL(0.292 ns) = 12.408 ns; Loc. = LC_X24_Y11_N3; Fanout = 2; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~33'
    Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 12.704 ns; Loc. = LC_X24_Y11_N4; Fanout = 11; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[1]~61'
    Info: 6: + IC(2.672 ns) + CELL(0.590 ns) = 15.966 ns; Loc. = LC_X19_Y11_N8; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs223w[2]~3'
    Info: 7: + IC(1.105 ns) + CELL(0.114 ns) = 17.185 ns; Loc. = LC_X19_Y11_N0; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~7'
    Info: 8: + IC(0.435 ns) + CELL(0.114 ns) = 17.734 ns; Loc. = LC_X19_Y11_N7; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:127|mux_4hc:auto_generated|w_mux_outputs216w[0]~10'
    Info: 9: + IC(2.158 ns) + CELL(0.442 ns) = 20.334 ns; Loc. = LC_X19_Y15_N4; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~4'
    Info: 10: + IC(0.412 ns) + CELL(0.442 ns) = 21.188 ns; Loc. = LC_X19_Y15_N1; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~5'
    Info: 11: + IC(1.827 ns) + CELL(0.442 ns) = 23.457 ns; Loc. = LC_X26_Y16_N3; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~8'
    Info: 12: + IC(1.589 ns) + CELL(0.292 ns) = 25.338 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'dsplay:inst11|dsp:48|lpm_mux:131|mux_bfc:auto_generated|result_node[0]~11'
    Info: 13: + IC(2.589 ns) + CELL(2.108 ns) = 30.035 ns; Loc. = PIN_218; Fanout = 0; PIN Node = 'P1_0'
    Info: Total cell delay = 7.301 ns ( 24.31 % )
    Info: Total interconnect delay = 22.734 ns ( 75.69 % )
Info: th for register "pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]" (data pin = "IN[5]", clock pin = "CLK") is 15.387 ns
    Info: + Longest clock path from clock "CLK" to destination register is 27.637 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 18; CLK Node = 'CLK'
        Info: 2: + IC(0.729 ns) + CELL(0.935 ns) = 3.133 ns; Loc. = LC_X23_Y6_N4; Fanout = 16; REG Node = 'STEP4:inst10|SCHKT:inst1|Q[4]'
        Info: 3: + IC(1.607 ns) + CELL(0.442 ns) = 5.182 ns; Loc. = LC_X19_Y9_N1; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~24'
        Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 5.478 ns; Loc. = LC_X19_Y9_N2; Fanout = 1; COMB Node = 'STEP4:inst10|SCHKT:inst1|A1~22'
        Info: 5: + IC(0.460 ns) + CELL(0.935 ns) = 6.873 ns; Loc. = LC_X19_Y9_N6; Fanout = 9; REG Node = 'STEP4:inst10|SCHKT:inst1|ENA'
        Info: 6: + IC(0.550 ns) + CELL(0.114 ns) = 7.537 ns; Loc. = LC_X19_Y9_N4; Fanout = 88; COMB Node = 'STEP4:inst10|inst11'
        Info: 7: + IC(4.684 ns) + CELL(1.372 ns) = 13.593 ns; Loc. = M4K_X17_Y10; Fanout = 18; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|ram_block3a15~porta_address_reg5'
        Info: 8: + IC(0.000 ns) + CELL(4.308 ns) = 17.901 ns; Loc. = M4K_X17_Y10; Fanout = 8; MEM Node = 'lpm_rom0:inst43|altsyncram:altsyncram_component|altsyncram_7j51:auto_generated|altsyncram_u272:altsyncram1|q_a[12]'
        Info: 9: + IC(1.208 ns) + CELL(0.590 ns) = 19.699 ns; Loc. = LC_X15_Y10_N4; Fanout = 8; COMB Node = 'inst35'
        Info: 10: + IC(4.849 ns) + CELL(0.292 ns) = 24.840 ns; Loc. = LC_X19_Y12_N8; Fanout = 6; REG Node = 'lpm_latch0:inst13|lpm_latch:lpm_latch_component|latches[0]'
        Info: 11: + IC(0.473 ns) + CELL(0.292 ns) = 25.605 ns; Loc. = LC_X19_Y12_N6; Fanout = 8; COMB Node = 'pccounter:inst23|inst6~0'
        Info: 12: + IC(1.590 ns) + CELL(0.442 ns) = 27.637 ns; Loc. = LC_X20_Y9_N8; Fanout = 3; REG Node = 'pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 11.305 ns ( 40.91 % )
        Info: Total interconnect delay = 16.332 ns ( 59.09 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 12.250 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'IN[5]'
        Info: 2: + IC(7.322 ns) + CELL(0.590 ns) = 9.381 ns; Loc. = LC_X19_Y14_N0; Fanout = 1; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~47'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.677 ns; Loc. = LC_X19_Y14_N1; Fanout = 1; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~48'
        Info: 4: + IC(1.689 ns) + CELL(0.292 ns) = 11.658 ns; Loc. = LC_X20_Y9_N6; Fanout = 2; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~49'
        Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 11.954 ns; Loc. = LC_X20_Y9_N7; Fanout = 11; COMB Node = 'lpm_bustri1:inst32|lpm_bustri:lpm_bustri_component|dout[5]~65'
        Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 12.250 ns; Loc. = LC_X20_Y9_N8; Fanout = 3; REG Node = 'pccounter:inst23|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 2.693 ns ( 21.98 % )
        Info: Total interconnect delay = 9.557 ns ( 78.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Sun Dec 15 14:37:34 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


