@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_3.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_2.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_1.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_0.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_3.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_2.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_1.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\seq_control.v":57:1:57:4|ROM seq_control_0.smg_1[7:0] (in view: work.top_seq2(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT246 :"d:\baidunetdiskdownload\runber_gowin_board_sourse\course_prj\course10_seg2\seg_2\src\pll\pll.v":21:4:21:11|Blackbox PLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock pll|clkout_inferred_clock with period 10.00ns. Please declare a user-defined clock on net pll.clk_12m.
