Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Oct 22 14:46:36 2017
| Host         : gameslab-dev running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gameslab_wrapper_timing_summary_routed.rpt -rpx gameslab_wrapper_timing_summary_routed.rpx
| Design       : gameslab_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.727      -50.373                     26                 2558        0.040        0.000                      0                 2558        3.750        0.000                       0                  1091  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 15.625}     31.250          32.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.226        0.000                      0                 1975        0.057        0.000                      0                 1975        3.750        0.000                       0                   967  
clk_fpga_1         23.166        0.000                      0                  178        0.140        0.000                      0                  178       15.125        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         -2.727      -23.375                     12                   12        0.040        0.000                      0                   12  
clk_fpga_0    clk_fpga_1         -1.999      -22.692                     12                   12        0.091        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.654        0.000                      0                  261        0.329        0.000                      0                  261  
**async_default**  clk_fpga_0         clk_fpga_1              -2.153       -4.306                      2                    2        0.222        0.000                      0                    2  
**async_default**  clk_fpga_1         clk_fpga_1              27.251        0.000                      0                  118        0.382        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 2.101ns (28.082%)  route 5.381ns (71.918%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.671ns = ( 12.671 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.703     3.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.478     3.489 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/Q
                         net (fo=2, routed)           1.985     5.474    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_pushPtrGray_reg[10][6]
    SLICE_X4Y67          LUT6 (Prop_lut6_I2_O)        0.296     5.770 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_full0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.770    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_12
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     6.088 f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_full0_carry/CO[2]
                         net (fo=1, routed)           0.563     6.651    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/CO[0]
    SLICE_X4Y70          LUT5 (Prop_lut5_I4_O)        0.310     6.961 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/m00_axi_rready_INST_0/O
                         net (fo=10, routed)          0.751     7.712    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.119     7.831 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__0/O
                         net (fo=13, routed)          0.729     8.560    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.332     8.892 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.263     9.155    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_5_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.124     9.279 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3/O
                         net (fo=1, routed)           0.494     9.773    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_3_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.124     9.897 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.596    10.493    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_full_fb_i_reg
    SLICE_X6Y75          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.479    12.671    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y75          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X6Y75          FDPE (Setup_fdpe_C_D)       -0.028    12.719    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 2.533ns (34.014%)  route 4.914ns (65.986%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.703     3.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.478     3.489 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/Q
                         net (fo=2, routed)           1.985     5.474    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_pushPtrGray_reg[10][6]
    SLICE_X4Y67          LUT6 (Prop_lut6_I2_O)        0.296     5.770 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_full0_carry_i_1/O
                         net (fo=1, routed)           0.000     5.770    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_12
    SLICE_X4Y67          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     6.088 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_full0_carry/CO[2]
                         net (fo=1, routed)           0.563     6.651    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/CO[0]
    SLICE_X4Y70          LUT5 (Prop_lut5_I4_O)        0.310     6.961 f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/m00_axi_rready_INST_0/O
                         net (fo=10, routed)          0.751     7.712    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.119     7.831 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_3__0/O
                         net (fo=13, routed)          0.751     8.582    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/rd_en
    SLICE_X4Y76          LUT5 (Prop_lut5_I4_O)        0.361     8.943 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[4]_i_2__0/O
                         net (fo=5, routed)           0.430     9.374    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[4]_i_2__0_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I2_O)        0.325     9.699 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[5]_i_3__0/O
                         net (fo=1, routed)           0.433    10.132    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[5]_i_3__0_n_0
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.326    10.458 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth[5]_i_2__0/O
                         net (fo=1, routed)           0.000    10.458    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_3
    SLICE_X5Y75          FDRE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.524    12.716    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X5Y75          FDRE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[5]/C
                         clock pessimism              0.230    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.031    12.823    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/cmd_depth_reg[5]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 2.725ns (37.775%)  route 4.489ns (62.225%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.767 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.767    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.881    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.215 f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__1/O[1]
                         net (fo=3, routed)           0.929     8.143    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[9]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.329     8.472 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_i_3/O
                         net (fo=3, routed)           0.592     9.064    gameslab_i/gslcd_0/inst/gslcd_impl/dma/pushCC_pushPtr_value_reg[7]_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.328     9.392 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[2]_i_4/O
                         net (fo=3, routed)           0.711    10.103    gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[2]_i_4_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I4_O)        0.124    10.227 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.227    gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[2]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.535    12.727    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[2]/C
                         clock pessimism              0.267    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.031    12.871    gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 2.725ns (38.118%)  route 4.424ns (61.882%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.767 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/CO[3]
                         net (fo=1, routed)           0.000     6.767    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.881 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.881    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__0_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.215 f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry__1/O[1]
                         net (fo=3, routed)           0.929     8.143    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[9]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.329     8.472 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_i_3/O
                         net (fo=3, routed)           0.592     9.064    gameslab_i/gslcd_0/inst/gslcd_impl/dma/pushCC_pushPtr_value_reg[7]_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.328     9.392 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[2]_i_4/O
                         net (fo=3, routed)           0.646    10.038    gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[2]_i_4_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I4_O)        0.124    10.162 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.162    gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg[1]_i_1_n_0
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.535    12.727    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[1]/C
                         clock pessimism              0.267    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)        0.029    12.869    gameslab_i/gslcd_0/inst/gslcd_impl/dma/FSM_sequential_fsm_stateReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.061ns (30.014%)  route 4.806ns (69.986%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.782 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/O[2]
                         net (fo=1, routed)           0.961     7.742    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.302     8.044 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.471     8.515    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.456     9.095    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.219 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.661     9.880    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.537    12.729    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[11]/C
                         clock pessimism              0.267    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X3Y62          FDCE (Setup_fdce_C_CE)      -0.205    12.637    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.061ns (30.014%)  route 4.806ns (69.986%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.782 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/O[2]
                         net (fo=1, routed)           0.961     7.742    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.302     8.044 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.471     8.515    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.456     9.095    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.219 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.661     9.880    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.537    12.729    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[12]/C
                         clock pessimism              0.267    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X3Y62          FDCE (Setup_fdce_C_CE)      -0.205    12.637    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.061ns (30.014%)  route 4.806ns (69.986%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.782 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/O[2]
                         net (fo=1, routed)           0.961     7.742    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.302     8.044 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.471     8.515    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.456     9.095    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.219 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.661     9.880    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.537    12.729    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[13]/C
                         clock pessimism              0.267    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X3Y62          FDCE (Setup_fdce_C_CE)      -0.205    12.637    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.061ns (30.014%)  route 4.806ns (69.986%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.782 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/O[2]
                         net (fo=1, routed)           0.961     7.742    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.302     8.044 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.471     8.515    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.456     9.095    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.219 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.661     9.880    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.537    12.729    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X3Y62          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]/C
                         clock pessimism              0.267    12.996    
                         clock uncertainty           -0.154    12.842    
    SLICE_X3Y62          FDCE (Setup_fdce_C_CE)      -0.205    12.637    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.061ns (30.013%)  route 4.806ns (69.987%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.782 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/O[2]
                         net (fo=1, routed)           0.961     7.742    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.302     8.044 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.471     8.515    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.456     9.095    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.219 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.661     9.880    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.538    12.730    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]/C
                         clock pessimism              0.267    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205    12.638    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.061ns (30.013%)  route 4.806ns (69.987%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.705     3.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X3Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.419     3.432 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_1_reg[9]/Q
                         net (fo=6, routed)           1.409     4.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/pushCC_popPtrGray[9]
    SLICE_X6Y67          LUT6 (Prop_lut6_I3_O)        0.297     5.138 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5/O
                         net (fo=6, routed)           0.560     5.699    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_5_n_0
    SLICE_X4Y66          LUT3 (Prop_lut3_I0_O)        0.124     5.823 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6/O
                         net (fo=1, routed)           0.288     6.111    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_6_n_0
    SLICE_X3Y66          LUT5 (Prop_lut5_I1_O)        0.124     6.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/_21_carry_i_4/O
                         net (fo=1, routed)           0.000     6.235    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5_n_29
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.782 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_21_carry/O[2]
                         net (fo=1, routed)           0.961     7.742    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/fifo_io_pushOccupancy[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.302     8.044 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_7/O
                         net (fo=4, routed)           0.471     8.515    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/validReg_reg_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/addrReg[31]_i_5/O
                         net (fo=3, routed)           0.456     9.095    gameslab_i/gslcd_0/inst/gslcd_impl/dma/_29
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.124     9.219 r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg[31]_i_1/O
                         net (fo=32, routed)          0.661     9.880    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.538    12.730    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aclk
    SLICE_X3Y61          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[7]/C
                         clock pessimism              0.267    12.997    
                         clock uncertainty           -0.154    12.843    
    SLICE_X3Y61          FDCE (Setup_fdce_C_CE)      -0.205    12.638    gameslab_i/gslcd_0/inst/gslcd_impl/dma/addrReg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.564     0.905    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X7Y38          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.116     1.162    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X6Y40          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.833     1.203    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X6Y40          SRLC32E                                      r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X6Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMD32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMS32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMS32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.558     0.899    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y82          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=10, routed)          0.263     1.303    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD1
    SLICE_X8Y82          RAMS32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X8Y82          RAMS32                                       r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X8Y82          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.241    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.072%)  route 0.235ns (52.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.584     0.925    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.235     1.324    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0
    SLICE_X2Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.369 r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.369    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X2Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.854     1.224    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14   gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y72    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y72    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y73    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y73    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y72    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y74    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y74    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y74    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y74    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y77    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       23.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.166ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.401ns (34.841%)  route 4.490ns (65.159%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.619 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[0]
                         net (fo=3, routed)           1.241     9.860    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[4]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.737    33.026    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.026    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                 23.166    

Slack (MET) :             23.257ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 2.843ns (37.486%)  route 4.741ns (62.514%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.517 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.517    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.736 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_1/O[0]
                         net (fo=3, routed)           1.492    10.228    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[8]
    SLICE_X5Y66          LUT2 (Prop_lut2_I0_O)        0.325    10.553 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray[7]_i_1/O
                         net (fo=1, routed)           0.000    10.553    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_26[7]
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                         clock pessimism              0.230    34.206    
                         clock uncertainty           -0.470    33.736    
    SLICE_X5Y66          FDCE (Setup_fdce_C_D)        0.075    33.811    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]
  -------------------------------------------------------------------
                         required time                         33.811    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                 23.257    

Slack (MET) :             23.531ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.497ns (38.330%)  route 4.018ns (61.670%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.715 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[3]
                         net (fo=3, routed)           0.768     9.484    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[7]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.749    33.014    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.014    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 23.531    

Slack (MET) :             23.536ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 2.505ns (38.481%)  route 4.005ns (61.519%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.723 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[1]
                         net (fo=3, routed)           0.756     9.479    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[5]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.748    33.015    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.015    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                 23.536    

Slack (MET) :             23.551ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 2.622ns (40.366%)  route 3.874ns (59.634%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.517 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.517    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.840 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_1/O[1]
                         net (fo=3, routed)           0.624     9.465    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[9]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.748    33.015    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.015    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                 23.551    

Slack (MET) :             23.628ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.421ns (37.689%)  route 4.003ns (62.311%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.639 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[2]
                         net (fo=3, routed)           0.753     9.393    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[6]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.743    33.020    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                 23.628    

Slack (MET) :             23.637ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 2.804ns (39.157%)  route 4.357ns (60.843%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.715 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/O[3]
                         net (fo=3, routed)           1.108     9.823    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[7]
    SLICE_X5Y66          LUT2 (Prop_lut2_I0_O)        0.307    10.130 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray[6]_i_1/O
                         net (fo=1, routed)           0.000    10.130    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_26[6]
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
                         clock pessimism              0.230    34.206    
                         clock uncertainty           -0.470    33.736    
    SLICE_X5Y66          FDCE (Setup_fdce_C_D)        0.031    33.767    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]
  -------------------------------------------------------------------
                         required time                         33.767    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                 23.637    

Slack (MET) :             23.671ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.213ns (34.685%)  route 4.167ns (65.315%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     8.431 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/O[2]
                         net (fo=3, routed)           0.918     9.349    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[2]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.743    33.020    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.020    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 23.671    

Slack (MET) :             23.680ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 2.518ns (39.483%)  route 3.859ns (60.517%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 33.968 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.517 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.517    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.736 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_1/O[0]
                         net (fo=3, routed)           0.610     9.346    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[8]
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.526    33.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    RAMB36_X0Y14         RAMB36E1                                     r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    34.233    
                         clock uncertainty           -0.470    33.763    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.737    33.026    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg
  -------------------------------------------------------------------
                         required time                         33.026    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                 23.680    

Slack (MET) :             23.730ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 2.871ns (40.391%)  route 4.237ns (59.609%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661     2.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.518     3.487 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           2.236     5.723    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/Q[2]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     5.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/popCC_empty_carry_i_4/O
                         net (fo=1, routed)           0.000     5.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6_n_3
    SLICE_X4Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.360 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry/CO[3]
                         net (fo=1, routed)           0.000     6.360    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.579 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_empty_carry__0/O[0]
                         net (fo=9, routed)           1.013     7.592    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/fifo_io_pop_valid
    SLICE_X8Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.887 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14/O
                         net (fo=1, routed)           0.000     7.887    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_14_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.400 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.400    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_3_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.517 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.517    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_2_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.756 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg_i_1/O[2]
                         net (fo=2, routed)           0.988     9.744    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_36_1[10]
    SLICE_X8Y68          LUT2 (Prop_lut2_I0_O)        0.333    10.077 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray[9]_i_1/O
                         net (fo=1, routed)           0.000    10.077    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/_26[9]
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X8Y68          FDCE (Setup_fdce_C_D)        0.118    33.807    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]
  -------------------------------------------------------------------
                         required time                         33.807    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 23.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.554     0.895    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X9Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[41]/Q
                         net (fo=1, routed)           0.087     1.123    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[17]
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.168 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[17]_i_1/O
                         net (fo=1, routed)           0.000     1.168    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[17]_i_1_n_0
    SLICE_X8Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.820     1.190    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X8Y72          FDCE (Hold_fdce_C_D)         0.120     1.028    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.554     0.895    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X9Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[43]/Q
                         net (fo=1, routed)           0.110     1.146    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[19]
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.191 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[19]_i_1/O
                         net (fo=1, routed)           0.000     1.191    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[19]_i_1_n_0
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.818     1.188    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X8Y73          FDCE (Hold_fdce_C_D)         0.121     1.027    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.554     0.895    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[36]/Q
                         net (fo=1, routed)           0.140     1.176    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[12]
    SLICE_X6Y71          LUT5 (Prop_lut5_I2_O)        0.045     1.221 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[12]_i_1/O
                         net (fo=1, routed)           0.000     1.221    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[12]_i_1_n_0
    SLICE_X6Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.821     1.191    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X6Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[12]/C
                         clock pessimism             -0.283     0.908    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.120     1.028    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.555%)  route 0.161ns (46.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.552     0.893    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.034 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/Q
                         net (fo=1, routed)           0.161     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[11]
    SLICE_X8Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.240 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[11]_i_1/O
                         net (fo=1, routed)           0.000     1.240    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[11]_i_1_n_0
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.818     1.188    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[11]/C
                         clock pessimism             -0.263     0.925    
    SLICE_X8Y73          FDCE (Hold_fdce_C_D)         0.120     1.045    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.116%)  route 0.171ns (47.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.552     0.893    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.034 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/Q
                         net (fo=1, routed)           0.171     1.204    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[15]
    SLICE_X8Y73          LUT5 (Prop_lut5_I2_O)        0.045     1.249 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[15]_i_1/O
                         net (fo=1, routed)           0.000     1.249    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[15]_i_1_n_0
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.818     1.188    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]/C
                         clock pessimism             -0.263     0.925    
    SLICE_X8Y73          FDCE (Hold_fdce_C_D)         0.121     1.046    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.046%)  route 0.158ns (45.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.559     0.900    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X11Y66         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.141     1.041 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[9]/Q
                         net (fo=6, routed)           0.158     1.199    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg_n_0_[9]
    SLICE_X12Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.244 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line[0]_i_1/O
                         net (fo=1, routed)           0.000     1.244    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/p_1_in[0]
    SLICE_X12Y67         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y67         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X12Y67         FDCE (Hold_fdce_C_D)         0.121     1.034    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.361%)  route 0.183ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.554     0.895    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[38]/Q
                         net (fo=1, routed)           0.183     1.219    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[14]
    SLICE_X10Y70         LUT5 (Prop_lut5_I2_O)        0.045     1.264 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.264    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[14]_i_1_n_0
    SLICE_X10Y70         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.822     1.192    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X10Y70         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[14]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X10Y70         FDCE (Hold_fdce_C_D)         0.120     1.049    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.554     0.895    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X9Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDCE (Prop_fdce_C_Q)         0.141     1.036 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/Q
                         net (fo=1, routed)           0.137     1.173    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[21]
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.218 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[21]_i_1/O
                         net (fo=1, routed)           0.000     1.218    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[21]_i_1_n_0
    SLICE_X9Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.818     1.188    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X9Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[21]/C
                         clock pessimism             -0.282     0.906    
    SLICE_X9Y73          FDCE (Hold_fdce_C_D)         0.092     0.998    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.165%)  route 0.150ns (41.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y67         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/Q
                         net (fo=11, routed)          0.150     1.213    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg_n_0_[0]
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.045     1.258 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line[4]_i_1/O
                         net (fo=1, routed)           0.000     1.258    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/p_1_in[4]
    SLICE_X12Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/C
                         clock pessimism             -0.282     0.912    
    SLICE_X12Y68         FDCE (Hold_fdce_C_D)         0.121     1.033    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.313%)  route 0.183ns (46.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.552     0.893    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X6Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.164     1.057 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[27]/Q
                         net (fo=1, routed)           0.183     1.240    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/p_0_in[3]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.045     1.285 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.285    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp[3]_i_1_n_0
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.818     1.188    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X8Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[3]/C
                         clock pessimism             -0.263     0.925    
    SLICE_X8Y73          FDCE (Hold_fdce_C_D)         0.121     1.046    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         31.250      28.674     RAMB36_X0Y14   gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y1  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X8Y70    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[44]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X9Y72    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X8Y70    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[46]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X9Y72    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[47]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y70    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X9Y73    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X7Y69    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X6Y71    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y69    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y67   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y67   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y67   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y69   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X2Y67    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X5Y66    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X4Y66    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X4Y66    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X5Y66    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y72    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[45]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y72    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[47]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y70    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y73    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X9Y73    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X6Y71    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X7Y70    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X8Y72    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X11Y68   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X12Y68   gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -2.727ns,  Total Violation      -23.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.727ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        3.270ns  (logic 0.898ns (27.458%)  route 2.372ns (72.542%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 222.679 - 220.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 221.719 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661   221.719    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X10Y67         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDCE (Prop_fdce_C_Q)         0.478   222.197 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[3]/Q
                         net (fo=5, routed)           1.267   223.464    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel[3]
    SLICE_X10Y67         LUT6 (Prop_lut6_I5_O)        0.296   223.760 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_4/O
                         net (fo=1, routed)           1.105   224.866    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_4_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I5_O)        0.124   224.990 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_1/O
                         net (fo=1, routed)           0.000   224.990    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/pixelClockArea_timing_io_frameStart
    SLICE_X10Y68         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.487   222.679    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/s00_axi_aclk
    SLICE_X10Y68         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/C
                         clock pessimism              0.000   222.679    
                         clock uncertainty           -0.494   222.185    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.077   222.262    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                        222.262    
                         arrival time                        -224.990    
  -------------------------------------------------------------------
                         slack                                 -2.727    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.251ns  (logic 0.478ns (21.234%)  route 1.773ns (78.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 222.679 - 220.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 221.717 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.659   221.717    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.478   222.195 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/Q
                         net (fo=2, routed)           1.773   223.968    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][9]
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.487   222.679    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/C
                         clock pessimism              0.000   222.679    
                         clock uncertainty           -0.494   222.185    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.236   221.949    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                        221.949    
                         arrival time                        -223.968    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.273ns  (logic 0.478ns (21.027%)  route 1.795ns (78.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 222.678 - 220.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 221.716 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.658   221.716    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.478   222.194 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[1]/Q
                         net (fo=2, routed)           1.795   223.989    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][1]
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.486   222.678    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]/C
                         clock pessimism              0.000   222.678    
                         clock uncertainty           -0.494   222.184    
    SLICE_X6Y68          FDCE (Setup_fdce_C_D)       -0.184   222.000    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                        222.000    
                         arrival time                        -223.989    
  -------------------------------------------------------------------
                         slack                                 -1.989    

Slack (VIOLATED) :        -1.981ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.408ns  (logic 0.456ns (18.940%)  route 1.952ns (81.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 222.727 - 220.000 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 221.767 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.709   221.767    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456   222.223 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/Q
                         net (fo=2, routed)           1.952   224.175    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][6]
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.535   222.727    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/C
                         clock pessimism              0.000   222.727    
                         clock uncertainty           -0.494   222.233    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.040   222.193    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]
  -------------------------------------------------------------------
                         required time                        222.193    
                         arrival time                        -224.175    
  -------------------------------------------------------------------
                         slack                                 -1.981    

Slack (VIOLATED) :        -1.977ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.223ns  (logic 0.419ns (18.847%)  route 1.804ns (81.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 222.727 - 220.000 ) 
    Source Clock Delay      (SCD):    3.017ns = ( 221.767 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.709   221.767    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.419   222.186 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           1.804   223.990    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][7]
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.535   222.727    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/C
                         clock pessimism              0.000   222.727    
                         clock uncertainty           -0.494   222.233    
    SLICE_X5Y65          FDCE (Setup_fdce_C_D)       -0.220   222.013    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]
  -------------------------------------------------------------------
                         required time                        222.013    
                         arrival time                        -223.990    
  -------------------------------------------------------------------
                         slack                                 -1.977    

Slack (VIOLATED) :        -1.941ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.351ns  (logic 0.518ns (22.032%)  route 1.833ns (77.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 222.679 - 220.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 221.717 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.659   221.717    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.518   222.235 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/Q
                         net (fo=2, routed)           1.833   224.068    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][8]
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.487   222.679    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/C
                         clock pessimism              0.000   222.679    
                         clock uncertainty           -0.494   222.185    
    SLICE_X9Y68          FDCE (Setup_fdce_C_D)       -0.058   222.127    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                        222.127    
                         arrival time                        -224.068    
  -------------------------------------------------------------------
                         slack                                 -1.941    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.366ns  (logic 0.456ns (19.273%)  route 1.910ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 222.682 - 220.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 221.719 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661   221.719    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X9Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.456   222.175 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/Q
                         net (fo=2, routed)           1.910   224.085    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][10]
    SLICE_X9Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.490   222.682    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X9Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/C
                         clock pessimism              0.000   222.682    
                         clock uncertainty           -0.494   222.188    
    SLICE_X9Y66          FDCE (Setup_fdce_C_D)       -0.040   222.148    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]
  -------------------------------------------------------------------
                         required time                        222.148    
                         arrival time                        -224.085    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.849ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.099ns  (logic 0.478ns (22.775%)  route 1.621ns (77.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 222.680 - 220.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 221.719 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661   221.719    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.478   222.197 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/Q
                         net (fo=2, routed)           1.621   223.818    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][5]
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.488   222.680    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/C
                         clock pessimism              0.000   222.680    
                         clock uncertainty           -0.494   222.186    
    SLICE_X7Y67          FDCE (Setup_fdce_C_D)       -0.217   221.969    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                        221.969    
                         arrival time                        -223.818    
  -------------------------------------------------------------------
                         slack                                 -1.849    

Slack (VIOLATED) :        -1.829ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.082ns  (logic 0.478ns (22.962%)  route 1.604ns (77.038%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 222.680 - 220.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 221.719 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.661   221.719    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.478   222.197 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/Q
                         net (fo=2, routed)           1.604   223.801    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][3]
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.488   222.680    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/C
                         clock pessimism              0.000   222.680    
                         clock uncertainty           -0.494   222.186    
    SLICE_X7Y67          FDCE (Setup_fdce_C_D)       -0.214   221.972    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                        221.972    
                         arrival time                        -223.801    
  -------------------------------------------------------------------
                         slack                                 -1.829    

Slack (VIOLATED) :        -1.749ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 rise@220.000ns - clk_fpga_1 rise@218.750ns)
  Data Path Delay:        2.201ns  (logic 0.518ns (23.535%)  route 1.683ns (76.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 222.678 - 220.000 ) 
    Source Clock Delay      (SCD):    2.966ns = ( 221.716 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                    218.750   218.750 r  
    PS7_X0Y0             PS7                          0.000   218.750 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   219.957    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.058 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.658   221.716    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y69          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.518   222.234 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[0]/Q
                         net (fo=2, routed)           1.683   223.917    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][0]
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    220.000   220.000 r  
    PS7_X0Y0             PS7                          0.000   220.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   221.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   221.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.486   222.678    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X6Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]/C
                         clock pessimism              0.000   222.678    
                         clock uncertainty           -0.494   222.184    
    SLICE_X6Y68          FDCE (Setup_fdce_C_D)       -0.016   222.168    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                        222.168    
                         arrival time                        -223.917    
  -------------------------------------------------------------------
                         slack                                 -1.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.291ns (30.637%)  route 0.659ns (69.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.557     0.898    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDCE (Prop_fdce_C_Q)         0.148     1.046 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]/Q
                         net (fo=7, routed)           0.310     1.355    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg_n_0_[6]
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.098     1.453 f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_2/O
                         net (fo=1, routed)           0.349     1.802    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_0_i_1/O
                         net (fo=1, routed)           0.000     1.847    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/pixelClockArea_timing_io_frameStart
    SLICE_X10Y68         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/s00_axi_aclk
    SLICE_X10Y68         FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.494     1.688    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.120     1.808    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_7/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.164ns (17.278%)  route 0.785ns (82.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.557     0.898    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.164     1.062 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[8]/Q
                         net (fo=2, routed)           0.785     1.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][8]
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.494     1.688    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.072     1.760    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.128ns (13.791%)  route 0.800ns (86.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.578     0.919    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.128     1.047 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/Q
                         net (fo=2, routed)           0.800     1.847    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][7]
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.846     1.216    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.494     1.710    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.022     1.732    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.894%)  route 0.807ns (83.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.164     1.063 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[2]/Q
                         net (fo=2, routed)           0.807     1.869    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][2]
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.494     1.689    
    SLICE_X7Y67          FDCE (Hold_fdce_C_D)         0.047     1.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.148ns (15.710%)  route 0.794ns (84.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.557     0.898    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X8Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[9]/Q
                         net (fo=2, routed)           0.794     1.840    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][9]
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.824     1.194    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X9Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]/C
                         clock pessimism              0.000     1.194    
                         clock uncertainty            0.494     1.688    
    SLICE_X9Y68          FDCE (Hold_fdce_C_D)         0.018     1.706    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.148ns (15.567%)  route 0.803ns (84.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.148     1.047 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[3]/Q
                         net (fo=2, routed)           0.803     1.849    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][3]
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.494     1.689    
    SLICE_X7Y67          FDCE (Hold_fdce_C_D)         0.023     1.712    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.947%)  route 0.870ns (86.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X9Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDCE (Prop_fdce_C_Q)         0.141     1.040 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[10]/Q
                         net (fo=2, routed)           0.870     1.910    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][10]
    SLICE_X9Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.826     1.196    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X9Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.494     1.690    
    SLICE_X9Y66          FDCE (Hold_fdce_C_D)         0.078     1.768    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.884%)  route 0.875ns (86.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.578     0.919    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.141     1.060 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/Q
                         net (fo=2, routed)           0.875     1.934    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][6]
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.846     1.216    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]/C
                         clock pessimism              0.000     1.216    
                         clock uncertainty            0.494     1.710    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.078     1.788    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.148ns (15.340%)  route 0.817ns (84.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.148     1.047 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[5]/Q
                         net (fo=2, routed)           0.817     1.863    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][5]
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.494     1.689    
    SLICE_X7Y67          FDCE (Hold_fdce_C_D)         0.024     1.713    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.164ns (16.445%)  route 0.833ns (83.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.558     0.899    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X6Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDCE (Prop_fdce_C_Q)         0.164     1.063 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[4]/Q
                         net (fo=2, routed)           0.833     1.896    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/popCC_popPtrGray_reg[10][4]
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.825     1.195    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/s00_axi_aclk
    SLICE_X7Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.494     1.689    
    SLICE_X7Y67          FDCE (Hold_fdce_C_D)         0.047     1.736    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_5/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :           12  Failing Endpoints,  Worst Slack       -1.999ns,  Total Violation      -22.692ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.246ns  (logic 0.478ns (21.280%)  route 1.768ns (78.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 33.971 - 31.250 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.703    33.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.478    33.489 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[6]/Q
                         net (fo=2, routed)           1.768    35.257    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][6]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.529    33.971    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]/C
                         clock pessimism              0.000    33.971    
                         clock uncertainty           -0.494    33.477    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)       -0.219    33.258    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[6]
  -------------------------------------------------------------------
                         required time                         33.258    
                         arrival time                         -35.257    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.242ns  (logic 0.419ns (18.692%)  route 1.823ns (81.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 33.018 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.710    33.018    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.419    33.437 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/Q
                         net (fo=2, routed)           1.823    35.260    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][4]
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                         clock pessimism              0.000    33.976    
                         clock uncertainty           -0.494    33.482    
    SLICE_X5Y66          FDCE (Setup_fdce_C_D)       -0.213    33.269    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         33.269    
                         arrival time                         -35.260    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.963ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.220ns  (logic 0.419ns (18.871%)  route 1.801ns (81.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 33.971 - 31.250 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.700    33.008    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.419    33.427 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/Q
                         net (fo=2, routed)           1.801    35.228    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][8]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.529    33.971    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/C
                         clock pessimism              0.000    33.971    
                         clock uncertainty           -0.494    33.477    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)       -0.212    33.265    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                         33.265    
                         arrival time                         -35.228    
  -------------------------------------------------------------------
                         slack                                 -1.963    

Slack (VIOLATED) :        -1.917ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.341ns  (logic 0.456ns (19.477%)  route 1.885ns (80.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 33.975 - 31.250 ) 
    Source Clock Delay      (SCD):    3.014ns = ( 33.014 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.706    33.014    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X2Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.456    33.470 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/Q
                         net (fo=2, routed)           1.885    35.355    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][0]
    SLICE_X2Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.533    33.975    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
                         clock pessimism              0.000    33.975    
                         clock uncertainty           -0.494    33.481    
    SLICE_X2Y67          FDCE (Setup_fdce_C_D)       -0.043    33.438    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                         33.438    
                         arrival time                         -35.355    
  -------------------------------------------------------------------
                         slack                                 -1.917    

Slack (VIOLATED) :        -1.910ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.946%)  route 1.830ns (80.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 33.971 - 31.250 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 33.008 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.700    33.008    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456    33.464 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[7]/Q
                         net (fo=2, routed)           1.830    35.294    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][7]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.529    33.971    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]/C
                         clock pessimism              0.000    33.971    
                         clock uncertainty           -0.494    33.477    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)       -0.093    33.384    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[7]
  -------------------------------------------------------------------
                         required time                         33.384    
                         arrival time                         -35.294    
  -------------------------------------------------------------------
                         slack                                 -1.910    

Slack (VIOLATED) :        -1.897ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.180ns  (logic 0.419ns (19.219%)  route 1.761ns (80.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    3.014ns = ( 33.014 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.706    33.014    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.419    33.433 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/Q
                         net (fo=2, routed)           1.761    35.194    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][2]
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/C
                         clock pessimism              0.000    33.976    
                         clock uncertainty           -0.494    33.482    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)       -0.185    33.297    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         33.297    
                         arrival time                         -35.194    
  -------------------------------------------------------------------
                         slack                                 -1.897    

Slack (VIOLATED) :        -1.894ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.327ns  (logic 0.456ns (19.596%)  route 1.871ns (80.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    3.018ns = ( 33.018 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.710    33.018    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.456    33.474 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/Q
                         net (fo=2, routed)           1.871    35.345    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][3]
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                         clock pessimism              0.000    33.976    
                         clock uncertainty           -0.494    33.482    
    SLICE_X4Y66          FDCE (Setup_fdce_C_D)       -0.031    33.451    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         33.451    
                         arrival time                         -35.345    
  -------------------------------------------------------------------
                         slack                                 -1.894    

Slack (VIOLATED) :        -1.877ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.283ns  (logic 0.456ns (19.973%)  route 1.827ns (80.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 33.976 - 31.250 ) 
    Source Clock Delay      (SCD):    3.014ns = ( 33.014 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.706    33.014    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.456    33.470 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/Q
                         net (fo=2, routed)           1.827    35.297    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][1]
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.534    33.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
                         clock pessimism              0.000    33.976    
                         clock uncertainty           -0.494    33.482    
    SLICE_X5Y66          FDCE (Setup_fdce_C_D)       -0.062    33.420    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         33.420    
                         arrival time                         -35.297    
  -------------------------------------------------------------------
                         slack                                 -1.877    

Slack (VIOLATED) :        -1.868ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.241ns  (logic 0.518ns (23.116%)  route 1.723ns (76.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 33.971 - 31.250 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.703    33.011    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.518    33.529 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/Q
                         net (fo=2, routed)           1.723    35.252    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][5]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.529    33.971    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/C
                         clock pessimism              0.000    33.971    
                         clock uncertainty           -0.494    33.477    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)       -0.093    33.384    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                         33.384    
                         arrival time                         -35.252    
  -------------------------------------------------------------------
                         slack                                 -1.868    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.261ns  (logic 0.456ns (20.172%)  route 1.805ns (79.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 33.971 - 31.250 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 33.012 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.704    33.012    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X2Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.456    33.468 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/Q
                         net (fo=2, routed)           1.805    35.273    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][9]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.529    33.971    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/C
                         clock pessimism              0.000    33.971    
                         clock uncertainty           -0.494    33.477    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)       -0.062    33.415    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         33.415    
                         arrival time                         -35.273    
  -------------------------------------------------------------------
                         slack                                 -1.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.726%)  route 0.817ns (85.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.573     0.914    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     1.055 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[10]/Q
                         net (fo=2, routed)           0.817     1.871    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][10]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.840     1.210    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.494     1.704    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.076     1.780    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.285%)  route 0.846ns (85.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     1.061 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[3]/Q
                         net (fo=2, routed)           0.846     1.907    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][3]
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.494     1.709    
    SLICE_X4Y66          FDCE (Hold_fdce_C_D)         0.059     1.768    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.929%)  route 0.871ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.576     0.917    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X2Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.141     1.058 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[0]/Q
                         net (fo=2, routed)           0.871     1.929    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][0]
    SLICE_X2Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.844     1.214    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y67          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.494     1.708    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.076     1.784    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.140%)  route 0.846ns (86.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.576     0.917    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.128     1.045 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[2]/Q
                         net (fo=2, routed)           0.846     1.891    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][2]
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.494     1.709    
    SLICE_X4Y66          FDCE (Hold_fdce_C_D)         0.011     1.720    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.164ns (16.096%)  route 0.855ns (83.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.573     0.914    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X4Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.164     1.078 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[5]/Q
                         net (fo=2, routed)           0.855     1.932    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][5]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.840     1.210    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.494     1.704    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.047     1.751    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.128ns (12.796%)  route 0.872ns (87.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.573     0.914    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y72          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.128     1.042 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[8]/Q
                         net (fo=2, routed)           0.872     1.914    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][8]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.840     1.210    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.494     1.704    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.025     1.729    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.128ns (12.793%)  route 0.873ns (87.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.579     0.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y65          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.128     1.048 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[4]/Q
                         net (fo=2, routed)           0.873     1.920    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][4]
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.494     1.709    
    SLICE_X5Y66          FDCE (Hold_fdce_C_D)         0.025     1.734    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.141ns (13.435%)  route 0.909ns (86.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.574     0.915    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X2Y70          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.141     1.056 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[9]/Q
                         net (fo=2, routed)           0.909     1.964    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][9]
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.840     1.210    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X2Y71          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]/C
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.494     1.704    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.071     1.775    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/ctrlReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.141ns (13.483%)  route 0.905ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.567     0.908    gameslab_i/gslcd_0/inst/gslcd_impl/s00_axi_aclk
    SLICE_X9Y47          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/ctrlReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141     1.049 r  gameslab_i/gslcd_0/inst/gslcd_impl/ctrlReg_reg[0]/Q
                         net (fo=5, routed)           0.905     1.953    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/ctrlReg_reg[0]
    SLICE_X6Y48          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.835     1.205    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/LCD_PCLK
    SLICE_X6Y48          FDRE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.494     1.699    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.064     1.763    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_6/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.141ns (13.314%)  route 0.918ns (86.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.576     0.917    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/s00_axi_aclk
    SLICE_X5Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.141     1.058 r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/pushCC_pushPtrGray_reg[1]/Q
                         net (fo=2, routed)           0.918     1.976    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/pushCC_pushPtrGray_reg[10][1]
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
                         clock pessimism              0.000     1.215    
                         clock uncertainty            0.494     1.709    
    SLICE_X5Y66          FDCE (Hold_fdce_C_D)         0.071     1.780    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.296%)  route 4.137ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.937     7.733    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y75         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.480    12.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y75         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X10Y75         FDPE (Recov_fdpe_C_PRE)     -0.361    12.387    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.580ns (12.296%)  route 4.137ns (87.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.937     7.733    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y75         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.480    12.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y75         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X10Y75         FDPE (Recov_fdpe_C_PRE)     -0.319    12.429    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.580ns (13.583%)  route 3.690ns (86.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.490     7.286    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y73         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.482    12.674    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y73         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X10Y73         FDPE (Recov_fdpe_C_PRE)     -0.361    12.389    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.580ns (13.583%)  route 3.690ns (86.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.490     7.286    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y73         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.482    12.674    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y73         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X10Y73         FDPE (Recov_fdpe_C_PRE)     -0.361    12.389    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.580ns (13.583%)  route 3.690ns (86.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.490     7.286    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y73         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.482    12.674    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y73         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X10Y73         FDPE (Recov_fdpe_C_PRE)     -0.319    12.431    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.580ns (13.583%)  route 3.690ns (86.417%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.490     7.286    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X10Y73         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.482    12.674    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y73         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X10Y73         FDPE (Recov_fdpe_C_PRE)     -0.319    12.431    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.912%)  route 3.589ns (86.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.389     7.185    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y78         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.485    12.677    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y78         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X11Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    12.394    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.209ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.580ns (13.912%)  route 3.589ns (86.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.389     7.185    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y78         FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.485    12.677    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y78         FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.230    12.907    
                         clock uncertainty           -0.154    12.753    
    SLICE_X11Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    12.394    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.394    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  5.209    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.580ns (15.045%)  route 3.275ns (84.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.756     4.228    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124     4.352 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         2.519     6.871    gameslab_i/gslcd_0/inst/gslcd_impl/reset
    SLICE_X9Y41          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.506    12.698    gameslab_i/gslcd_0/inst/gslcd_impl/s00_axi_aclk
    SLICE_X9Y41          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg/C
                         clock pessimism              0.116    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X9Y41          FDCE (Recov_fdce_C_CLR)     -0.405    12.255    gameslab_i/gslcd_0/inst/gslcd_impl/slaveBusCtrl_readDataStage_valid_reg
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.580ns (15.017%)  route 3.282ns (84.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708     3.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456     3.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          2.200     5.672    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X4Y79          LUT1 (Prop_lut1_I0_O)        0.124     5.796 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=118, routed)         1.083     6.878    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y79          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.486    12.678    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y79          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.230    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X8Y79          FDPE (Recov_fdpe_C_PRE)     -0.361    12.393    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.393    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  5.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y78          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y78          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X8Y78          FDCE (Remov_fdce_C_CLR)     -0.067     0.842    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X8Y78          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y78          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X8Y78          FDCE (Remov_fdce_C_CLR)     -0.067     0.842    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X8Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X8Y78          FDPE (Remov_fdpe_C_PRE)     -0.071     0.838    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X8Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X8Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X8Y78          FDPE (Remov_fdpe_C_PRE)     -0.071     0.838    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y78          FDCE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y78          FDCE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X9Y78          FDCE (Remov_fdce_C_CLR)     -0.092     0.817    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X9Y78          FDPE (Remov_fdpe_C_PRE)     -0.095     0.814    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X9Y78          FDPE (Remov_fdpe_C_PRE)     -0.095     0.814    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X9Y78          FDPE (Remov_fdpe_C_PRE)     -0.095     0.814    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X9Y78          FDPE (Remov_fdpe_C_PRE)     -0.095     0.814    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.070%)  route 0.135ns (48.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.554     0.895    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y77          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.135     1.171    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X9Y78          FDPE                                         f  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.821     1.191    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y78          FDPE                                         r  gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.282     0.909    
    SLICE_X9Y78          FDPE (Remov_fdpe_C_PRE)     -0.095     0.814    gameslab_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            2  Failing Endpoints,  Worst Slack       -2.153ns,  Total Violation       -4.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.153ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.671%)  route 1.679ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 33.975 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 33.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708    33.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    33.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.756    34.228    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124    34.352 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.923    35.275    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y67          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.533    33.975    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/C
                         clock pessimism              0.000    33.975    
                         clock uncertainty           -0.494    33.481    
    SLICE_X3Y67          FDPE (Recov_fdpe_C_PRE)     -0.359    33.122    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         33.122    
                         arrival time                         -35.275    
  -------------------------------------------------------------------
                         slack                                 -2.153    

Slack (VIOLATED) :        -2.153ns  (required time - arrival time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.259ns  (logic 0.580ns (25.671%)  route 1.679ns (74.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 33.975 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 33.016 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    31.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    31.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         1.708    33.016    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    33.472 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.756    34.228    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.124    34.352 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.923    35.275    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y67          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.533    33.975    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                         clock pessimism              0.000    33.975    
                         clock uncertainty           -0.494    33.481    
    SLICE_X3Y67          FDPE (Recov_fdpe_C_PRE)     -0.359    33.122    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         33.122    
                         arrival time                         -35.275    
  -------------------------------------------------------------------
                         slack                                 -2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.276%)  route 0.731ns (79.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.389     1.448    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.493 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.342     1.835    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y67          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.844     1.214    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.494     1.708    
    SLICE_X3Y67          FDPE (Remov_fdpe_C_PRE)     -0.095     1.613    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_0_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.276%)  route 0.731ns (79.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.494ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.985ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=968, routed)         0.577     0.918    gameslab_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X5Y67          FDRE                                         r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  gameslab_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.389     1.448    gameslab_i/gslcd_0/inst/gslcd_impl/dma/s00_axi_aresetn
    SLICE_X5Y67          LUT1 (Prop_lut1_I0_O)        0.045     1.493 f  gameslab_i/gslcd_0/inst/gslcd_impl/dma/_3_i_2/O
                         net (fo=131, routed)         0.342     1.835    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/AR[0]
    SLICE_X3Y67          FDPE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.844     1.214    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                         clock pessimism              0.000     1.214    
                         clock uncertainty            0.494     1.708    
    SLICE_X3Y67          FDPE (Remov_fdpe_C_PRE)     -0.095     1.613    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       27.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.251ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.456ns (15.117%)  route 2.560ns (84.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.560     6.032    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_1_reg[0]
    SLICE_X11Y68         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X11Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X11Y68         FDCE (Recov_fdce_C_CLR)     -0.405    33.284    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/hSync_reg
  -------------------------------------------------------------------
                         required time                         33.284    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 27.251    

Slack (MET) :             27.251ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.456ns (15.117%)  route 2.560ns (84.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.560     6.032    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_1_reg[0]
    SLICE_X11Y68         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X11Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[9]/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X11Y68         FDCE (Recov_fdce_C_CLR)     -0.405    33.284    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                         33.284    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                 27.251    

Slack (MET) :             27.302ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.456ns (15.375%)  route 2.510ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.510     5.982    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_1_reg[0]
    SLICE_X13Y68         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X13Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[8]/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X13Y68         FDCE (Recov_fdce_C_CLR)     -0.405    33.284    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         33.284    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 27.302    

Slack (MET) :             27.346ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.456ns (15.375%)  route 2.510ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.510     5.982    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_1_reg[0]
    SLICE_X12Y68         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.361    33.328    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[6]
  -------------------------------------------------------------------
                         required time                         33.328    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 27.346    

Slack (MET) :             27.388ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.456ns (15.375%)  route 2.510ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.510     5.982    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_1_reg[0]
    SLICE_X12Y68         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.319    33.370    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[1]
  -------------------------------------------------------------------
                         required time                         33.370    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 27.388    

Slack (MET) :             27.388ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.456ns (15.375%)  route 2.510ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 33.929 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.510     5.982    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/buffers_1_reg[0]
    SLICE_X12Y68         FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.487    33.929    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/LCD_PCLK
    SLICE_X12Y68         FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]/C
                         clock pessimism              0.230    34.159    
                         clock uncertainty           -0.470    33.689    
    SLICE_X12Y68         FDCE (Recov_fdce_C_CLR)     -0.319    33.370    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_timing/line_reg[4]
  -------------------------------------------------------------------
                         required time                         33.370    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 27.388    

Slack (MET) :             27.453ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.456ns (16.238%)  route 2.352ns (83.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 33.923 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.352     5.824    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y73          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.481    33.923    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[33]/C
                         clock pessimism              0.230    34.153    
                         clock uncertainty           -0.470    33.683    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.405    33.278    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[33]
  -------------------------------------------------------------------
                         required time                         33.278    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                 27.453    

Slack (MET) :             27.453ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.456ns (16.238%)  route 2.352ns (83.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 33.923 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.352     5.824    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y73          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.481    33.923    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]/C
                         clock pessimism              0.230    34.153    
                         clock uncertainty           -0.470    33.683    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.405    33.278    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         33.278    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                 27.453    

Slack (MET) :             27.453ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.456ns (16.238%)  route 2.352ns (83.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 33.923 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.352     5.824    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y73          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.481    33.923    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]/C
                         clock pessimism              0.230    34.153    
                         clock uncertainty           -0.470    33.683    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.405    33.278    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[37]
  -------------------------------------------------------------------
                         required time                         33.278    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                 27.453    

Slack (MET) :             27.453ns  (required time - arrival time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_fpga_1 rise@31.250ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.456ns (16.238%)  route 2.352ns (83.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 33.923 - 31.250 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.470ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.938ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.708     3.016    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.456     3.472 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         2.352     5.824    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/buffers_1_reg[0]
    SLICE_X7Y73          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     31.250    31.250 r  
    PS7_X0Y0             PS7                          0.000    31.250 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    32.351    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    32.442 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         1.481    33.923    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/LCD_PCLK
    SLICE_X7Y73          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]/C
                         clock pessimism              0.230    34.153    
                         clock uncertainty           -0.470    33.683    
    SLICE_X7Y73          FDCE (Recov_fdce_C_CLR)     -0.405    33.278    gameslab_i/gslcd_0/inst/gslcd_impl/pixelClockArea_widthConverter/temp_reg[39]
  -------------------------------------------------------------------
                         required time                         33.278    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                 27.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.741%)  route 0.189ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.189     1.247    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X4Y66          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X4Y66          FDCE (Remov_fdce_C_CLR)     -0.067     0.866    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.741%)  route 0.189ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.189     1.247    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X4Y66          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X4Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X4Y66          FDCE (Remov_fdce_C_CLR)     -0.067     0.866    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.585%)  route 0.206ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.206     1.265    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X0Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.841     1.211    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X0Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]/C
                         clock pessimism             -0.263     0.948    
    SLICE_X0Y68          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.585%)  route 0.206ns (59.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.206     1.265    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X0Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.841     1.211    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X0Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]/C
                         clock pessimism             -0.263     0.948    
    SLICE_X0Y68          FDCE (Remov_fdce_C_CLR)     -0.067     0.881    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.741%)  route 0.189ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.189     1.247    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X5Y66          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.741%)  route 0.189ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.189     1.247    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X5Y66          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.741%)  route 0.189ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.189     1.247    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/AR[0]
    SLICE_X5Y66          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.741%)  route 0.189ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.189     1.247    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/AR[0]
    SLICE_X5Y66          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.845     1.215    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/LCD_PCLK
    SLICE_X5Y66          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X5Y66          FDCE (Remov_fdce_C_CLR)     -0.092     0.841    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/popCC_popPtrGray_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.922%)  route 0.231ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.231     1.289    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.843     1.213    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X3Y68          FDCE (Remov_fdce_C_CLR)     -0.092     0.839    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.922%)  route 0.231ns (62.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.577     0.918    gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/LCD_PCLK
    SLICE_X3Y67          FDPE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.059 f  gameslab_i/gslcd_0/inst/gslcd_impl/bufferCC_5/buffers_1_reg/Q
                         net (fo=118, routed)         0.231     1.289    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/AR[0]
    SLICE_X3Y68          FDCE                                         f  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gameslab_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    gameslab_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  gameslab_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=124, routed)         0.843     1.213    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/LCD_PCLK
    SLICE_X3Y68          FDCE                                         r  gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X3Y68          FDCE (Remov_fdce_C_CLR)     -0.092     0.839    gameslab_i/gslcd_0/inst/gslcd_impl/fifo/fifo/bufferCC_6/buffers_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.451    





