<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Tupao\GowinFPGA\GowinProjects\PSRAM_UART\impl\gwsynthesis\PSRAM_UART.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Tupao\GowinFPGA\GowinProjects\PSRAM_UART\src\PSRAM_UART_pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 20 18:33:39 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1619</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>725</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>431</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>174</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>90.119(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.903(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-26.789</td>
<td>55</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.798</td>
<td>send_uart_s5/Q</td>
<td>UART1/txState_0_s2/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>4.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.434</td>
<td>send_uart_s5/Q</td>
<td>UART1/txState_2_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>3.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.640</td>
<td>read_7_s0/Q</td>
<td>UART1/latch_msg_7_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.875</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.322</td>
<td>read_3_s0/Q</td>
<td>UART1/latch_msg_3_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.322</td>
<td>read_6_s0/Q</td>
<td>UART1/latch_msg_6_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.322</td>
<td>read_11_s0/Q</td>
<td>UART1/latch_msg_11_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.322</td>
<td>read_14_s0/Q</td>
<td>UART1/latch_msg_14_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.557</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.311</td>
<td>read_13_s0/Q</td>
<td>UART1/latch_msg_13_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.547</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.305</td>
<td>read_8_s0/Q</td>
<td>UART1/latch_msg_8_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.541</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.207</td>
<td>send_uart_s5/Q</td>
<td>UART1/latch_msg_3_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.799</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.207</td>
<td>send_uart_s5/Q</td>
<td>UART1/latch_msg_6_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.799</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.207</td>
<td>send_uart_s5/Q</td>
<td>UART1/latch_msg_7_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.799</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.157</td>
<td>read_15_s0/Q</td>
<td>UART1/latch_msg_15_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.392</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.151</td>
<td>send_uart_s5/Q</td>
<td>UART1/latch_msg_1_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.151</td>
<td>send_uart_s5/Q</td>
<td>UART1/latch_msg_9_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.743</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.141</td>
<td>read_2_s0/Q</td>
<td>UART1/latch_msg_2_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.376</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.058</td>
<td>UART1/read_write_1_s0/Q</td>
<td>read_write_1_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.323</td>
<td>-0.658</td>
<td>3.608</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.991</td>
<td>read_1_s0/Q</td>
<td>UART1/latch_msg_1_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.991</td>
<td>read_4_s0/Q</td>
<td>UART1/latch_msg_4_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.991</td>
<td>read_10_s0/Q</td>
<td>UART1/latch_msg_10_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.226</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.901</td>
<td>UART1/quad_start_s0/Q</td>
<td>data_in_2_s0/CE</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.323</td>
<td>-0.658</td>
<td>3.808</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.877</td>
<td>UART1/n3783_s0/Q</td>
<td>data_in_6_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.323</td>
<td>-0.658</td>
<td>3.427</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.826</td>
<td>read_5_s0/Q</td>
<td>UART1/latch_msg_5_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.062</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.821</td>
<td>read_9_s0/Q</td>
<td>UART1/latch_msg_9_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>1.323</td>
<td>0.658</td>
<td>2.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.805</td>
<td>UART1/n3151_s0/Q</td>
<td>address_1_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.323</td>
<td>-0.658</td>
<td>3.356</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.120</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_12_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>0.953</td>
</tr>
<tr>
<td>2</td>
<td>0.288</td>
<td>UART1/n3787_s0/Q</td>
<td>data_in_2_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.121</td>
</tr>
<tr>
<td>3</td>
<td>0.318</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_14_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.151</td>
</tr>
<tr>
<td>4</td>
<td>0.449</td>
<td>UART1/n3165_s0/Q</td>
<td>address_15_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.282</td>
</tr>
<tr>
<td>5</td>
<td>0.455</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_6_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.288</td>
</tr>
<tr>
<td>6</td>
<td>0.604</td>
<td>UART1/n3780_s0/Q</td>
<td>data_in_9_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.437</td>
</tr>
<tr>
<td>7</td>
<td>0.604</td>
<td>UART1/n3144_s0/Q</td>
<td>address_8_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.437</td>
</tr>
<tr>
<td>8</td>
<td>0.612</td>
<td>UART1/n3165_s0/Q</td>
<td>address_10_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.445</td>
</tr>
<tr>
<td>9</td>
<td>0.627</td>
<td>UART1/n3776_s0/Q</td>
<td>data_in_13_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.460</td>
</tr>
<tr>
<td>10</td>
<td>0.633</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_1_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.466</td>
</tr>
<tr>
<td>11</td>
<td>0.633</td>
<td>UART1/n3165_s0/Q</td>
<td>address_13_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.466</td>
</tr>
<tr>
<td>12</td>
<td>0.633</td>
<td>UART1/n3165_s0/Q</td>
<td>address_17_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.466</td>
</tr>
<tr>
<td>13</td>
<td>0.638</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_3_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.471</td>
</tr>
<tr>
<td>14</td>
<td>0.638</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_11_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.471</td>
</tr>
<tr>
<td>15</td>
<td>0.639</td>
<td>UART1/n3800_s0/Q</td>
<td>data_in_15_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.472</td>
</tr>
<tr>
<td>16</td>
<td>0.684</td>
<td>UART1/n3785_s0/Q</td>
<td>data_in_4_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.517</td>
</tr>
<tr>
<td>17</td>
<td>0.684</td>
<td>UART1/n3140_s0/Q</td>
<td>address_12_s0/D</td>
<td>sys_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-0.803</td>
<td>1.517</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>UART1/rxBitNumber_2_s1/Q</td>
<td>UART1/rxBitNumber_2_s1/D</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>initialize/timer_0_s1/Q</td>
<td>initialize/timer_0_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>UART1/txBitNumber_2_s2/Q</td>
<td>UART1/txBitNumber_2_s2/D</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>UART1/rxBitNumber_0_s1/Q</td>
<td>UART1/rxBitNumber_0_s1/D</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>UART1/rxCounter_9_s1/Q</td>
<td>UART1/rxCounter_9_s1/D</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>UART1/rxCounter_11_s1/Q</td>
<td>UART1/rxCounter_11_s1/D</td>
<td>sys_clk:[F]</td>
<td>sys_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>counter_2_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>com_start_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>address_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>read_14_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td>6</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>debuttonB/sync_button/sync_buffer_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>debuttonB/deb_button/shift_26_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>debuttonB/deb_button/shift_25_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>debuttonB/sync_button/sync_buffer_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>address_mcu_15_s4</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>208.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txState_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>206.234</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>UART1/txState_1_s9/I0</td>
</tr>
<tr>
<td>206.859</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">UART1/txState_1_s9/F</td>
</tr>
<tr>
<td>207.278</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>UART1/txState_0_s5/I3</td>
</tr>
<tr>
<td>208.339</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">UART1/txState_0_s5/F</td>
</tr>
<tr>
<td>208.676</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">UART1/txState_0_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>UART1/txState_0_s2/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/txState_0_s2</td>
</tr>
<tr>
<td>204.877</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>UART1/txState_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 38.404%; route: 2.246, 51.156%; tC2Q: 0.458, 10.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txState_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>205.894</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>UART1/n1553_s17/I1</td>
</tr>
<tr>
<td>206.993</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" background: #97FFFF;">UART1/n1553_s17/F</td>
</tr>
<tr>
<td>207.329</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>UART1/n1553_s15/I1</td>
</tr>
<tr>
<td>207.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">UART1/n1553_s15/F</td>
</tr>
<tr>
<td>207.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">UART1/txState_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>UART1/txState_2_s2/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/txState_2_s2</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>UART1/txState_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 47.007%; route: 1.486, 40.504%; tC2Q: 0.458, 12.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.640</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>read_7_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">read_7_s0/Q</td>
</tr>
<tr>
<td>207.161</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>UART1/latch_msg_7_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_7_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>UART1/latch_msg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.417, 84.060%; tC2Q: 0.458, 15.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][B]</td>
<td>read_3_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C7[2][B]</td>
<td style=" font-weight:bold;">read_3_s0/Q</td>
</tr>
<tr>
<td>206.842</td>
<td>2.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>UART1/latch_msg_3_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_3_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>UART1/latch_msg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 82.075%; tC2Q: 0.458, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[2][A]</td>
<td>read_6_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C7[2][A]</td>
<td style=" font-weight:bold;">read_6_s0/Q</td>
</tr>
<tr>
<td>206.842</td>
<td>2.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>UART1/latch_msg_6_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_6_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>UART1/latch_msg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 82.075%; tC2Q: 0.458, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>read_11_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C5[2][A]</td>
<td style=" font-weight:bold;">read_11_s0/Q</td>
</tr>
<tr>
<td>206.842</td>
<td>2.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>UART1/latch_msg_11_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_11_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>UART1/latch_msg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 82.075%; tC2Q: 0.458, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>read_14_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C4[2][B]</td>
<td style=" font-weight:bold;">read_14_s0/Q</td>
</tr>
<tr>
<td>206.842</td>
<td>2.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>UART1/latch_msg_14_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_14_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][A]</td>
<td>UART1/latch_msg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 82.075%; tC2Q: 0.458, 17.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.832</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>read_13_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td style=" font-weight:bold;">read_13_s0/Q</td>
</tr>
<tr>
<td>206.832</td>
<td>2.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>UART1/latch_msg_13_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_13_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[1][B]</td>
<td>UART1/latch_msg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.088, 82.003%; tC2Q: 0.458, 17.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>read_8_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">read_8_s0/Q</td>
</tr>
<tr>
<td>206.826</td>
<td>2.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>UART1/latch_msg_8_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_8_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>UART1/latch_msg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.082, 81.959%; tC2Q: 0.458, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>207.084</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>UART1/latch_msg_3_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_3_s0</td>
</tr>
<tr>
<td>204.877</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>UART1/latch_msg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.340, 83.624%; tC2Q: 0.458, 16.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>207.084</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>UART1/latch_msg_6_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_6_s0</td>
</tr>
<tr>
<td>204.877</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][B]</td>
<td>UART1/latch_msg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.340, 83.624%; tC2Q: 0.458, 16.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>207.084</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>UART1/latch_msg_7_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_7_s0</td>
</tr>
<tr>
<td>204.877</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>UART1/latch_msg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.340, 83.624%; tC2Q: 0.458, 16.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>read_15_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">read_15_s0/Q</td>
</tr>
<tr>
<td>206.678</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>UART1/latch_msg_15_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_15_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>UART1/latch_msg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 80.843%; tC2Q: 0.458, 19.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>207.028</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>UART1/latch_msg_1_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_1_s0</td>
</tr>
<tr>
<td>204.877</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>UART1/latch_msg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.288%; tC2Q: 0.458, 16.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>207.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.877</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_uart_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>send_uart_s5/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">send_uart_s5/Q</td>
</tr>
<tr>
<td>207.028</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>UART1/latch_msg_9_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_9_s0</td>
</tr>
<tr>
<td>204.877</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>UART1/latch_msg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.284, 83.288%; tC2Q: 0.458, 16.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>read_2_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">read_2_s0/Q</td>
</tr>
<tr>
<td>206.661</td>
<td>1.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>UART1/latch_msg_2_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_2_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][B]</td>
<td>UART1/latch_msg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.918, 80.709%; tC2Q: 0.458, 19.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>134.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>132.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/read_write_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>read_write_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>130.614</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>130.876</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>UART1/read_write_1_s0/CLK</td>
</tr>
<tr>
<td>131.335</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" font-weight:bold;">UART1/read_write_1_s0/Q</td>
</tr>
<tr>
<td>133.453</td>
<td>2.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>n76_s2/I1</td>
</tr>
<tr>
<td>134.485</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>134.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td style=" font-weight:bold;">read_write_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.952</td>
<td>130.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>132.613</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>132.857</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>read_write_1_s0/CLK</td>
</tr>
<tr>
<td>132.827</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>read_write_1_s0</td>
</tr>
<tr>
<td>132.427</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C9[2][B]</td>
<td>read_write_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 28.603%; route: 2.118, 58.694%; tC2Q: 0.458, 12.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>read_1_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C7[1][B]</td>
<td style=" font-weight:bold;">read_1_s0/Q</td>
</tr>
<tr>
<td>206.512</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>UART1/latch_msg_1_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_1_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>UART1/latch_msg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.768, 79.412%; tC2Q: 0.458, 20.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>read_4_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">read_4_s0/Q</td>
</tr>
<tr>
<td>206.512</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>UART1/latch_msg_4_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_4_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>UART1/latch_msg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.768, 79.412%; tC2Q: 0.458, 20.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>read_10_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">read_10_s0/Q</td>
</tr>
<tr>
<td>206.512</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>UART1/latch_msg_10_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_10_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C8[0][B]</td>
<td>UART1/latch_msg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.768, 79.412%; tC2Q: 0.458, 20.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>134.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>132.783</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/quad_start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>130.614</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>130.876</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C13[0][A]</td>
<td>UART1/quad_start_s0/CLK</td>
</tr>
<tr>
<td>131.335</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R3C13[0][A]</td>
<td style=" font-weight:bold;">UART1/quad_start_s0/Q</td>
</tr>
<tr>
<td>132.477</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[2][A]</td>
<td>n72_s1/I1</td>
</tr>
<tr>
<td>133.102</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>41</td>
<td>R3C7[2][A]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>134.685</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">data_in_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.952</td>
<td>130.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>132.613</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>132.857</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>data_in_2_s0/CLK</td>
</tr>
<tr>
<td>132.827</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_2_s0</td>
</tr>
<tr>
<td>132.783</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>data_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 16.412%; route: 2.725, 71.553%; tC2Q: 0.458, 12.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>134.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>132.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3783_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>130.614</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>130.876</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td>UART1/n3783_s0/CLK</td>
</tr>
<tr>
<td>131.335</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][A]</td>
<td style=" font-weight:bold;">UART1/n3783_s0/Q</td>
</tr>
<tr>
<td>133.271</td>
<td>1.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>n110_s2/I1</td>
</tr>
<tr>
<td>134.303</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">n110_s2/F</td>
</tr>
<tr>
<td>134.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">data_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.952</td>
<td>130.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>132.613</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>132.857</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>data_in_6_s0/CLK</td>
</tr>
<tr>
<td>132.827</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_6_s0</td>
</tr>
<tr>
<td>132.427</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>data_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 30.114%; route: 1.937, 56.512%; tC2Q: 0.458, 13.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>read_5_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">read_5_s0/Q</td>
</tr>
<tr>
<td>206.347</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td style=" font-weight:bold;">UART1/latch_msg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>UART1/latch_msg_5_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_5_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C10[2][B]</td>
<td>UART1/latch_msg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.603, 77.769%; tC2Q: 0.458, 22.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>206.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>204.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>read_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/latch_msg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>202.381</td>
<td>202.381</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>202.381</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>204.041</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>204.285</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>read_9_s0/CLK</td>
</tr>
<tr>
<td>204.744</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">read_9_s0/Q</td>
</tr>
<tr>
<td>206.341</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">UART1/latch_msg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>203.704</td>
<td>203.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>203.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>204.688</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>204.951</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>UART1/latch_msg_9_s0/CLK</td>
</tr>
<tr>
<td>204.921</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>UART1/latch_msg_9_s0</td>
</tr>
<tr>
<td>204.521</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>UART1/latch_msg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 77.707%; tC2Q: 0.458, 22.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>134.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>132.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3151_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>129.630</td>
<td>129.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>129.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>130.614</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>130.876</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td>UART1/n3151_s0/CLK</td>
</tr>
<tr>
<td>131.335</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C14[2][A]</td>
<td style=" font-weight:bold;">UART1/n3151_s0/Q</td>
</tr>
<tr>
<td>133.606</td>
<td>2.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>n99_s2/I1</td>
</tr>
<tr>
<td>134.232</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>134.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>130.952</td>
<td>130.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>130.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>132.613</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>132.857</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>address_1_s0/CLK</td>
</tr>
<tr>
<td>132.827</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_1_s0</td>
</tr>
<tr>
<td>132.427</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.323</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 78.948%; route: 0.262, 21.052%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 18.654%; route: 2.271, 67.687%; tC2Q: 0.458, 13.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.290</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>n104_s0/I0</td>
</tr>
<tr>
<td>168.662</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" background: #97FFFF;">n104_s0/F</td>
</tr>
<tr>
<td>168.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td style=" font-weight:bold;">data_in_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>data_in_12_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_12_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[2][B]</td>
<td>data_in_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.046%; route: 0.247, 25.967%; tC2Q: 0.333, 34.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3787_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>UART1/n3787_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">UART1/n3787_s0/Q</td>
</tr>
<tr>
<td>168.273</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>n114_s0/I1</td>
</tr>
<tr>
<td>168.830</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>168.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">data_in_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>data_in_2_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_2_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>data_in_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.617%; route: 0.231, 20.637%; tC2Q: 0.333, 29.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.304</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>n102_s2/I0</td>
</tr>
<tr>
<td>168.860</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">n102_s2/F</td>
</tr>
<tr>
<td>168.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">data_in_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>data_in_14_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_14_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>data_in_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.315%; route: 0.261, 22.719%; tC2Q: 0.333, 28.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3165_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>UART1/n3165_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">UART1/n3165_s0/Q</td>
</tr>
<tr>
<td>168.619</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>n85_s0/I0</td>
</tr>
<tr>
<td>168.991</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" background: #97FFFF;">n85_s0/F</td>
</tr>
<tr>
<td>168.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td style=" font-weight:bold;">address_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>address_15_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_15_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[2][A]</td>
<td>address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.019%; route: 0.577, 44.978%; tC2Q: 0.333, 26.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.625</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>n110_s2/I0</td>
</tr>
<tr>
<td>168.997</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" background: #97FFFF;">n110_s2/F</td>
</tr>
<tr>
<td>168.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">data_in_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>data_in_6_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_6_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>data_in_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.875%; route: 0.583, 45.250%; tC2Q: 0.333, 25.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3780_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>UART1/n3780_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">UART1/n3780_s0/Q</td>
</tr>
<tr>
<td>168.590</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>n107_s0/I1</td>
</tr>
<tr>
<td>169.146</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">n107_s0/F</td>
</tr>
<tr>
<td>169.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">data_in_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>data_in_9_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_9_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>data_in_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.690%; route: 0.548, 38.115%; tC2Q: 0.333, 23.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3144_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>UART1/n3144_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">UART1/n3144_s0/Q</td>
</tr>
<tr>
<td>168.590</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>n92_s0/I1</td>
</tr>
<tr>
<td>169.146</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">n92_s0/F</td>
</tr>
<tr>
<td>169.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>address_8_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_8_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.690%; route: 0.548, 38.115%; tC2Q: 0.333, 23.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3165_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>UART1/n3165_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">UART1/n3165_s0/Q</td>
</tr>
<tr>
<td>168.598</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>n90_s2/I0</td>
</tr>
<tr>
<td>169.154</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" background: #97FFFF;">n90_s2/F</td>
</tr>
<tr>
<td>169.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td style=" font-weight:bold;">address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>address_10_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_10_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[0][A]</td>
<td>address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.488%; route: 0.555, 38.438%; tC2Q: 0.333, 23.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3776_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td>UART1/n3776_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R8C10[1][B]</td>
<td style=" font-weight:bold;">UART1/n3776_s0/Q</td>
</tr>
<tr>
<td>168.613</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>n103_s2/I1</td>
</tr>
<tr>
<td>169.169</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">n103_s2/F</td>
</tr>
<tr>
<td>169.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">data_in_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>data_in_13_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_13_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>data_in_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 38.089%; route: 0.570, 39.075%; tC2Q: 0.333, 22.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.619</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>n115_s2/I0</td>
</tr>
<tr>
<td>169.175</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" background: #97FFFF;">n115_s2/F</td>
</tr>
<tr>
<td>169.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td style=" font-weight:bold;">data_in_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>data_in_1_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_1_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][B]</td>
<td>data_in_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.936%; route: 0.576, 39.321%; tC2Q: 0.333, 22.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3165_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>UART1/n3165_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">UART1/n3165_s0/Q</td>
</tr>
<tr>
<td>168.619</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>n87_s0/I0</td>
</tr>
<tr>
<td>169.175</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" background: #97FFFF;">n87_s0/F</td>
</tr>
<tr>
<td>169.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td style=" font-weight:bold;">address_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>address_13_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_13_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][B]</td>
<td>address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.929%; route: 0.577, 39.332%; tC2Q: 0.333, 22.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3165_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[2][A]</td>
<td>UART1/n3165_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R8C10[2][A]</td>
<td style=" font-weight:bold;">UART1/n3165_s0/Q</td>
</tr>
<tr>
<td>168.619</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>n83_s2/I0</td>
</tr>
<tr>
<td>169.175</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">n83_s2/F</td>
</tr>
<tr>
<td>169.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">address_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>address_17_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_17_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>address_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.929%; route: 0.577, 39.332%; tC2Q: 0.333, 22.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.624</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>n113_s2/I0</td>
</tr>
<tr>
<td>169.180</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>169.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">data_in_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>data_in_3_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_3_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>data_in_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.802%; route: 0.581, 39.535%; tC2Q: 0.333, 22.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.624</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n105_s2/I0</td>
</tr>
<tr>
<td>169.180</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n105_s2/F</td>
</tr>
<tr>
<td>169.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">data_in_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>data_in_11_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_11_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>data_in_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.802%; route: 0.581, 39.535%; tC2Q: 0.333, 22.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3800_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>UART1/n3800_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">UART1/n3800_s0/Q</td>
</tr>
<tr>
<td>168.625</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>n101_s2/I0</td>
</tr>
<tr>
<td>169.181</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">n101_s2/F</td>
</tr>
<tr>
<td>169.181</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">data_in_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>data_in_15_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_15_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>data_in_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 37.764%; route: 0.583, 39.595%; tC2Q: 0.333, 22.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3785_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>UART1/n3785_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">UART1/n3785_s0/Q</td>
</tr>
<tr>
<td>168.854</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>n112_s0/I1</td>
</tr>
<tr>
<td>169.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" background: #97FFFF;">n112_s0/F</td>
</tr>
<tr>
<td>169.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td style=" font-weight:bold;">data_in_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>data_in_4_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>data_in_4_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[2][B]</td>
<td>data_in_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 24.525%; route: 0.811, 53.500%; tC2Q: 0.333, 21.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>169.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>168.542</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/n3140_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>167.514</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>167.709</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td>UART1/n3140_s0/CLK</td>
</tr>
<tr>
<td>168.042</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R10C11[0][B]</td>
<td style=" font-weight:bold;">UART1/n3140_s0/Q</td>
</tr>
<tr>
<td>168.854</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>n88_s2/I1</td>
</tr>
<tr>
<td>169.226</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" background: #97FFFF;">n88_s2/F</td>
</tr>
<tr>
<td>169.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.667</td>
<td>166.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>168.327</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>168.512</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>address_12_s0/CLK</td>
</tr>
<tr>
<td>168.542</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>address_12_s0</td>
</tr>
<tr>
<td>168.542</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 24.525%; route: 0.811, 53.500%; tC2Q: 0.333, 21.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>UART1/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>19.894</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_2_s1/Q</td>
</tr>
<tr>
<td>19.896</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>UART1/n201_s13/I2</td>
</tr>
<tr>
<td>20.268</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" background: #97FFFF;">UART1/n201_s13/F</td>
</tr>
<tr>
<td>20.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>UART1/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>19.561</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[0][A]</td>
<td>UART1/rxBitNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>initialize/timer_0_s1/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">initialize/timer_0_s1/Q</td>
</tr>
<tr>
<td>2.181</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>initialize/n43_s3/I0</td>
</tr>
<tr>
<td>2.553</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" background: #97FFFF;">initialize/n43_s3/F</td>
</tr>
<tr>
<td>2.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td style=" font-weight:bold;">initialize/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>initialize/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[1][A]</td>
<td>initialize/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txBitNumber_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>UART1/txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>19.894</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">UART1/txBitNumber_2_s2/Q</td>
</tr>
<tr>
<td>19.898</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>UART1/n1580_s8/I2</td>
</tr>
<tr>
<td>20.270</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" background: #97FFFF;">UART1/n1580_s8/F</td>
</tr>
<tr>
<td>20.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td style=" font-weight:bold;">UART1/txBitNumber_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>UART1/txBitNumber_2_s2/CLK</td>
</tr>
<tr>
<td>19.561</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][A]</td>
<td>UART1/txBitNumber_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>UART1/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>19.894</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R10C17[1][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_0_s1/Q</td>
</tr>
<tr>
<td>19.898</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>UART1/n205_s8/I2</td>
</tr>
<tr>
<td>20.270</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" background: #97FFFF;">UART1/n205_s8/F</td>
</tr>
<tr>
<td>20.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>UART1/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>19.561</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C17[1][A]</td>
<td>UART1/rxBitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>UART1/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>19.894</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_9_s1/Q</td>
</tr>
<tr>
<td>19.898</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>UART1/n190_s12/I3</td>
</tr>
<tr>
<td>20.270</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">UART1/n190_s12/F</td>
</tr>
<tr>
<td>20.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>UART1/rxCounter_9_s1/CLK</td>
</tr>
<tr>
<td>19.561</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>UART1/rxCounter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.561</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>UART1/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>19.894</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_11_s1/Q</td>
</tr>
<tr>
<td>19.898</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>UART1/n188_s12/I3</td>
</tr>
<tr>
<td>20.270</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">UART1/n188_s12/F</td>
</tr>
<tr>
<td>20.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>19.365</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>179</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>19.561</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>UART1/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>19.561</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 81.254%; route: 0.195, 18.746%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>n168_s2/I0</td>
</tr>
<tr>
<td>2.554</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">n168_s2/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.182</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>n166_s1/I0</td>
</tr>
<tr>
<td>2.554</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>2.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>com_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>com_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>com_start_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>address_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>address_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>read_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>read_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>read_14_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_uart_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>send_uart_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>send_uart_s5/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debuttonB/sync_button/sync_buffer_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>debuttonB/sync_button/sync_buffer_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>debuttonB/sync_button/sync_buffer_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debuttonB/deb_button/shift_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>debuttonB/deb_button/shift_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>debuttonB/deb_button/shift_26_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debuttonB/deb_button/shift_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>debuttonB/deb_button/shift_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>debuttonB/deb_button/shift_25_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>debuttonB/sync_button/sync_buffer_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>debuttonB/sync_button/sync_buffer_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>debuttonB/sync_button/sync_buffer_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>address_mcu_15_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.613</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.875</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>address_mcu_15_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.565</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.750</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>address_mcu_15_s4/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>185</td>
<td>clk_PSRAM</td>
<td>-3.798</td>
<td>0.661</td>
</tr>
<tr>
<td>67</td>
<td>n379_9</td>
<td>26.659</td>
<td>2.491</td>
</tr>
<tr>
<td>65</td>
<td>n381_4</td>
<td>25.941</td>
<td>1.588</td>
</tr>
<tr>
<td>48</td>
<td>byteReady</td>
<td>27.599</td>
<td>3.822</td>
</tr>
<tr>
<td>46</td>
<td>n5144_6</td>
<td>29.442</td>
<td>2.966</td>
</tr>
<tr>
<td>41</td>
<td>n72_5</td>
<td>-1.901</td>
<td>1.976</td>
</tr>
<tr>
<td>39</td>
<td>process[1]</td>
<td>5.563</td>
<td>1.381</td>
</tr>
<tr>
<td>36</td>
<td>process[0]</td>
<td>6.904</td>
<td>2.508</td>
</tr>
<tr>
<td>26</td>
<td>n3160_5</td>
<td>26.810</td>
<td>2.319</td>
</tr>
<tr>
<td>25</td>
<td>counter[0]</td>
<td>2.045</td>
<td>1.978</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C8</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
