/********************************************************************
 * This file includes functions to print Verilog modules for a Grid
 * (CLBs, I/Os, heterogeneous blocks etc.)
 *******************************************************************/
/* System header files */
#include <fstream>
#include <vector>

/* Headers from vtrutil library */
#include "vtr_assert.h"
#include "vtr_geometry.h"
#include "vtr_log.h"

/* Headers from readarch library */
#include "physical_types.h"

/* Headers from openfpgautil library */
#include "openfpga_digest.h"
#include "openfpga_side_manager.h"

/* Headers from vpr library */
#include "circuit_library_utils.h"
#include "module_manager_utils.h"
#include "openfpga_naming.h"
#include "openfpga_physical_tile_utils.h"
#include "openfpga_reserved_words.h"
#include "pb_type_utils.h"
#include "physical_types_util.h"
#include "verilog_constants.h"
#include "verilog_grid.h"
#include "verilog_module_writer.h"
#include "verilog_writer_utils.h"
#include "vpr_utils.h"

/* begin namespace openfpga */
namespace openfpga {

/********************************************************************
 * Print Verilog modules of a primitive node in the pb_graph_node graph
 * This generic function can support all the different types of primitive nodes
 * i.e., Look-Up Tables (LUTs), Flip-flops (FFs) and hard logic blocks such as
 *adders.
 *
 * The Verilog module will consist of two parts:
 * 1. Logic module of the primitive node
 *    This module performs the logic function of the block
 * 2. Memory module of the primitive node
 *    This module stores the configuration bits for the logic module
 *    if the logic module is a programmable resource, such as LUT
 *
 * Verilog module structure:
 *
 *       Primitive block
 *     +---------------------------------------+
 *     |                                       |
 *     |      +---------+    +---------+       |
 *  in |----->|         |--->|         |<------|configuration lines
 *     |      |  Logic  |... |  Memory |       |
 *  out|<-----|         |--->|         |       |
 *     |      +---------+    +---------+       |
 *     |                                       |
 *     +---------------------------------------+
 *
 * Note that the primitive may be mapped to a standard cell, we force to use
 * explict port mapping. This aims to avoid any port sequence issues!!!
 *
 *******************************************************************/
static void print_verilog_primitive_block(
  NetlistManager& netlist_manager, const ModuleManager& module_manager,
  const ModuleNameMap& module_name_map, const std::string& subckt_dir,
  const std::string& subckt_dir_name, t_pb_graph_node* primitive_pb_graph_node,
  const FabricVerilogOption& options, const bool& verbose) {
  /* Ensure a valid pb_graph_node */
  if (nullptr == primitive_pb_graph_node) {
    VTR_LOGF_ERROR(__FILE__, __LINE__, "Invalid primitive_pb_graph_node!\n");
    exit(1);
  }

  /* Give a name to the Verilog netlist */
  std::string verilog_fname(generate_logical_tile_netlist_name(
    std::string(), primitive_pb_graph_node,
    std::string(VERILOG_NETLIST_FILE_POSTFIX)));
  /* Create the file name for Verilog */
  std::string verilog_fpath(subckt_dir + verilog_fname);

  VTR_LOG("Writing Verilog netlist '%s' for primitive pb_type '%s' ...",
          verilog_fpath.c_str(), primitive_pb_graph_node->pb_type->name);
  VTR_LOGV(verbose, "\n");

  /* Create the file stream */
  std::fstream fp;
  fp.open(verilog_fpath, std::fstream::out | std::fstream::trunc);

  check_file_stream(verilog_fpath.c_str(), fp);

  print_verilog_file_header(
    fp,
    std::string("Verilog modules for primitive pb_type: " +
                std::string(primitive_pb_graph_node->pb_type->name)),
    options.time_stamp());

  /* Generate the module name for this primitive pb_graph_node*/
  std::string primitive_module_name =
    generate_physical_block_module_name(primitive_pb_graph_node->pb_type);
  primitive_module_name = module_name_map.name(primitive_module_name);

  /* Create a module of the primitive LUT and register it to module manager */
  ModuleId primitive_module = module_manager.find_module(primitive_module_name);
  /* Ensure that the module has been created and thus unique! */
  VTR_ASSERT(true == module_manager.valid_module_id(primitive_module));

  VTR_LOGV(verbose,
           "Writing Verilog codes of logical tile primitive block '%s'...",
           module_manager.module_name(primitive_module).c_str());

  /* Write the verilog module */
  FabricVerilogOption curr_options = options;
  curr_options.set_explicit_port_mapping(true);
  write_verilog_module_to_file(fp, module_manager, primitive_module,
                               curr_options);

  /* Close file handler */
  fp.close();

  /* Add fname to the netlist name list */
  NetlistId nlist_id = NetlistId::INVALID();
  if (options.use_relative_path()) {
    nlist_id = netlist_manager.add_netlist(subckt_dir_name + verilog_fname);
  } else {
    nlist_id = netlist_manager.add_netlist(verilog_fpath);
  }
  VTR_ASSERT(nlist_id);
  netlist_manager.set_netlist_type(nlist_id,
                                   NetlistManager::LOGIC_BLOCK_NETLIST);

  VTR_LOGV(verbose, "Done\n");
}

/********************************************************************
 * Print Verilog modules of physical blocks inside a grid (CLB, I/O. etc.)
 * This function will traverse the graph of complex logic block
 *(t_pb_graph_node) in a recursive way, using a Depth First Search (DFS)
 *algorithm. As such, primitive physical blocks (LUTs, FFs, etc.), leaf node of
 *the pb_graph will be printed out first, while the top-level will be printed
 *out in the last
 *
 * Note: this function will print a unique Verilog module for each type of
 * t_pb_graph_node, i.e., t_pb_type, in the graph, in order to enable highly
 * hierarchical Verilog organization as well as simplify the Verilog file sizes.
 *
 * Note: DFS is the right way. Do NOT use BFS.
 * DFS can guarantee that all the sub-modules can be registered properly
 * to its parent in module manager
 *******************************************************************/
static void rec_print_verilog_logical_tile(
  NetlistManager& netlist_manager, const ModuleManager& module_manager,
  const ModuleNameMap& module_name_map,
  const VprDeviceAnnotation& device_annotation, const std::string& subckt_dir,
  const std::string& subckt_dir_name, t_pb_graph_node* physical_pb_graph_node,
  const FabricVerilogOption& options, const bool& verbose) {
  /* Check cur_pb_graph_node*/
  if (nullptr == physical_pb_graph_node) {
    VTR_LOGF_ERROR(__FILE__, __LINE__, "Invalid physical_pb_graph_node\n");
    exit(1);
  }

  /* Get the pb_type definition related to the node */
  t_pb_type* physical_pb_type = physical_pb_graph_node->pb_type;

  /* Find the mode that physical implementation of a pb_type */
  t_mode* physical_mode = device_annotation.physical_mode(physical_pb_type);

  /* For non-leaf node in the pb_type graph:
   * Recursively Depth-First Generate all the child pb_type at the level
   */
  if (false == is_primitive_pb_type(physical_pb_type)) {
    for (int ipb = 0; ipb < physical_mode->num_pb_type_children; ++ipb) {
      /* Go recursive to visit the children */
      rec_print_verilog_logical_tile(
        netlist_manager, module_manager, module_name_map, device_annotation,
        subckt_dir, subckt_dir_name,
        &(physical_pb_graph_node
            ->child_pb_graph_nodes[physical_mode->index][ipb][0]),
        options, verbose);
    }
  }

  /* For leaf node, a primitive Verilog module will be generated. */
  if (true == is_primitive_pb_type(physical_pb_type)) {
    print_verilog_primitive_block(netlist_manager, module_manager,
                                  module_name_map, subckt_dir, subckt_dir_name,
                                  physical_pb_graph_node, options, verbose);
    /* Finish for primitive node, return */
    return;
  }

  /* Give a name to the Verilog netlist */
  /* Create the file name for Verilog */
  std::string verilog_fname(generate_logical_tile_netlist_name(
    std::string(), physical_pb_graph_node,
    std::string(VERILOG_NETLIST_FILE_POSTFIX)));
  std::string verilog_fpath(subckt_dir + verilog_fname);

  VTR_LOG("Writing Verilog netlist '%s' for pb_type '%s' ...",
          verilog_fpath.c_str(), physical_pb_type->name);
  VTR_LOGV(verbose, "\n");

  /* Create the file stream */
  std::fstream fp;
  fp.open(verilog_fpath, std::fstream::out | std::fstream::trunc);

  check_file_stream(verilog_fpath.c_str(), fp);

  print_verilog_file_header(fp,
                            std::string("Verilog modules for pb_type: " +
                                        std::string(physical_pb_type->name)),
                            options.time_stamp());

  /* Generate the name of the Verilog module for this pb_type */
  std::string pb_module_name =
    generate_physical_block_module_name(physical_pb_type);
  pb_module_name = module_name_map.name(pb_module_name);

  /* Register the Verilog module in module manager */
  ModuleId pb_module = module_manager.find_module(pb_module_name);
  VTR_ASSERT(true == module_manager.valid_module_id(pb_module));

  VTR_LOGV(verbose, "Writing Verilog codes of pb_type '%s'...",
           module_manager.module_name(pb_module).c_str());

  /* Comment lines */
  print_verilog_comment(
    fp, std::string(
          "----- BEGIN Physical programmable logic block Verilog module: " +
          std::string(physical_pb_type->name) + " -----"));

  /* Write the verilog module */
  write_verilog_module_to_file(fp, module_manager, pb_module, options);

  print_verilog_comment(
    fp,
    std::string("----- END Physical programmable logic block Verilog module: " +
                std::string(physical_pb_type->name) + " -----"));

  /* Close file handler */
  fp.close();

  /* Add fname to the netlist name list */
  NetlistId nlist_id = NetlistId::INVALID();
  if (options.use_relative_path()) {
    nlist_id = netlist_manager.add_netlist(subckt_dir_name + verilog_fname);
  } else {
    nlist_id = netlist_manager.add_netlist(verilog_fpath);
  }
  VTR_ASSERT(nlist_id);
  netlist_manager.set_netlist_type(nlist_id,
                                   NetlistManager::LOGIC_BLOCK_NETLIST);

  VTR_LOGV(verbose, "Done\n");
}

/*****************************************************************************
 * This function will create a Verilog file and print out a Verilog netlist
 * for the logical tile (pb_graph/pb_type)
 *****************************************************************************/
static void print_verilog_logical_tile_netlist(
  NetlistManager& netlist_manager, const ModuleManager& module_manager,
  const ModuleNameMap& module_name_map,
  const VprDeviceAnnotation& device_annotation, const std::string& subckt_dir,
  const std::string& subckt_dir_name, t_pb_graph_node* pb_graph_head,
  const FabricVerilogOption& options, const bool& verbose) {
  VTR_LOG("Writing Verilog netlists for logic tile '%s' ...",
          pb_graph_head->pb_type->name);
  VTR_LOG("\n");

  /* Print Verilog modules for all the pb_types/pb_graph_nodes
   * use a Depth-First Search Algorithm to print the sub-modules
   * Note: DFS is the right way. Do NOT use BFS.
   * DFS can guarantee that all the sub-modules can be registered properly
   * to its parent in module manager
   */
  /* Print Verilog modules starting from the top-level pb_type/pb_graph_node,
   * and traverse the graph in a recursive way */
  rec_print_verilog_logical_tile(
    netlist_manager, module_manager, module_name_map, device_annotation,
    subckt_dir, subckt_dir_name, pb_graph_head, options, verbose);

  VTR_LOG("Done\n");
  VTR_LOG("\n");
}

/*****************************************************************************
 * This function will create a Verilog file and print out a Verilog netlist
 * for a type of physical block
 *
 * For IO blocks:
 * The param 'border_side' is required, which is specify which side of fabric
 * the I/O block locates at.
 *****************************************************************************/
static void print_verilog_physical_tile_netlist(
  NetlistManager& netlist_manager, const ModuleManager& module_manager,
  const ModuleNameMap& module_name_map, const std::string& subckt_dir,
  const std::string& subckt_dir_name, t_physical_tile_type_ptr phy_block_type,
  const e_side& border_side, const FabricVerilogOption& options) {
  /* Give a name to the Verilog netlist */
  std::string verilog_fname(generate_grid_block_netlist_name(
    std::string(GRID_MODULE_NAME_PREFIX) + std::string(phy_block_type->name),
    phy_block_type->is_io(), border_side,
    std::string(VERILOG_NETLIST_FILE_POSTFIX)));

  /* Create the file name for Verilog */
  std::string verilog_fpath(subckt_dir + verilog_fname);

  /* Echo status */
  if (phy_block_type->is_io()) {
    SideManager side_manager(border_side);
    VTR_LOG(
      "Writing Verilog Netlist '%s' for physical tile '%s' at %s side ...",
      verilog_fpath.c_str(), phy_block_type->name.c_str(),
      side_manager.c_str());
  } else {
    VTR_LOG("Writing Verilog Netlist '%s' for physical_tile '%s'...",
            verilog_fpath.c_str(), phy_block_type->name.c_str());
  }

  /* Create the file stream */
  std::fstream fp;
  fp.open(verilog_fpath, std::fstream::out | std::fstream::trunc);

  check_file_stream(verilog_fpath.c_str(), fp);

  print_verilog_file_header(
    fp,
    std::string("Verilog modules for physical tile: " +
                std::string(phy_block_type->name) + "]"),
    options.time_stamp());

  /* Create a Verilog Module for the top-level physical block, and add to module
   * manager */
  std::string grid_module_name = generate_grid_block_module_name(
    std::string(GRID_VERILOG_FILE_NAME_PREFIX),
    std::string(phy_block_type->name), phy_block_type->is_io(), border_side);
  grid_module_name = module_name_map.name(grid_module_name);
  ModuleId grid_module = module_manager.find_module(grid_module_name);
  VTR_ASSERT(true == module_manager.valid_module_id(grid_module));

  /* Write the verilog module */
  print_verilog_comment(
    fp, std::string("----- BEGIN Grid Verilog module: " +
                    module_manager.module_name(grid_module) + " -----"));
  write_verilog_module_to_file(fp, module_manager, grid_module, options);

  print_verilog_comment(
    fp, std::string("----- END Grid Verilog module: " +
                    module_manager.module_name(grid_module) + " -----"));

  /* Add an empty line as a splitter */
  fp << std::endl;

  /* Close file handler */
  fp.close();

  /* Add fname to the netlist name list */
  NetlistId nlist_id = NetlistId::INVALID();
  if (options.use_relative_path()) {
    nlist_id = netlist_manager.add_netlist(subckt_dir_name + verilog_fname);
  } else {
    nlist_id = netlist_manager.add_netlist(verilog_fpath);
  }
  VTR_ASSERT(nlist_id);
  netlist_manager.set_netlist_type(nlist_id,
                                   NetlistManager::LOGIC_BLOCK_NETLIST);

  VTR_LOG("Done\n");
}

/*****************************************************************************
 * Create logic block modules in a compact way:
 * 1. Only one module for each I/O on each border side (IO_TYPE)
 * 2. Only one module for each CLB (FILL_TYPE)
 * 3. Only one module for each heterogeneous block
 ****************************************************************************/
void print_verilog_grids(
  NetlistManager& netlist_manager, const ModuleManager& module_manager,
  const ModuleNameMap& module_name_map, const DeviceContext& device_ctx,
  const VprDeviceAnnotation& device_annotation, const std::string& subckt_dir,
  const std::string& subckt_dir_name, const FabricVerilogOption& options,
  const bool& verbose) {
  /* Create a vector to contain all the Verilog netlist names that have been
   * generated in this function */
  std::vector<std::string> netlist_names;

  /* Enumerate the types of logical tiles, and build a module for each
   * Write modules for all the pb_types/pb_graph_nodes
   * use a Depth-First Search Algorithm to print the sub-modules
   * Note: DFS is the right way. Do NOT use BFS.
   * DFS can guarantee that all the sub-modules can be registered properly
   * to its parent in module manager
   */
  VTR_LOG("Writing logical tiles...");
  VTR_LOGV(verbose, "\n");
  for (const t_logical_block_type& logical_tile :
       device_ctx.logical_block_types) {
    /* Bypass empty pb_graph */
    if (nullptr == logical_tile.pb_graph_head) {
      continue;
    }
    print_verilog_logical_tile_netlist(
      netlist_manager, module_manager, module_name_map, device_annotation,
      subckt_dir, subckt_dir_name, logical_tile.pb_graph_head, options,
      verbose);
  }
  VTR_LOG("Writing logical tiles...");
  VTR_LOG("Done\n");

  VTR_LOG("\n");

  /* Enumerate the types of physical tiles
   * Use the logical tile module to build the physical tiles
   */
  VTR_LOG("Building physical tiles...");
  VTR_LOGV(verbose, "\n");
  for (const t_physical_tile_type& physical_tile :
       device_ctx.physical_tile_types) {
    /* Bypass empty type or nullptr */
    if (physical_tile.is_empty()) {
      continue;
    } else if (physical_tile.is_io()) {
      /* Special for I/O block:
       * We will search the grids and see where the I/O blocks are located:
       * - If a I/O block locates on border sides of FPGA fabric:
       *   i.e., one or more from {TOP, RIGHT, BOTTOM, LEFT},
       *   we will generate one module for each border side
       * - If a I/O block locates in the center of FPGA fabric:
       *   we will generate one module with NUM_SIDES (same treatment as regular
       * grids)
       */
      std::set<e_side> io_type_sides =
        find_physical_io_tile_located_sides(device_ctx.grid, &physical_tile);
      for (const e_side& io_type_side : io_type_sides) {
        print_verilog_physical_tile_netlist(
          netlist_manager, module_manager, module_name_map, subckt_dir,
          subckt_dir_name, &physical_tile, io_type_side, options);
      }
      continue;
    } else {
      /* For CLB and heterogenenous blocks */
      print_verilog_physical_tile_netlist(
        netlist_manager, module_manager, module_name_map, subckt_dir,
        subckt_dir_name, &physical_tile, NUM_2D_SIDES, options);
    }
  }
  VTR_LOG("Building physical tiles...");
  VTR_LOG("Done\n");
  VTR_LOG("\n");
}

} /* end namespace openfpga */
