# Active SVF file /home/IC/Projects/System/syn/SYSTEM.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Projects/System/syn/SYSTEM.svf
# Timestamp : Thu Sep 21 03:20:55 2023
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Projects/System/RTL/ALU /home/IC/Projects/System/RTL/Asynch_FIFO /home/IC/Projects/System/RTL/Clock_Divider /home/IC/Projects/System/RTL/CLK_GATE /home/IC/Projects/System/RTL/DATA_SYNC /home/IC/Projects/System/RTL/REG_FILE /home/IC/Projects/System/RTL/Pulse_Gen /home/IC/Projects/System/RTL/RST_SYNC /home/IC/Projects/System/RTL/SYS_CTRL /home/IC/Projects/System/RTL/UART/UART_RX /home/IC/Projects/System/RTL/UART/UART_TX /home/IC/Projects/System/RTL/UART/UART_TOP /home/IC/Projects/System/RTL/Top } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Projects/System/syn } \
    { analyze { -format verilog -library WORK ALU.v } } \
    { analyze { -format verilog -library WORK BIT_SYNC.v } } \
    { analyze { -format verilog -library WORK FIFO_mem.v } } \
    { analyze { -format verilog -library WORK r_empty.v } } \
    { analyze { -format verilog -library WORK w_full.v } } \
    { analyze { -format verilog -library WORK Asynch_FIFO.v } } \
    { analyze { -format verilog -library WORK ClkDiv.v } } \
    { analyze { -format verilog -library WORK CLK_GATE.v } } \
    { analyze { -format verilog -library WORK DATA_SYNC.v } } \
    { analyze { -format verilog -library WORK REG_FILE.v } } \
    { analyze { -format verilog -library WORK Pulse_Gen.v } } \
    { analyze { -format verilog -library WORK RST_SYNC.v } } \
    { analyze { -format verilog -library WORK SYS_CTRL.v } } \
    { analyze { -format verilog -library WORK data_sampling.v } } \
    { analyze { -format verilog -library WORK deserializer.v } } \
    { analyze { -format verilog -library WORK edge_bit_counter.v } } \
    { analyze { -format verilog -library WORK parity_check.v } } \
    { analyze { -format verilog -library WORK stp_check.v } } \
    { analyze { -format verilog -library WORK strt_check.v } } \
    { analyze { -format verilog -library WORK UART_RX.v } } \
    { analyze { -format verilog -library WORK RX_controller.v } } \
    { analyze { -format verilog -library WORK mux_4_1.v } } \
    { analyze { -format verilog -library WORK Parity_Calc.v } } \
    { analyze { -format verilog -library WORK Serializer.v } } \
    { analyze { -format verilog -library WORK UART_TX.v } } \
    { analyze { -format verilog -library WORK tx_controller.v } } \
    { analyze { -format verilog -library WORK UART.v } } \
    { analyze { -format verilog -library WORK SYSTEM.v } } } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { U0_UART } \
  -linked { UART } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { RST_SYNC_1 } \
  -linked { RST_SYNC } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { U0_ref_sync } \
  -linked { DATA_SYNC } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { U0_ClkDiv } \
  -linked { ClkDiv } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { U0_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { U0_RegFile } \
  -linked { REG_FILE } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { U0_ALU } \
  -linked { ALU } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { F1_fifo } \
  -linked { Asynch_FIFO } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { C0_CTRL } \
  -linked { SYS_CTRL } 

guide_instance_map \
  -design { SYSTEM } \
  -instance { PUL_GEN_1 } \
  -linked { Pulse_Gen } 

guide_instance_map \
  -design { UART } \
  -instance { U0_UART_TX } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART } \
  -instance { U0_UART_RX } \
  -linked { UART_RX } 

guide_instance_map \
  -design { Asynch_FIFO } \
  -instance { u_r2w_sync } \
  -linked { BIT_SYNC_NUM_STAGES2_BUS_WIDTH4 } 

guide_instance_map \
  -design { Asynch_FIFO } \
  -instance { fifomem } \
  -linked { FIFO_mem_Data_Width8_DEPTH8_POI_SIZE4 } 

guide_instance_map \
  -design { Asynch_FIFO } \
  -instance { rptr_empty } \
  -linked { r_empty_P_SIZE4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/Asynch_FIFO/r_empty.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { Asynch_FIFO } \
  -instance { wptr_full } \
  -linked { w_full_POI_SIZE4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/Asynch_FIFO/w_full.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { U1 } \
  -linked { tx_controller } 

guide_instance_map \
  -design { UART_TX } \
  -instance { P1 } \
  -linked { Parity_Calc } 

guide_instance_map \
  -design { UART_TX } \
  -instance { S1 } \
  -linked { Serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_TX/Serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { M1 } \
  -linked { mux_4_1 } 

guide_instance_map \
  -design { UART_RX } \
  -instance { D0 } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { E_B_c } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/edge_bit_counter.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { RX0 } \
  -linked { RX_controller } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/RX_controller.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { STP0 } \
  -linked { stop_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { STR0 } \
  -linked { strt_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { Par0 } \
  -linked { parity_check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { DSR0 } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Projects/System/RTL/UART/UART_RX/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_environment \
  { { elaborate { -library WORK SYSTEM } } \
    { current_design SYSTEM } } 

guide_uniquify \
  -design { SYSTEM } \
  { { F1_fifo/u_r2w_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0 } \
    { F1_fifo/u_w2r_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0 } \
    { U0_ClkDiv ClkDiv_0 } \
    { U1_ClkDiv ClkDiv_0 } \
    { RST_SYNC_1 RST_SYNC_0 } \
    { RST_SYNC_2 RST_SYNC_0 } } 

guide_transformation \
  -design { w_full_POI_SIZE4 } \
  -type { map } \
  -input { 4 src49 } \
  -output { 4 src51 } \
  -pre_resource { { 4 } add_22 = UADD { { src49 } { `b0001 } } } \
  -pre_assign { src51 = { add_22.out.1 } } \
  -post_resource { { 4 } add_22 = ADD { { src49 } { `b0001 } } } \
  -post_assign { src51 = { add_22.out.1 } } 

guide_transformation \
  -design { w_full_POI_SIZE4 } \
  -type { map } \
  -input { 2 src46 } \
  -input { 2 src47 } \
  -output { 1 src48 } \
  -pre_resource { { 1 } eq_56 = EQ { { src46 } { src47 } } } \
  -pre_assign { src48 = { eq_56.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_56 = CMP6 { { src46 } { src47 } { 0 } } } \
  -post_assign { src48 = { eq_56.out.5 } } 

guide_transformation \
  -design { r_empty_P_SIZE4 } \
  -type { map } \
  -input { 4 src73 } \
  -output { 4 src75 } \
  -pre_resource { { 4 } add_23 = UADD { { src73 } { `b0001 } } } \
  -pre_assign { src75 = { add_23.out.1 } } \
  -post_resource { { 4 } add_23 = ADD { { src73 } { `b0001 } } } \
  -post_assign { src75 = { add_23.out.1 } } 

guide_transformation \
  -design { r_empty_P_SIZE4 } \
  -type { map } \
  -input { 4 src70 } \
  -input { 4 src71 } \
  -output { 1 src72 } \
  -pre_resource { { 1 } eq_56 = EQ { { src70 } { src71 } } } \
  -pre_assign { src72 = { eq_56.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_56 = CMP6 { { src70 } { src71 } { 0 } } } \
  -post_assign { src72 = { eq_56.out.5 } } 

guide_transformation \
  -design { ALU } \
  -type { share } \
  -input { 8 src97 } \
  -input { 8 src98 } \
  -output { 1 src102 } \
  -output { 1 src101 } \
  -output { 1 src100 } \
  -pre_resource { { 1 } eq_93 = EQ { { src97 } { src98 } } } \
  -pre_resource { { 1 } gt_103 = UGT { { src97 } { src98 } } } \
  -pre_resource { { 1 } lt_111 = ULT { { src97 } { src98 } } } \
  -pre_assign { src102 = { eq_93.out.1 } } \
  -pre_assign { src101 = { gt_103.out.1 } } \
  -pre_assign { src100 = { lt_111.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src97 } { src98 } { 0 } } } \
  -post_assign { src102 = { r69.out.5 } } \
  -post_assign { src101 = { r69.out.3 } } \
  -post_assign { src100 = { r69.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src97 } \
  -input { 8 src98 } \
  -output { 9 src99 } \
  -pre_resource { { 9 } add_48 = UADD { { src97 ZERO 9 } { src98 ZERO 9 } } } \
  -pre_assign { src99 = { add_48.out.1 } } \
  -post_resource { { 9 } add_48 = ADD { { src97 ZERO 9 } { src98 ZERO 9 } } } \
  -post_assign { src99 = { add_48.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src97 } \
  -input { 8 src98 } \
  -output { 9 src105 } \
  -pre_resource { { 9 } sub_52 = USUB { { src97 ZERO 9 } { src98 ZERO 9 } } } \
  -pre_assign { src105 = { sub_52.out.1 } } \
  -post_resource { { 9 } sub_52 = SUB { { src97 ZERO 9 } { src98 ZERO 9 } } } \
  -post_assign { src105 = { sub_52.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src97 } \
  -input { 8 src98 } \
  -output { 16 src104 } \
  -pre_resource { { 16 } mult_56 = MULT_TC { { src97 } { src98 } { 0 } } } \
  -pre_assign { src104 = { mult_56.out.1 } } \
  -post_resource { { 16 } mult_56 = MULT_TC { { src97 } { src98 } { 0 } } } \
  -post_assign { src104 = { mult_56.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src97 } \
  -input { 8 src98 } \
  -output { 8 src103 } \
  -pre_resource { { 8 } div_60 = UDIV { { src97 } { src98 } } } \
  -pre_assign { src103 = { div_60.out.1 } } \
  -post_resource { { 8 } div_60 = UDIV { { src97 } { src98 } } } \
  -post_assign { src103 = { div_60.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 7 src272 } \
  -input { 7 src271 } \
  -output { 1 src273 } \
  -output { 1 src274 } \
  -pre_resource { { 1 } eq_37 = EQ { { src272 } { src271 } } } \
  -pre_resource { { 1 } eq_42 = EQ { { src272 } { src271 } } } \
  -pre_assign { src273 = { eq_37.out.1 } } \
  -pre_assign { src274 = { eq_42.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r64 = CMP6 { { src272 } { src271 } { 0 } } } \
  -post_assign { src273 = { r64.out.5 } } \
  -post_assign { src274 = { r64.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 7 src272 } \
  -input { 7 src269 } \
  -output { 1 src275 } \
  -pre_resource { { 1 } eq_42_2 = EQ { { src272 } { src269 } } } \
  -pre_assign { src275 = { eq_42_2.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_42_2 = CMP6 { { src272 } { src269 } { 0 } } } \
  -post_assign { src275 = { eq_42_2.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 7 src272 } \
  -output { 7 src276 } \
  -pre_resource { { 7 } add_49 = UADD { { src272 } { `b0000001 } } } \
  -pre_assign { src276 = { add_49.out.1 } } \
  -post_resource { { 7 } add_49 = ADD { { src272 } { `b0000001 } } } \
  -post_assign { src276 = { add_49.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { map } \
  -input { 7 src269 } \
  -output { 7 src271 } \
  -pre_resource { { 7 } sub_56 = USUB { { src269 } { `b0000001 } } } \
  -pre_assign { src271 = { sub_56.out.1 } } \
  -post_resource { { 7 } sub_56 = SUB { { src269 } { `b0000001 } } } \
  -post_assign { src271 = { sub_56.out.1 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 3 src284 } \
  -output { 3 src286 } \
  -pre_resource { { 3 } add_25 = UADD { { src284 } { `b001 } } } \
  -pre_assign { src286 = { add_25.out.1 } } \
  -post_resource { { 3 } add_25 = ADD { { src284 } { `b001 } } } \
  -post_assign { src286 = { add_25.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 3 src312 } \
  -output { 3 src314 } \
  -pre_resource { { 3 } add_21 = UADD { { src312 } { `b001 } } } \
  -pre_assign { src314 = { add_21.out.1 } } \
  -post_resource { { 3 } add_21 = ADD { { src312 } { `b001 } } } \
  -post_assign { src314 = { add_21.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 4 src315 } \
  -output { 4 src316 } \
  -pre_resource { { 4 } add_24 = UADD { { src315 } { `b0001 } } } \
  -pre_assign { src316 = { add_24.out.1 } } \
  -post_resource { { 4 } add_24 = ADD { { src315 } { `b0001 } } } \
  -post_assign { src316 = { add_24.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src331 } \
  -input { 3 src328 } \
  -output { 1 src332 } \
  -pre_resource { { 1 } eq_22 = EQ { { src331 } { src328 } } } \
  -pre_assign { src332 = { eq_22.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_22 = CMP6 { { src331 } { src328 } { 0 } } } \
  -post_assign { src332 = { eq_22.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src331 } \
  -input { 3 src330 } \
  -output { 1 src333 } \
  -pre_resource { { 1 } eq_24 = EQ { { src331 } { src330 } } } \
  -pre_assign { src333 = { eq_24.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_24 = CMP6 { { src331 } { src330 } { 0 } } } \
  -post_assign { src333 = { eq_24.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src331 } \
  -input { 3 src326 } \
  -output { 1 src334 } \
  -pre_resource { { 1 } eq_26 = EQ { { src331 } { src326 } } } \
  -pre_assign { src334 = { eq_26.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_26 = CMP6 { { src331 } { src326 } { 0 } } } \
  -post_assign { src334 = { eq_26.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src326 } \
  -output { 3 src330 } \
  -pre_resource { { 3 } sub_50 = USUB { { src326 } { `b010 } } } \
  -pre_assign { src330 = { sub_50.out.1 } } \
  -post_resource { { 3 } sub_50 = SUB { { src326 } { `b010 } } } \
  -post_assign { src330 = { sub_50.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 3 src326 } \
  -output { 3 src328 } \
  -pre_resource { { 3 } sub_51 = USUB { { src326 } { `b001 } } } \
  -pre_assign { src328 = { sub_51.out.1 } } \
  -post_resource { { 3 } sub_51 = SUB { { src326 } { `b001 } } } \
  -post_assign { src328 = { sub_51.out.1 } } 

guide_transformation \
  -design { Serializer } \
  -type { map } \
  -input { 4 src353 } \
  -output { 4 src355 } \
  -pre_resource { { 4 } add_43 = UADD { { src353 } { `b0001 } } } \
  -pre_assign { src355 = { add_43.out.1 } } \
  -post_resource { { 4 } add_43 = ADD { { src353 } { `b0001 } } } \
  -post_assign { src355 = { add_43.out.1 } } 

guide_uniquify \
  -design { SYSTEM } \
  { { RST_SYNC_2 RST_SYNC_1 } \
    { U1_ClkDiv ClkDiv_1 } \
    { F1_fifo/u_w2r_sync BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1 } \
    { U1_ClkDiv/U11 ClkDiv_0_MUX_OP_2_1_1_0 } \
    { U0_ClkDiv/U11 ClkDiv_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { SYSTEM } \
  { { U0_ALU/div_60 ALU_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src123 } \
  -input { 8 src124 } \
  -output { 16 src125 } \
  -pre_resource { { 16 } mult_56 = MULT_TC { { src123 } { src124 } { 0 } } } \
  -pre_assign { src125 = { mult_56.out.1 } } \
  -post_resource { { 16 } mult_56 = MULT_TC { { src123 } { src124 } { 0 } } } \
  -post_assign { src125 = { mult_56.out.1 } } 

guide_uniquify \
  -design { SYSTEM } \
  { { U0_ALU/dp_cluster_0/mult_56 ALU_DW02_mult_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_multiplier \
  -design { SYSTEM } \
  -instance { U0_ALU/div_60 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYSTEM } \
  -instance { U0_ALU/mult_56 } \
  -arch { csa } 

#---- Recording stopped at Thu Sep 21 03:21:22 2023

setup
