-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Thu Jun 16 17:29:47 2022
-- Host        : Alienware17R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/UDRC_HW/workspaces/vivado2021.2/PR_Test04/PR_Test04.gen/sources_1/bd/design_1/ip/design_1_dfx_axi_shutdown_man_0_0/design_1_dfx_axi_shutdown_man_0_0_sim_netlist.vhdl
-- Design      : design_1_dfx_axi_shutdown_man_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair120";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair122";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair103";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair88";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair90";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair111";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair78";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair80";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair67";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair69";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair54";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair56";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair24";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair26";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair14";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair16";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair113";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair101";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair121";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair124";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair105";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair89";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair92";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair79";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair82";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair68";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair112";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair71";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair55";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair58";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair25";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair28";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair18";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair115";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ : entity is "xpm_counter_updn";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair102";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 : entity is "xpm_fifo_reg_bit";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52 is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair93";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair29";
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 : entity is "xpm_fifo_rst";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base : entity is 72;
end design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 71;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70 downto 1) <= \^doutb\(70 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => dina(70),
      DPO => \gen_rd_b.doutb_reg0\(70),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => dina(71),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ : entity is 72;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 71;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => dina(70),
      DPO => \gen_rd_b.doutb_reg0\(70),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => '0',
      DPO => \gen_rd_b.doutb_reg0\(71),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ : entity is 72;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_n_0\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 71;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70 downto 1) <= \^doutb\(70 downto 1);
  doutb(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => \^doutb\(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => \^doutb\(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => \^doutb\(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => \^doutb\(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => \^doutb\(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => \^doutb\(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => \^doutb\(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => \^doutb\(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => \^doutb\(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => \^doutb\(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => \^doutb\(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => \^doutb\(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => \^doutb\(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => \^doutb\(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => \^doutb\(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => \^doutb\(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => \^doutb\(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => \^doutb\(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => \^doutb\(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => \^doutb\(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => \^doutb\(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => \^doutb\(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => \^doutb\(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => \^doutb\(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => \^doutb\(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => \^doutb\(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => \^doutb\(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => \^doutb\(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => \^doutb\(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => \^doutb\(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => \^doutb\(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => \^doutb\(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => \^doutb\(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => \^doutb\(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1) => \gen_rd_b.doutb_reg0\(1),
      DOA(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_n_1\,
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => dina(70),
      DPO => \gen_rd_b.doutb_reg0\(70),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => dina(71),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 71 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ : entity is 72;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\ : STD_LOGIC;
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[60]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[61]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[62]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[63]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[64]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[65]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[66]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[67]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[68]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[69]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[70]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[71]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 1152;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\ : label is 55;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 56;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\ : label is 69;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 1152;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 70;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\ : label is 71;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(60),
      Q => \gen_rd_b.doutb_reg\(60),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(61),
      Q => \gen_rd_b.doutb_reg\(61),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(62),
      Q => \gen_rd_b.doutb_reg\(62),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(63),
      Q => \gen_rd_b.doutb_reg\(63),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(64),
      Q => \gen_rd_b.doutb_reg\(64),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(65),
      Q => \gen_rd_b.doutb_reg\(65),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(66),
      Q => \gen_rd_b.doutb_reg\(66),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(67),
      Q => \gen_rd_b.doutb_reg\(67),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(68),
      Q => \gen_rd_b.doutb_reg\(68),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(69),
      Q => \gen_rd_b.doutb_reg\(69),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(70),
      Q => \gen_rd_b.doutb_reg\(70),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(71),
      Q => \gen_rd_b.doutb_reg\(71),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(60),
      Q => doutb(60),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(61),
      Q => doutb(61),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(62),
      Q => doutb(62),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(63),
      Q => doutb(63),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(64),
      Q => doutb(64),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(65),
      Q => doutb(65),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(66),
      Q => doutb(66),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(67),
      Q => doutb(67),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(68),
      Q => doutb(68),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(69),
      Q => doutb(69),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(70),
      Q => doutb(70),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(71),
      Q => doutb(71),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => dina(53 downto 52),
      DIG(1 downto 0) => dina(55 downto 54),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(57 downto 56),
      DIB(1 downto 0) => dina(59 downto 58),
      DIC(1 downto 0) => dina(61 downto 60),
      DID(1 downto 0) => dina(63 downto 62),
      DIE(1 downto 0) => dina(65 downto 64),
      DIF(1 downto 0) => dina(67 downto 66),
      DIG(1 downto 0) => dina(69 downto 68),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(61 downto 60),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(63 downto 62),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(65 downto 64),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(67 downto 66),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(69 downto 68),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_69_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => dina(70),
      DPO => \gen_rd_b.doutb_reg0\(70),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => '0',
      D => '0',
      DPO => \gen_rd_b.doutb_reg0\(71),
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => '0',
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_70_71__0_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 608;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ : entity is 40;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_n_8\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 608;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 608;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 37;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36 downto 0) <= \^doutb\(36 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => \^doutb\(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_n_8\,
      DOE(0) => \gen_rd_b.doutb_reg0\(36),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 608;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ : entity is 40;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 608;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 608;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\ : label is 37;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1) => '0',
      DIE(0) => dina(36),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_37_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 64;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ : entity is 4;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_n_2\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 3;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2 downto 0) <= \^doutb\(2 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_n_2\,
      DOB(0) => \gen_rd_b.doutb_reg0\(2),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 64;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ : entity is 4;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 64;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\ : label is 3;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1) => '0',
      DIB(0) => dina(2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_3_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 36 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 36 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 592;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 37;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ : entity is 40;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_n_6\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 592;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 592;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 592;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 36;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(36) <= \^doutb\(36);
  doutb(35) <= \<const0>\;
  doutb(34 downto 0) <= \^doutb\(34 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => \^doutb\(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => \^doutb\(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => \^doutb\(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => \^doutb\(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => \^doutb\(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => \^doutb\(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => \^doutb\(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => \^doutb\(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => \^doutb\(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => \^doutb\(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => \^doutb\(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => \^doutb\(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => \^doutb\(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => \^doutb\(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => \^doutb\(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => \^doutb\(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => \^doutb\(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => \^doutb\(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => \^doutb\(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1) => '0',
      DIE(0) => dina(36),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_n_6\,
      DOD(0) => \gen_rd_b.doutb_reg0\(34),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_rd_b.doutb_reg0\(36),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 36 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 36 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 36 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 592;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 37;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ : entity is 40;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 592;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 592;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 592;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\ : label is 36;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1) => '0',
      DID(0) => dina(34),
      DIE(1) => '0',
      DIE(0) => dina(36),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_rd_b.doutb_reg0\(36),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_36_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
o3KDdy+FYjZKYb00H0K0dl0MI1BEYJA1jRexnkKd2tnXy7Ai5+t39/Wk2C0e1Wk836pWF1Yfmsit
UWnk4asBjGTB/SOIw/2kkZRdP55LEXz59jh4DcGybxFwKe6pfVc6DWi3hpSQlC4S8f95x82e9RM3
2pjl9x1ZaL+HIVHRb08=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OKn/NQt5b9IlNxoqE7WhwDp9t8Hn/4n99lAHSsXCAfwSu7SwnH6hlW8UHicvxklSUf60SGlyMQ8F
FPZcFlWEQwxiSnwAfeZOq3puw1jcLDMfuF8muhJVncx00XsrcUQGSeDnbVFMVrSnAn4VqTik5RnY
r6RFLwS10yyIIylYMzqyBgCrx3adi2snpaJwmWt8qelcnORxUcy5G/DvL3aGa7eCJJbo6BMNWk7X
iVUFEMU6hIKbZ0ccpGUwOttBTDp8kNZHovy7201riUhWxTzXoUA0aVhiuxlKxHT5TsOAY0kM2nM6
GIr5E/RX0CW8h2Mjz9WyH2CailDW4z7hCw9jvw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KDZMj94Il9GTpK0dVsqrRkBX7xqv0lWwSFI6ZONgU7IAG8kkwU2hCn7zd/uEkCdQzl8slx0y1ayE
CfitG5B3PHgqs686Qy2M3OBTfFYnCs/jPWdcBqHdXxRJyR+1xHyt+AIvujlaNpj5jmmFLmcksk1k
lFHIPdFzJU1xrI1OBkM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ct4GFdLLYruoHj3psAW/Wbw6WkROnO6WT/hBx0WfIoYMVlTefDadvb4fsybLCPB0zE7v9oGKLBHF
FxGuZbfuSJGerF4olBwr5iwlErTwpETbLjA3W7+d/LgFL4B7u/OSo1fzXg7mmg4+2nr1tqUJA1rL
4F+jZVFaRmU+xMo3lAGowUD06USuREho6dSziGcin+LDiWdgSfNJehUAyxUeAWpPqtX4sMXYho3q
6kpRrcGnZ4CNbF+pYQ3SXmRm1LmCOC6umJOkSiNPfhyO377BOc3acf9SQoZaoGVyQKbcj6Yq8Spo
offNZEFkoWL+FgA6k7HFHRpaMyrkrvxWxZW+8A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DXMTy8XF7MKL8ngswtpN2W104ZWxQDNUNEKaSYVT5fhkMShOCc2DkyZffuAhuAuImPXfJ/jw8PsW
oMNm2mYWRQ+CCy3xfQ6jiguuczMihLj18E0vaB4/CjZ+PtmWvlRC66M8rUrWvfiSKCwA2MqTTaC9
8Ebh/qbh4sQe/c9jf6c6e7kGlCdbP7/BZucEkVUGQgexWcCtjtBgy7Ptyv4FZZRprZh99wQYzIPt
dfRkkRfQNbVSprpNRlz05hDdbQVJzkh9Vyy/EvVzf9D0tEHqEtWLQSeyX+vtDNICfqkeOClnBp9I
mHvqmsLTpPdBmOkTNpDLKj6lpIYRyvxlxK5U0w==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aVi6FftFlKmXvkr3q7caJtKND3w5WfgM9UVmvwq66hF/FEWt8g3Zyt2LtQuE6BHno0TOSrUUgomB
A3bvoVfeLMORh8s3+8bpW7NHbbnc57Jwtw7hKhlYD+hFrjlBiNSvJrI35RoB+9b5daly0S38MAzd
nfUa3khR5acemP6G3xt6nJmvaTP8l+LSq7DXXS6CvvviYki3P7fYVD5VTQc3cG3tDLE6LF5E1FRf
xgV3FjjQksTADl8QFMdXiVKxZvfpGUqNvklin3Bescf5BbDImEDWPCg9H4UzmnZfkdDehAWd8ZU5
qY/AyWJc5znvzAxtr+FPEoYdM+8smiKuPKnLXw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
X6YzjWq/YQ1CJWs91MTaIfkSJi3KNTChzYuYExVgkSBW1gk1xsH2pRhJ423w2i9UBl22ug8LctUp
XJSBUebthPFX5gLRdJNhgOgm8MvVfBVLz+6I3fFFsn9cEtSYWjGy5Sdew/+2IcNx0PjfonLUGT+g
0jWvlO3pfW1sEtoV5xfHMsrkxuEx2z+rV5znx3XS3gAAvzsOgMjtCYUvCUtTFxXDwNQu28ek8+pH
QNtAag5aQ7G5gw4Gx/0CPpFICRhAMtmL+geFMVCAq1ESo1vjkVPCNRjXf8EarlmoVb9ctP53pqom
AzrgJU/tQtgDm46rfeYDURn8tWj43QbDvAcNGQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
ooPDqRa3x1GxiHQjR4xySrDApDo+a1QeyhmZQcpRN/ZX84ywEECbsnXWYHJHTqdK0aSN9/p+zSlp
E/c4uYQ+knMdO0hsZnhIRHTx3/pHzBGp976JeN1ff4xYQ11QzjGawrioo3jiD47WoFzehA5iciSJ
39R4QzvI3cqrfKQSbrnV1FqMwwBfrJw/XsTiJjMEs0Ne4veMf4ebhSuDTjzoM3yzaZiyIPI0/pfb
6Hy6wFFtYZXed4tlbqo+P6/3t8vmeqlY1wUkRBMg3u2ecCRjC62/0NNknHMWinXKg+lzBt07y89T
cKRA+72DN2TOG4RviLPqGQ4X/gouQy75UNhlaP2JadWud6tIZseL9xb97Vb88tDpDjNKLSjBdKqp
R+fk7FbFr2L4vLUjvFfFCxA1yecjqf694m3lMraQmpvKT3qhalJ0kVRWNGPYT/ifrAAGBd4370gI
xY1QFPkSBf2RAfe3wH6IKCXJDjkWfKaL3TkWgutAYcWJeZga81rfZ/8e

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JIkz47joawbBJhLsYHaMe0ly8b0y3NIGxHWCDWyBotdcH2O1t8NjGXNU8OSfYRLSlkf8xUMy7+Z5
WYsfpCU2OXUtiFlJWyuVzDoPYVlmZN8VhXQ6Px0s7gWM+lvaBRx7gY8i73hFFL8caof4961eN/Xl
+VkIjt3cu8WnkjzVkqOKn3ycxYuFjtRwmf4iBljYA5eZjfzR7ubRJ9mI8yIB13ZBrN+Q9oy+RTrQ
Uc89Mh8UrTSPz/qNBNDMyV6wAIxS7rAlRKgTG19X2D8z3aNTHyvZoe8IAlHTsPO7S9dRn6rVbiED
KDxMdOkoOO0Q0OnJM3nydNQBjG0ik1ygpJ0nhA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7584)
`protect data_block
Cg8IclZJ0EWtbjv1Hj0x33szI/vcxKZcfoIyMhW+Z5N7PGtbu7S8LFLbgP0HTC6xEiXoZNS5oIjt
rUwTG+UBevuQoBLqq25TmkypXk5CX1Curm9BWhV7iLMaNTByBIjVkT1vWMneofnTHvrHoEnQ22GL
ewYgVa5Ei8F3kR+J77RPCW+IlLFOdQhNyg83JRawD4qEZ+picLteSvOsn7QoNC01SSWtk9H8pygC
BkVRP0YAmMd+9jmKyeGjJm5yeefWqK93+vw9vSUUUFPlIWtF6YpslJB4RVMjMga3kkAWJju0cGXh
2n72MKJJM0sOi1b4cKrfGEwQM43GpKlR8UAVDUFABp84yYINUjxISoG355VHd0QZG7Y6wZDS3ual
n6MTmzPwOGnvnqSv4tLhe1Etogeh3OboOw2Xtth31JHUYdWufXPGgnnv5nREy7S5apT3XZGj8k4s
TO6+PWczsbzpXnIap2bSP3GGbsL5E3KVib5mkKUm/alzRrQb65u1YPjI+xBuiZxjtdeJOOzy2Ifq
bqNRryRV8Oy9/c6rmAB8zY2/J+fopAGDGUhdL1Ar0+F1OeRSsc9djhSZvevqDiphNVRjAfZgqUud
yY3MftUS2Ru2GqdJHuTRWsu4z8tiI0ZtSbrElKhR0GWGQt0+ctW9/BbWhHVsfCoIt3+MljpM6d91
qNPU1DQerLf6mEAUg55ii+vT4x5B45oG0B7ADkQmrtIOgQ+Iyw8JBoQjKr+eZ9SR3zTbxRJw3DK1
9pYO5aSAxyHmWc19OesFdUA+hy87oS0sVjaDRCLRQ74jI7HR0nfDF6bHb+pIngemqcqeetfhNcgD
5F4813cnH33kQxluEFNSA78pL4aY6KIrBVkkA64d/82UvGtkd4OypjSzZCJBz3He3gyua44lO8SP
sSZ3OWWflcwhaTOLOXd6b4flkPXBPCRYcKIefRb7fiIJNpq71Otkv55xJ3IuCSqxIy5KfauS9qyW
MScl24qF/45j0QI3UnJurZBIpreG8yolOyS6b1JCFA03MVIeUs8biB1oGnMVqp20jcxi9RC0kITx
0tK9BJbq9W9I6r1iJ1dShHeaM6q9IHdHmauzgC79COc9wM7sYPglFOM3nn8R2Hn3GSwTNhVJ37sP
6/k2cfUlY8pDH9QTlfqWxmBZFtHTiTvLGZrYrpI/1ScmBRXVV9PsD1KSoVkX8IOj6X/zmngMVuRg
UbDNyB45bse2JbQDXCOxhAjmLFycUtnMH3gyBizcdJcAzUzAEN6yAFC70CwDIMD74Ur15K1KEw0j
qAFHsMdO1Le6p3MQjMQkHtT596QkiaS7aWvITBbUKURaEsIk/9WCq1rCzLYZwqTm/3dQA4UEDNJR
gXEXonijKrM6/NPpSGRfWIMKd/hi2xCZ1Qo8EiU061sv7zC0KwAYK+gkuWS54k3Id5psCVegTTB1
StJLhFNtVQ0Mqombj5u2Z+VwA7GQ0A/rRXFogZGnsLbhfPchVB60aUWBEjuPOOIN+dR84UkPIQtz
Ar9/LgHRrCpPtmEfvfFn8FMqOY4/Uk8Zr9yUHnTr3YD3NQyNhScK/t/t9MjB5O6tTS/G3TFeo9vS
aoCEZ6A2jNKfKmzEHh7z0Wa/vTFzf5TuENSTD2OZRqzgua6Mctdh550il3yy+L9MRsxKcNyCs1B3
SWWwqs/0YiyFPedHxuQZhwWyn5yWa4N2l32bu8doFJh6jPqoavf00rmCph+dr/vUhUSRVKObAoY3
03+oaVm3U3Cq8g/F46iY3e4e5/Pxsf5ueGZiiMhQFZ7htOZadMBYJniyXhmFKlRobvG2okn+j3BL
2b06h+RIs32zprU1L5KAvFQg7RnfkjUSmp5rlOUAljyyZZWKQAUX4h1Gy+R/4a4Xx1y4ft4zbGGQ
Q5sXgnkvHTyDrRHtu8QsQYlYBWXEJTsHFkX2r1onn1JMfJ/EW900LDgx4Sk31BLNVHBs5Px9hG/A
3YOO24l1wuZt2wnProuROGtks7SZO42PhBYfcqxfhEVsMTVB15kdhE9JcjzQ/FyBEcCveV55FBzN
kCYfOjzfKJqB8ZKLq+nZRs/gR1xgfGJFvZRHGwFhfdX9BZ0OCWq2Ac2oynYfH8LF2tLKZ4NCzQub
EQnjZlrSwtsOCs7sXn1XHoV9D/n9fbg8/UfvCIqPspHa5WCEOeNKUo/PQdbBEwL9xQ1TpW+FCgh6
zTTDgl66ftCVr+XRj2cC6iQTnB+SLdbdp6DtGL2LF075wI0O7aY2aFVDTtAxqu47/hVrry452ycL
Vw5cH82kENmCbGdEjLIwvxU6HNOPcWR7KuTf/9J+/YhcrSeg+FErXqKSX7/MBvTR8Il+m03lqCo+
1Lao4EY/3hYlU6Gfr3ubCi96m1gRMHBGNAOE1yUODxyRv8Jj88Yf3O9uIXTKoPnfXmV+JmGTF+de
qB7BZXGIZFgRxejTDjB36BRVXkN8Vx6XYuzWf1GosR9pUV4HJXR+AndIbOk4l3tIUc/6+KQBkv1Z
Xb4r6iQbGuH2Mj9UttScLigFrdHebQcb4RzazWC4J3FK7gsjGbnM0EXQ1ZQXPBueex3eqBYcbBdi
mn6FBbMTKWxla/a3i6gnEBrZnddGFmq2Vd5hIL/ROuMDW5f3WUEGPhm4QP7CFDQ4S/2VoWFNgOPj
VcdNUgmmYl39TnKlBSB6ABY2arxdIFUBlW/Jp7Lc4GmidZhNJVfAXkiHccXuht0b3DSq8GoiBHdi
oRPaJrxDtwQ8WAJxrxzsDpBrI2IZ9erszmSr0lJgiqZbeN611c6/I3EIt3ZdDt6T6fCS7RSXkvIt
ve87OD8w7lDeqkluoffXYx2LAU+MHyD27LZO6JfeS+AjvOKy3Yb3rZcVEOnjfq0l74zlIHhCO1Ks
wuyXCXdh85KDbKxa6bJrp1n5JbGpGKZaTl1WKBWGeOuD6wU5AWnWhStETgfP25ZpNETLkj6bh4EJ
MGfLp5RMTnQpmfn+3PAqCfokTQV8THOiXMXs/FfgzpKqvBmsh+YANPaxmr6Xi0UHRxLQKvTbJXgb
iXo6di5Gv5kY6mbEim5jmaABQip7tDhR1L73bhopgLgn9V+Twuhnk+oj2PGGq+Awx44z/96OQGDZ
KiOegDv/GkNuDmjLU0beN/NyzVupE9SpmcFJWFHC0x+PqJOiL132Gm7YTOgtNgEGNfgl9HauixqD
z5AWK4IRQiA5zm7jAia+/MtMtiEf5R4Eon0tVAb3KhFi8D8z7N3Z/qe5GangmfginDU1rpo3IUDN
I8oBfBCbCDIZA2Od2yBPcFD1u20DfAEDNDxZsvDoWLknxzVvPPGhDlHe3YAN322JOJ47iG7rXjqq
3zAHRgLTfFNBxiKmJhv4TdE6ooKSP1u+gkrem53TgSLoiLVYaXhLanFWShE7aAdp11moVYCbnIiL
XovlVvx8EF/VMrZIbWzP7bDogAtWM/EqK/KylFz85V3CfJRr8X/nO75K4tw3n21h4sbm3vLfwuP5
YX5sxWtDp6jEh4l3Pu547W+37JLA8Dd1mdRaxzgGhOHToO3mkz/Wcd2YXU0BpgDXRx7F7LReBc7x
uL6CWWaj/Pfvr87A7/Jj1otVzcPVhaVOsmgTAegGAb92kjij3tfHKBCPJbdI5h48Fvr1CYCVIyg7
xPdJAMo4YBAZhr/mRTvlvWxDXyGiv+36NVTaKHyddBlWrHXFICRcsUP7iyF7i+l/eVKYSIG2hWEd
7Y7iX64yLVhIMQCCR5NLQjZ77ZvHWVKlXcFoH9Z6oEwMMx64bIOvf1W4bNMLbMb+tChEc6MHeClw
y4WuQNxd295V1ComP/olBCvAj4dHlf5NZD/nRbM/8T8GZLtmpq/eCNF9dFOeJVuTyMVmEPeAgEkD
dvlAaVI0mT/EJ6BEGIavO3SXfoU1/QUQI57jwt/w6hhT08Zm36gohPTYE6rjYdc61osM2YaL9O/A
SydzBnpdwQAcmzRpgmKvme7XDtGKuPsDZSdrRMjs9Wrj+uDh8M8AsfAwzfPWMcJxjosFg6K21JYu
FCgN+CX6o/v0cTgRWjQVij2nz17XK+Av7D4fnckqneQcFoCRibolQQcMFTwaQMStBjdy9rT9/Q5W
Zmah46xa67SgLtg8NwNbD0iC5BCQ8Cf8tLQnXIPyrNE4Mp7+SRH8Ip07Rhs12ITY5jGOBuw0LwC+
U6+Yh4PDKafr66MTMPZ811HcvyqsV7flZQtpSfLevWkN4myNo5zl/LNuAQy5RCBluWd1e4WGYyf8
7nweAB/noh2nGdCQ8hxPMEACQR9P5HbT6FxBEwDD5VHKPqezlUYP/3zbuFTnknxW8+Yq1mqwYyjP
IlWKk+TJPH2/WcEdUJbRVkWR2ADQ9cQFSYZyMbIzsXTmji2p5qzViyROz6gNb3YPUjR7oK4X20L5
GiqJKzyXpRkL64zsAHl95mRDc5hrBnEx9cSd5kg3KYVtpB4BxahkCAt4NtF7uVgCwFkOCR+z3exc
/gQ2LGQovhz07ajNBDwzcbA7J+Hp2BkeVMzEOBc2oYleOBRachLK3ORshP+kWW9263XW/Bfr/rtf
xOWKacg2jmc/rNCU5gx4OLt2rVS3kjhMsnJpiwVcgmlP2fRg+r279Nnp14U8JDFdiQNQUHJps+OA
LCDEopge0vusfzhFKTbgnBr/oo1dNJ7lsVTuRPGo0Ksysym3+cD9bAhaWdQ7CuLMkrQDAcbo/Hy9
8RFtReuZMvNb0+gIf9djHIuVzZQpFx8+orT+Ci6aum0BK4zRR82x6dyBHzjFb+N3YiNP/rdI33d+
p+vuXnzRjDveEYyQPi5dUwPu8taoPCxQ7xnHMBugOAuzHNiSBPLozmanX1MV4D2wezVWK2LLUq9h
l+vwlpzm5Q78xWKxEfKMpXyfUl2OOK9EmL8FoJMvAnKFaA/F/tSqqraQIAeScnPuYL+kyQyZdVRs
Wiy+3n/ptXYAjWQNbEcj/TcTw8B6bMIyawmv5aC2B5LBiH1QpToVh0H1FYsSoA6kOwzCQY0FPPk0
wBZFX1uRppw5aPK5iCnVpmA+76mztU3mJK9lYbBF252/btFdsLLxOsDNcrkZm+0SPxs9j6pjMxng
9R5XfywQxpgvwBfjylebN2wqMhMPDvbKE8Y4K3C1k1ME66wkhn/NARvJDHEBY8ITloA00a0haMQT
6U+9S1oP6v3S+b0scm0GTVxSCU2otO+0f4VywFGuYPzhKRi42AJ/hmwGmwHIj4cfA1G/wQImdu1U
drtW2+nqmg2XYHBaZz4UQ9Csr1DD3kjgowckO5sBrdxZ5CuvoekUo7e9BAcrlPNSQ4txxHLLrzSd
jf1tf143Dd6ZMFhp2beyYPy0XKeGWgIwcPzxVV6pl++1SLZio0lWkLAG4sANOQDceqDFd1sgUMuK
4ET0Tn9A8P6g6mcFtP2pO/5UKIZ9t6NF+uU+Fkc1Jzo8fxE3zeVZn8S67vXjK1TV1QnMmuG64sor
3SEaOjDmEUYQRNzvomSmfl8yyIRqlGVjscwVxmMtHZEq29kdPqYxeLDAQM3UcZeviSLFqYzAJrEI
EPeVDXDuS79w56xhOeRWaiSRf8y67Nsecty+FZvB3ss2kF4rTXY6FHqSgRtKuMUymR2W00T8/kxE
Zf6nUCyoK6eisM1gGzld8FrEELSAUITKUmWeYCmkdMZwVwGBevD9bG8zgUTdNX2SiQhWDLQqzPg5
jaL1UQFPgpWKi9KlrRl0PBX52gGEK115HdOMp99AFhipEe3v93ySh2MzlevZgx1w8CJRvT8zFOc/
xMCzpXSYFVnNnGJ2J0KyMANucKbCNpHsEC6mAl9H7s1vnwZ0iDZXdx8U7DgfK9HaIAflWno5h74V
BvKQpCvBtOEiwpmj9/ci9dDcfp0MW3DXisqZ9XMXPHqZjRGD3Fp4sGZM/ff+uQDRomq6qzoYudVS
k4RKQPr7LM9AImiuL3CzYlgvqYZjADxe14x/ziKL7vNXtAb6Jl6NLKUUQMNDU3QRLKfVG7YDFd8k
jNKhHtxn7toNY6Pz8wSoTL7Q8h31khBBYcyWT4MroxhzpJEQSh7moXFXccZaUiqGiOetHH0Q4KyB
7NzETGbsPCoGs0WV5XG4ZWByrWPp1WUqq/hACTO8hfr1BxCJOzGnDt4ETCgWU/ltkby+qyArEZK9
42MPKYw4ocUKVMU2D9GlNh2dsnP+MFwYWTE+FlScQeIrqFfyjr7HwJcKFP+K77dv57WBe5D69cqc
TfVDfQeZwkkye1YsU+vB8pVDLG8rJNNi26hPBt+rCRuTAvaMi5GUxvvmixso3/s/Dfo2FT7vK9JI
YFk092zyqqY5QYH1bgHrZzqIKHFPtC0QlnK1m0pr8Dhad6O+5Ff8mc9tyTGQjssF5g9CSPYxnQSt
uHexgab0Z7wN1LrPrif7fTBhHb0SLEVvHsRzTDVtKfBXNorI7vHe9pIMYvUdvVEOHZt5oenTb84R
0YImNdBflRccqVFI63gcVE9CQt7zLixUmbs/nllrHaYyISq4Bd/7pK5AiWtlq3n4U+HxwoDwI5d0
nXF7Wl6BDg9KfFaUyhYxvTmMNRKyKxmOLPb3iKOtVSsSgghMiQe8IDol3doT+rpo2RtmuSsdBrp/
MeJW9Lyp51Zym7DmCCEjvLRuQFJORlWF6v5oJum+AP4bQy3ZCtaJDFdkubP2gvu6HQltZk5ycX6O
Fx/RBwux5zAFsCtQRhqzIajCw1CuDuqqsmtntAupPCQ+xioPJTdbSPf8nIWb7pU+f1WznbRmHnCc
N+KiGni9hhDYsKB+YqUBx/mK+5qYYCkVADPcRc5x3hwRZma0URKk9zoRakd8I5Kcg5JkqjMmaDAc
A1gbjWgZE7hert54+R7aljS0jOhhNyRPnFpF4wIFbwOj7eHWWq4BHi4pylHsSAzypWgrUOB2CaWL
lvslt9oKt6HstiC2ms53AvPZ3+q9EFwGhB/xs+mYj3SertOuOg1bpoTvhSgW3FT0h2MH8joOM41B
uif7602LhQaLcxELbHNPf9FIXkapGUYO75XgF/Rsqr5GahlkZF82fgr7z+a1C60G8xSg8UUgV+Ow
jT2XGr8o7RGt7z7cJYTpDXGVxNXCqJvj/isurcmgEHWuU/I7lIuSG4Ib6NgegHj5+BL6op/F5Qym
EK7upNZtHKRYP6T4J6f75PF8T7sbXDcTOfIzCKZiH8MJBAS9qMPheC8EFlwQzrU2nJo90VNAZV3f
uUVqYyi5AoabycuihucfvM2repEvebx1/QZrwXLLR1mnPkJSV7SrKjR925nnJ2kZQmBAwGeSxK0z
2c6imcNzzf7JK2rCc6MT5XF7HyoORA+1p/cirqrDDs00Q69nrZoeZeN8SySXc67/jxb84UdTG3Fb
T/kbeuOJW0HXkgv9fsnRy2rq5RRuvkXpE4g7zRPEdDNi0mN55MQgbzbrOLTDtwTf69j1ZigI4deK
StW4piVE3WeiMf0OPPry6dh8Peuk9bIlxgpuuVuOJ9bYjEe9ak49S3FModbEvzyXOOWPk5AT9PLZ
AikREsKFQEVd8nKpZ1wLWhqyFoDIKc/jZAcM+Nt5loeZJ+YSXeBMu6I1tn36o3vC05defnJJMzQ7
NMEoCem1MkH7nUyPHWNtfckVdrZMbOEsxKRVaBn/lSWNgFt3kEu0owCqhDuzIpSyuW132+fJrHpO
ujUOBfKpppaGzloSf1vsQE589R+xML5VikDRRKcIFiPaZJCPYPR5Ru6+/k4PE5pIPCWIqeFqYUH8
xgvfwNZlchn7gqUXHeaJ2WMHHHHXVyr5GtTnCGQVj/8+G0CE+omum9RMMhjDM9NmCoz2KW7Jkm26
d7v/qdWfXiPIp4DJXuaXt9EIy6Zj/lRjuilP1Xk2fVrO6DIrESqWZGuvsEele1yIYwmpMCAzGaah
BeMNOTD9NKaNJpRVG4Ebz9K159wQbOIvycEze8tEqpiO5sOb/XVk+cbJSAKODc38bloC4AvhISkK
lz/PcJFrdxc4CYkUmH5DSJ+nbFoNMEVhnnv94cBJ0U2lj3RgjU/LMVP/S81N7WD9b0eEjWtw0Ql0
IczM1vWHoBHT0KLPiqUqb4yyfc8R7ZbNX4B+43a5jR8OOOUt2kTqQEmzyUMpkBbodoqqYhVnwR8A
910vNlljgINYhiIIXkqzlfLL2A3ZqNnQG0aFbzkM7PcHyTJVvSrwdkGa8XaDkZZQIoKYZViN0LGs
hQhkxHYHf4ulPGiR8789bMLaZvHRShqU4N6Iwd5JRVqLvBftzyKJk7qgvYBa6QPtbG1LN3vnDKbM
EY+QGsKxX5AvnQ4CFDODtItPkwigl5eMCOWYo3KvyMhDqP7B8IerxYK83CMWw5HSI9CvymcdFGqR
RCciWfDd9pqNWQMm9u170Hi+JiqbFm7x0hj+JofWkRSNFWUGPrvxLeArwfm/lyFwQX7UfQP3xozj
mgS4Nt3mSSgdKsg4gMPFPOWrdhDnaBgPfjlPx9dm7W89TDvX5CP9wwYlu3JsOzGfSDZOpn/t7r9c
Gnbyu0TG3URq/o+wgsKPt9DxCqFY91GEeupKjqMPPRy0kUb36CKg6Gh9I2VeqhqQIKw8nCdzmbHV
KWY29RmA/xldv7qcd1uAOeMI9/VVWnqnZVGc1BG5XnRtBO8lj/pQBwqc16VwJHL/oKRPAUUjILoJ
HzBeAM/URj+UvqJllXVOYZw7PY5XBMvkIPKAfPkiO/7oUMkQJcQhZxTmSvf+LtHfg+XtP4YoEhpN
BMTyK/vCu1L3cBgSFVDV4g3BqADn38Lb6Xya1tspsKYqoBLXDZN0vEGG9sRAdWnOTf05eIXLcEPi
n45oEIbEB6kMJmGypo+wrwkF2IHn+gEuKkHK2s2f2hznZusVaXyT7WMsGZIjVOkpWvd+ZXV7oP4b
RYh2DO8PFLMlSs0wrUbn3+OcqZ3GaCEBL0+KJXeBoCTQ9dhB7uutnvO6AyNcUXsMKsk0DHQvLMU2
u1+ECUr+XmKVclUVJviJ7tTE+45NaiwUNCn2y4vXQRChajXNd9IHnG7m1UE+8dd5m/zBPw30L2He
S5JDj2KqjJYzYQVCzA9zSO2JmOZiGu+T4K66lfKZobIwGuVujbx+7xuBeH/dmqjJ0G9fGUMWAGnz
5G133XRhqFpQrfSfZ06v7gv89BqqGFSM8h6vixU2xx1XJ/oXRILZ6/Oya5bx5nSFzPL/M10MX020
r6ZvY/cC2YJUs7DfvhSbCwnPY6+1d5+NaYKX5h81jGWKXKUjBlTYXlPterVuNYfH8372S2HMkdIQ
m9hk9diynC9RCYIAzzhJ+a4Y2YuJkszgHHh38WmTXXIuAqdWutqOzFkq+B+ZW4EzGsVvovB5YbZd
lqBF8jEjb//v/nsTFFQ8YwJCrb6NCwBQpT/jlFiTn2T0QHsuORZrSbBBPDMbY9kl78TYZ5BT7NzO
LOYBUeLXQJh77k9U6a66LxUUknbimYXZIfX4boyPSB6D9xHsvaglGlVTNGWcq44P6aO68LaRiKgi
Zgzv9Ssd6i/guWCzj1Kfh3wtOLACfZgrxSDFm/kCVK4WzvWL4usR6U34TI6fFg/ksJ60/QhyUs2y
V7h4S/P6amDwBZYdxkQzCjgvlsgAI9+oSStS3/NbhLZZW8DFSvJYwI/FMubxIjS7Vtz0Lv99qsKQ
q5etf2biuVoNbrQw8DUYQE4T2xBETdQN01AThUN+DC7M+TsWIbfFwTa2JPO1Yv5EbDrh4zhYby2O
HfsPT7C6hv1CCarG4WTwXH92XiJkNvGazy8zcROmaPoaBeuPnZpFqyeXrViaFd4pr0Imv6469FLW
qIYE9sCisFfc5wtrjqhKbMNQd9/xU+wOC+h91MCcoYAvj0P+kNL9FELgqsloey5p2tpAEbicN/uy
PR6GRoGQM2sdlcCIdER7ztrQIjwRltP1vl2LLzgTowXYrL2IA5Bi7KhkeEpz1M/qMNSXvrrIOjPK
y23r+a/ePm8nW95iqm0hFF1Mv4Sm+CRtQ4osDqOcAusAIxyOoP1kFdDq0UlWH+AjnA96UNBZX8jH
Ril1BtMn4YyfbKFJ9S05BavDgQK4blTwFSOznMD0ngnLPOoUvJlfUpzDprV8vJQWPPfbU1Tbe03E
VHy4
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1152;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 72;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base : entity is 1;
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair19";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair19";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(71) <= \<const0>\;
  dout(70 downto 1) <= \^dout\(70 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(71 downto 0) => din(71 downto 0),
      dinb(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(71 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(71 downto 0),
      doutb(71) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(71),
      doutb(70 downto 1) => \^dout\(70 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_44\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_45\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_46
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_47\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_48\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_49
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1152;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 72;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair73";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair72";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair72";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__4\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(71) => '0',
      dina(70 downto 0) => din(70 downto 0),
      dinb(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(71 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(71 downto 0),
      doutb(71 downto 0) => dout(71 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_26\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_27\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_28
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_29\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_30\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_31
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1152;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 72;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair84";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair83";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair83";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(71) <= \<const0>\;
  dout(70 downto 1) <= \^dout\(70 downto 1);
  dout(0) <= \<const0>\;
  empty <= \^empty\;
  full <= \<const0>\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__5\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(71 downto 0) => din(71 downto 0),
      dinb(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(71 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(71 downto 0),
      doutb(71) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(71),
      doutb(70 downto 1) => \^dout\(70 downto 1),
      doutb(0) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_20\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_21\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_22
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_23\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_24\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_25
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[3]\ => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1152;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 72;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair8";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair7";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1152;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 72;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair7";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__6\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(71) => '0',
      dina(70 downto 0) => din(70 downto 0),
      dinb(71 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(71 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(71 downto 0),
      doutb(71 downto 0) => dout(71 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_50\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_51\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_52
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_53\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_54\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_55
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 608;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 to 37 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair107";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair106";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 608;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair106";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36 downto 0) <= \^dout\(36 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(37 downto 0) => din(37 downto 0),
      dinb(37 downto 0) => B"00000000000000000000000000000000000000",
      douta(37 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(37 downto 0),
      doutb(37) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(37),
      doutb(36 downto 0) => \^dout\(36 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_8\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_9\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_10
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_11\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_12\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_13
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 608;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair94";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 608;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair94";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized0__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(37) => '0',
      dina(36 downto 0) => din(36 downto 0),
      dinb(37 downto 0) => B"00000000000000000000000000000000000000",
      douta(37 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(37 downto 0),
      doutb(37 downto 0) => dout(37 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_14\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_15\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_16
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_19
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 64;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair126";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair125";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair125";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2 downto 0) <= \^dout\(2 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(3 downto 0) => din(3 downto 0),
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(3 downto 0),
      doutb(3) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(3),
      doutb(2 downto 0) => \^dout\(2 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_1\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 64;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair117";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair116";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 5;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair116";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized1__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(3) => '0',
      dina(2 downto 0) => din(2 downto 0),
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(3 downto 0),
      doutb(3 downto 0) => dout(3 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_2\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_3\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_4
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_5\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_6\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_7
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 36 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 592;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 37;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 37;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 35 to 35 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair60";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair59";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 592;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair59";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(36) <= \^dout\(36);
  dout(35) <= \<const0>\;
  dout(34 downto 0) <= \^dout\(34 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(36 downto 0) => din(36 downto 0),
      dinb(36 downto 0) => B"0000000000000000000000000000000000000",
      douta(36 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(36 downto 0),
      doutb(36) => \^dout\(36),
      doutb(35) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(35),
      doutb(34 downto 0) => \^dout\(34 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_32\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_33\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_34
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_35\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_36\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_37
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 36 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 592;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 37;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 37;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ : entity is 1;
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \count_value_i__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair30";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 592;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair30";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_memory_base__parameterized2__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(36) => din(36),
      dina(35) => '0',
      dina(34 downto 0) => din(34 downto 0),
      dinb(36 downto 0) => B"0000000000000000000000000000000000000",
      douta(36 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(36 downto 0),
      doutb(36 downto 0) => dout(36 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_38\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_39\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3 downto 0) => \count_value_i__0\(3 downto 0),
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_reg_bit_40
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized0_41\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3 downto 0) => \count_value_i__0\(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_counter_updn__parameterized1_42\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_rst_43
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 72;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync : entity is "soft";
end design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1152;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(71) <= \<const0>\;
  dout(70 downto 1) <= \^dout\(70 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(71),
      dout(70 downto 1) => \^dout\(70 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 72;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__4\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1152;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__4\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(71) => '0',
      din(70 downto 0) => din(70 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 72;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 70 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1152;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(71) <= \<const0>\;
  dout(70 downto 1) <= \^dout\(70 downto 1);
  dout(0) <= \<const0>\;
  full <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__5\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(71),
      dout(70 downto 1) => \^dout\(70 downto 1),
      dout(0) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(0),
      empty => empty,
      full => NLW_xpm_fifo_base_inst_full_UNCONNECTED,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 72;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 72;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1152;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 72;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__6\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(71) => '0',
      din(70 downto 0) => din(70 downto 0),
      dout(71 downto 0) => dout(71 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 37 to 37 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 608;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36 downto 0) <= \^dout\(36 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(37),
      dout(36 downto 0) => \^dout\(36 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized1__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 608;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized0__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(37) => '0',
      din(36 downto 0) => din(36 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 64;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 2;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2 downto 0) <= \^dout\(2 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(3 downto 0) => din(3 downto 0),
      dout(3) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(3),
      dout(2 downto 0) => \^dout\(2 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 64;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 2;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized1__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(3) => '0',
      din(2 downto 0) => din(2 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 36 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 37;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 37;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 35 to 35 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 592;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 37;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 37;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(36) <= \^dout\(36);
  dout(35) <= \<const0>\;
  dout(34 downto 0) <= \^dout\(34 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(36 downto 0) => din(36 downto 0),
      dout(36) => \^dout\(36),
      dout(35) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(35),
      dout(34 downto 0) => \^dout\(34 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 36 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 36 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 37;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 37;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ : entity is "soft";
end \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\;

architecture STRUCTURE of \design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_sync__parameterized5__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 592;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 37;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 37;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_dfx_axi_shutdown_man_0_0_xpm_fifo_base__parameterized2__2\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(36) => din(36),
      din(35) => '0',
      din(34 downto 0) => din(34 downto 0),
      dout(36 downto 0) => dout(36 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => rd_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
o3KDdy+FYjZKYb00H0K0dl0MI1BEYJA1jRexnkKd2tnXy7Ai5+t39/Wk2C0e1Wk836pWF1Yfmsit
UWnk4asBjGTB/SOIw/2kkZRdP55LEXz59jh4DcGybxFwKe6pfVc6DWi3hpSQlC4S8f95x82e9RM3
2pjl9x1ZaL+HIVHRb08=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OKn/NQt5b9IlNxoqE7WhwDp9t8Hn/4n99lAHSsXCAfwSu7SwnH6hlW8UHicvxklSUf60SGlyMQ8F
FPZcFlWEQwxiSnwAfeZOq3puw1jcLDMfuF8muhJVncx00XsrcUQGSeDnbVFMVrSnAn4VqTik5RnY
r6RFLwS10yyIIylYMzqyBgCrx3adi2snpaJwmWt8qelcnORxUcy5G/DvL3aGa7eCJJbo6BMNWk7X
iVUFEMU6hIKbZ0ccpGUwOttBTDp8kNZHovy7201riUhWxTzXoUA0aVhiuxlKxHT5TsOAY0kM2nM6
GIr5E/RX0CW8h2Mjz9WyH2CailDW4z7hCw9jvw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
KDZMj94Il9GTpK0dVsqrRkBX7xqv0lWwSFI6ZONgU7IAG8kkwU2hCn7zd/uEkCdQzl8slx0y1ayE
CfitG5B3PHgqs686Qy2M3OBTfFYnCs/jPWdcBqHdXxRJyR+1xHyt+AIvujlaNpj5jmmFLmcksk1k
lFHIPdFzJU1xrI1OBkM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ct4GFdLLYruoHj3psAW/Wbw6WkROnO6WT/hBx0WfIoYMVlTefDadvb4fsybLCPB0zE7v9oGKLBHF
FxGuZbfuSJGerF4olBwr5iwlErTwpETbLjA3W7+d/LgFL4B7u/OSo1fzXg7mmg4+2nr1tqUJA1rL
4F+jZVFaRmU+xMo3lAGowUD06USuREho6dSziGcin+LDiWdgSfNJehUAyxUeAWpPqtX4sMXYho3q
6kpRrcGnZ4CNbF+pYQ3SXmRm1LmCOC6umJOkSiNPfhyO377BOc3acf9SQoZaoGVyQKbcj6Yq8Spo
offNZEFkoWL+FgA6k7HFHRpaMyrkrvxWxZW+8A==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
DXMTy8XF7MKL8ngswtpN2W104ZWxQDNUNEKaSYVT5fhkMShOCc2DkyZffuAhuAuImPXfJ/jw8PsW
oMNm2mYWRQ+CCy3xfQ6jiguuczMihLj18E0vaB4/CjZ+PtmWvlRC66M8rUrWvfiSKCwA2MqTTaC9
8Ebh/qbh4sQe/c9jf6c6e7kGlCdbP7/BZucEkVUGQgexWcCtjtBgy7Ptyv4FZZRprZh99wQYzIPt
dfRkkRfQNbVSprpNRlz05hDdbQVJzkh9Vyy/EvVzf9D0tEHqEtWLQSeyX+vtDNICfqkeOClnBp9I
mHvqmsLTpPdBmOkTNpDLKj6lpIYRyvxlxK5U0w==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aVi6FftFlKmXvkr3q7caJtKND3w5WfgM9UVmvwq66hF/FEWt8g3Zyt2LtQuE6BHno0TOSrUUgomB
A3bvoVfeLMORh8s3+8bpW7NHbbnc57Jwtw7hKhlYD+hFrjlBiNSvJrI35RoB+9b5daly0S38MAzd
nfUa3khR5acemP6G3xt6nJmvaTP8l+LSq7DXXS6CvvviYki3P7fYVD5VTQc3cG3tDLE6LF5E1FRf
xgV3FjjQksTADl8QFMdXiVKxZvfpGUqNvklin3Bescf5BbDImEDWPCg9H4UzmnZfkdDehAWd8ZU5
qY/AyWJc5znvzAxtr+FPEoYdM+8smiKuPKnLXw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
X6YzjWq/YQ1CJWs91MTaIfkSJi3KNTChzYuYExVgkSBW1gk1xsH2pRhJ423w2i9UBl22ug8LctUp
XJSBUebthPFX5gLRdJNhgOgm8MvVfBVLz+6I3fFFsn9cEtSYWjGy5Sdew/+2IcNx0PjfonLUGT+g
0jWvlO3pfW1sEtoV5xfHMsrkxuEx2z+rV5znx3XS3gAAvzsOgMjtCYUvCUtTFxXDwNQu28ek8+pH
QNtAag5aQ7G5gw4Gx/0CPpFICRhAMtmL+geFMVCAq1ESo1vjkVPCNRjXf8EarlmoVb9ctP53pqom
AzrgJU/tQtgDm46rfeYDURn8tWj43QbDvAcNGQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
ooPDqRa3x1GxiHQjR4xySrDApDo+a1QeyhmZQcpRN/ZX84ywEECbsnXWYHJHTqdK0aSN9/p+zSlp
E/c4uYQ+knMdO0hsZnhIRHTx3/pHzBGp976JeN1ff4xYQ11QzjGawrioo3jiD47WoFzehA5iciSJ
39R4QzvI3cqrfKQSbrnV1FqMwwBfrJw/XsTiJjMEs0Ne4veMf4ebhSuDTjzoM3yzaZiyIPI0/pfb
6Hy6wFFtYZXed4tlbqo+P6/3t8vmeqlY1wUkRBMg3u2ecCRjC62/0NNknHMWinXKg+lzBt07y89T
cKRA+72DN2TOG4RviLPqGQ4X/gouQy75UNhlaP2JadWud6tIZseL9xb97Vb88tDpDjNKLSjBdKqp
R+fk7FbFr2L4vLUjvFfFCxA1yecjqf694m3lMraQmpvKT3qhalJ0kVRWNGPYT/ifrAAGBd4370gI
xY1QFPkSBf2RAfe3wH6IKCXJDjkWfKaL3TkWgutAYcWJeZga81rfZ/8e

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JIkz47joawbBJhLsYHaMe0ly8b0y3NIGxHWCDWyBotdcH2O1t8NjGXNU8OSfYRLSlkf8xUMy7+Z5
WYsfpCU2OXUtiFlJWyuVzDoPYVlmZN8VhXQ6Px0s7gWM+lvaBRx7gY8i73hFFL8caof4961eN/Xl
+VkIjt3cu8WnkjzVkqOKn3ycxYuFjtRwmf4iBljYA5eZjfzR7ubRJ9mI8yIB13ZBrN+Q9oy+RTrQ
Uc89Mh8UrTSPz/qNBNDMyV6wAIxS7rAlRKgTG19X2D8z3aNTHyvZoe8IAlHTsPO7S9dRn6rVbiED
KDxMdOkoOO0Q0OnJM3nydNQBjG0ik1ygpJ0nhA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 203344)
`protect data_block
Cg8IclZJ0EWtbjv1Hj0x33szI/vcxKZcfoIyMhW+Z5N7PGtbu7S8LFLbgP0HTC6xEiXoZNS5oIjt
rUwTG+UBevuQoBLqq25TmkypXk5CX1Curm9BWhV7iLMaNTByBIjVkT1vWMneofnTHvrHoEnQ22GL
ewYgVa5Ei8F3kR+J77RPCW+IlLFOdQhNyg83JRawuy0+jz0qv1Yi1hXdxGmd4Qb1n3y2RrrleWB2
j4hjKL4kGAbzLS3LS33sn2qwM8mtNiaA5fZ8BbMuk9CqZKok9euOPXZ/PlpB+ezDozCGY3tn7YbR
GMskBfxMM6lEbNUI8xXKYapOr9bo/JHZ8GgqeuIkUwGdY25mHBwgLd/l+TgDV/0HHcvF77v5XVkm
POw3U+2gwd7qQh7UQlm1YKwcQ3uzRbYnhx4VqdsXIdnL1FMXmSqExUjmczIFbFCGTmhwRXw7mnVZ
ZHvBauvxPQymBy9Gtol5S/u3cyWCfcyhCDmmk0PqreLII/ffXrSrZnDvP2m179o3DxLJY/YvhOvO
pOfOcigxLMbeJIwyCxkfAdrNum8adTICNpDTVBmUmX+E7cuQwSQlS+FfrYi2WNJnv/6KL8jw1+Mw
wWNLKaf8biKAdnaMUKOAJpbQtE0tUONcsGBxfa75YzMaFStOEqt/twrdmmEOfuUJSOCZrap53kpt
G4Fo5p4bgmEu2U0jLD6bwQH0eq5TJ0pEI/ipYlhP5C9IyFpAb4oXocpGLgwV+CWS7Py9/o0mBopf
hBc36hG3d+XZRVbMD67J1nRo8sejdLhX+KMXcbRgNg4PmLkXKyb5GRW/zhkn6nqa/xFz7zN/WAgd
fkM1VyYvhAoq4bVdkDzgaAgEstJIpPSzPoh+qkqki/9OoprXbNM8al4zDNsZJtT+3FKb7G9V9t3n
vjrKnNhz5jDtCmCJGVBeefkLdf7el01m9B6GvD/uYbW76llhCasLVDKvcPOWLAHzcYwMQXI/VQG9
3Ku50AZ8OkUbJyszSiNahXYbx0Bhtlp5+t577h9nIu0q/Y6Ge3LzrFpemYhRqIUsvuITDFVAdxzQ
zBQmeqUZkCksw0A6zs32NgCG7lPYaVjOmkOaFp7omWLCRBzEZg0saLs8VfRl/rm6/eYWFDPtHT69
FGhJ21Guv+ugi45K81GtSunO0D7YHX/jgZcC6GKixZ3hBUDUuQJEP2t0+LUlZGicepJYBOhwSkwV
74A97/l5Fiu6PsWeRtgdp68q2mNQzbkSdDrDEwCHWVxkwym2dO6P7RvD5T5nghS4OXXOcG1x5scI
t7efcp0YMxYJwDlI7J8+NwN6jQ5wUEIe2ZojxpR6O2EJUSLN4kEoQXcna8iqGCNDRXgLHbZYofTb
zDbmy01EOi1sf2ghIyA/u5lkkWPHjpNUGMgw0q2s6P8JeZ29Gj1ptgYAUu4XOMxxxvAJbz+S9+oT
hmyU8nxNXU1/yCAhmnR6Z3y9hiZRCVRyZ9iRpeJJt3LJGCgQG22f4bZ4gi6aEIR2FSqXFOTJg8Uu
vmfLWy334H5CAqHDVHSsZJsygokSArHX58tsd23c0Y1IHL3eG1WhfvmQs5yeuHMNb5Gfhc934qHx
HQORtVAc3meG7UtbHlRvo2iCMXHRM9PyYarqAiFsCPGZoiSdvonYpefeBABfB+DWarjHTiF0irV4
Bifxy4xK2a3WiiZHQe7J3kJXchibuV5NOhQ8W7BLQ/Pw0osDXIhLDmMKXzEMCgOXOGWQcR1lkD9V
0rNR5ysq7Qd7RbERD+BfdkkjUOlxMge2j6illVIBaADNZimFUuuS12fkoS4LPf2fXa6ULHaMrkAT
MvQlTIy3w64zMNrWXtKiBaBV3ITWk43zoHyK9XVtn0YhQTUBB1VTmQxfHyZSIqW1GEYICuk6RHyA
TilvqoiJ+D6ooXb7h3B+rqPPdnQtuNi/zIOlfiY1T5hAsfgIz2TexQqER75kVRUNqu/8PpoZEGOH
uuRJkgfry4+ERX9rKwiBSRE+QbQGCGf76Lu5RCoRJYIrvGaWjDUrMT9L+T2uCzhlBNBNd9Xawe2G
aQ9GVrGsZKF+C2xYLpifCTkG8ZyXSoOu4FM66MGr9UFgJz1vKuEsLp32h2H7XgpiAcR8KkHF6K1y
hBMkY0pUAaYJWS+cvLBhR65hwZ7ekyVGAsA7vy4EIvTw2ZLFNcBGYHjgjLcHBJI0Yyw8WvrzIDM/
xbxBbjrJSrySwHq39EirE5KOG0h+zpLINmLkmnRX3KjVs2AhUuzg5TJJuAmdefpuHuESRY8pZXB5
mSBua6eb7aRBofUB/Im3i/aJ4B6j/AsJ3m1cyw1MIGJiOjgIh1gh9G4yeDPvoKJA/ZT0Jgfx87JU
kVnN0SkqTpVIEBrw8H1uT0wESryrlTUKbfgXLIpx2tHI6S9GMO+GLh4kzbA2yhks9KjyVM4bwdMY
IdH70BSTiN2d9lIKFhCqW1N/2mfdUQLJ6nIcvys+qhCc9ll4uW4YSmaqTZ6f0ztSIJpWqxDYg2zj
6qNr7XIWHv60l71V6xU46JFAm2ixd9TABi0fXRVM0X0HFVkrG3vYN09FOXxoBjF7hCvU5j0Uxznu
sKevXP0VBH1StdmSy30D+kcHh1PaUJjcq9kQ18FZ18F9HogjX6cghLeGlbn+/SjcIeNeSGzf6Qle
jc4bsI48BPC/FA1g9LbFgppa/EKTX2t1y6wnPXVVuGZmyJj8WX2ffuiq7XehdzAnoBssxgdoGpZA
coFKY4tp1kamzA0PjvjXauzVWdJlyhowZOEIqkI5CLhoML1Q6tCRUPFJ7tNssak6qBnKCwbjNkxr
4LbBAQ49o8VR9SuFj/qqgfP7+Kyy1znxq/bbRpV52T4O0Nd62bG2RVDcCor6ZPIPSdr2HHg4M4Uy
eXTdU7PXvRbr7giVDq6YPR0J6rq80MDOg3IRximDuLw2dQ9eIpb9NwgbJB+XLpSt1xA9R+0G9W3i
G9rxhusSYzETCmAEflZ5iY3mHlORJ/tbLBrvhQvT1grmn70r1mfGWjdKiklf+MgI2fR3XSV1QS/s
SoAHjDTKmzODrWhF3UW6mmfWdZ5OB1npC/gM4WW+tsNDxjfRNskKJ1ZSiUHwtu/UzXLGiFnkJEhY
ZhK7atMcwiuX6HOPJWCW8x4RF35d2iDRLs6z1L/Qfk8wEqXEi2waLfQuFqCzK6/QoR0doB3eSsrI
gJ+//WeN600u1RZro9q874Qgt/XjeJoCKh9ltOWHLf1K4z18F0S6qJT2u2/gD6UERLtMUvHSV4Y/
H+U1ODDiO34f5mXXUot8pBNhw9K/UyyxHhpLKLAHEQHzz+OlepTJYOWpwJVrWBd360Gcf513BXOO
oscC8NF59l9Yr4QWb/ToaAMW0mAsxiD1bYSZAdRYQX1yns8aI/FQ5iBQfbEMc1HooxEKiX42aGJ8
mgBMtDJxcmSFX5pS+oDH0GaV4sZYVvV3un5DoeNHGIrkMHj0hEPQ3XDrO7Y/N2mAEJKn2YBvxLl4
7mjrdavkviUhVBq3ehLAj/I9J3f7RwDuEoOJQYi21YhYG1Ju55bGfw4fZb1B9Y+w1IXry2oHbc4B
f0As6vEQV2H20ZhgYen+ul5CtqFJk5LDboPfMhJBYN+4sbIktZonoAP3S1Lws49I6MZajPY0xdMK
kTpKNC2idkTzt22NsfH4qDUlOajceQKgB9vTYwuOmZRD9hO1ILPzIkUnxxlCUcZtMZKgzKE67qGo
Tkcw66erkBMlS0fpfGz1UXhfhgSdb5SCYmln3KP6+GGmoZerbBLgf1Q4VLVzhdO4l3ty4zKgzTUV
6h27/fgv5AFKKgzgFOYEpuPtQPKyZEgnQyi7NncCXlwdbWkan2M9LU1+RqmY3VYh/IEr8KyPqZ1/
PErfwtJkgsPscmdNetbRlPEJ4WqdkDsOSMlMxB1CW7gka5YeFCzxujRtSOVthxJ6eDQtzZHy90wx
0/obcyz30iruWCp9nfrxCsnzlMxcCMoHAnlp4RPOS8OqroFAGFjNYg69BW1O86SimIEWIbM4dEPX
c9a5OdAi5rxYS6wuBkYR5WFHEilMhUeLHeDf1mkaArKTUdDH9UN7v/dwXA6XdNRXPa13wCNQ9Fzi
5E8J25HyXdYCrGgmRh5FcCzl6yqNsX74ZipqL0l8L1bCI4PvlCYLIOttXQCtV1NRrJJvsWKENcPE
DkRL4KTMutnJ5ExhBBWd5r20tTiboIz6d3h14W+byMV0mirOXO4d0LvhVUxGDdoDQavtzNZuTJto
dfTFJzq8J7Kg/F8/bbhuLZSTWL5rz6qn+KmD6BaQ4BQh8p/bzHA0PzrwdFpqPjTCK6ya1MJtMGwE
PyuzDkjcGJWEgdqURrd1o02u7GwMTxBXb2feuKJWJtyHcw9/0EJsrsArYoAmO5Qo6FcJ1JqHrU6t
93eyDoNQoR/0u9APiddt6pxiAjQlmkiOaTCiYzLS6nKmKn4K38o+v+tU+V94O0UEa8MnN0gquIFd
h30NlqgNUOO5xx3heSZKnIQOrAyf9OkT2YnzKV9yf5WbLQPESbZ9xPL4Np79vAEnMoQ/t0IyjzVk
7jmliVAFJPtGLo5C+cOTG8PLx2HpzAYfEwjx+2xISiikmctlBpW+pp7HnWyoloC1qJLVewmFHqvr
b/Prbv6njLAz+NFZqL/chpjASjS1De+2AxS6KH182k/vBlZWfM5N9WrvOqjvPONDRZqL4+Jf5MqX
chghDGH+WVVR5xxbS/0xy0FLMEXZGYjqJFCGn7vfnkg1NKg1ZOwcUSyrhFE9FYd/sPfR3rEyY7Bc
dp0zuCb/iI/460zNz37o71vX8d2vLmL4tLF0DA8y6IHM4hcaUnmI5hGqloU22Z1+voZ/edsl/BKH
helw8FxHnL09KUyMe24ICvxwbB7cNGS1Jn/MgZdHEezBUmw91z4GCUzVm3C+QK6FEplmYLM7Bnzo
tKbOO6LHvGlVeaw5h9WDysgLp6KTc73MEb5znoXKb4Y4VCjwCRXSLuHrijpuJr/2XxaN0GlIZO1p
ueRyc9M31wL/naw2xdwjCmQIvd1uA65tCAKVf3qu7Ystfp9eq0OS9NJ1NWkvrJ9QzUwOUnziWZkW
hgMyMq8c9nV8M2kmORtps33y2Gd5+YxIFv+RdLwsScxXJw8ENTqmblIRNn2iX805xBTeIswdsmey
kCqZ+DKAtQGjx4l5qfiijiriqOvEc938DlhtAyefBLG3E/xU0Zoo8RkHCIyyt9Q/SZZdQOibevj2
Ax/p5cvkrmwjQeqBs7uWjrix3/KmvW4d9+19JnyAYg97OjHDE1/hSGtdZ7+4MfkAmO4nSiAKDz8K
RMxi7qNaQHhSuak8exw8O6mDDqP5kJhuG9+kehJX7vUIpPMHCpgXY7F/LrwjYG+flcNmkCE1oABA
P+ZEoBSW08ebnsH/KmG1ryWn+xy3j7hcRx34IUmFwOhWaMooy/6U4H09JLP/N7vbInqjOAjdNPJZ
aCWsF/lKw+LKsBJqoQ/TvIudfK68QVwPDSxee6+SM7m3is7LznG4SbexM7Nd0c+5uaX6Lakv5eA2
cd2qDRHm21cibT6DGMRQn0n+7dgjxF0cpFQZdLdbAPHRPwrV9dD9hghwwlKzFNQwzweJ+o30ReXC
7O9bYnDTU1sRmZOWJFSPyZvaerLErmOsTBxo6/zihxrrTyRo+vbDSJDzbwxjAZFy/uwlb6A7HnQh
W/MEQM88ZP91q3HAh+MXW/jWHtLLGdvQ3k97teIM0RsOI+sFGbST1bn7+JLjUdAX3afKgQz9arhr
3lBUjrLeM9zyma7RDJxQO2h1+bzW1yDWKFpnRvW3M411jWcVYbza1w95moz60wP/R29tTgvUMvrE
pzVKWsepC+q4PAN9YN8YUSZDfP/lKEjlB34ZTHAtMG/2OSjuJu4p5yRXA8LXc84GzhI5RcHVedek
ol5LNaQN0GrNhHwmUCfZLz5XhCVE12OYGquTvNBRnpm9AcUMmKyczmv43sFMbmeP4P2Np/U9DeIf
DvJHjKihgBSaLwlBcMvqth5JUvjjiH6hQEjQ2v55Jy+3+fCmEfrrdd3L1jhhoh58bu0fY7GMGZvT
0Yp9y+Yny6mX40NaKy5JPb9YL2e7594rEB1CdSPdOlW9KUsrphpo3kRz2AD8DtaWTTup2GXNMe/i
gY6JvhaN65et4nIVJ5e5hE/Z34viRNOGrqxfJGm7r7ThrZaxIVRWLdLvrQeX1HcMkuV+4j1aVv22
V0Fr13ymCk0vp8pNx7LCTAElj0o/uClf5/ngvjA92A3rVincNK6sg8i1NJiUr7n3mpH3qXbNtXP0
hQvdQQl3HaMLG1a3FHA70St/Z0t/pwsVZBOAlsYh2Fjiau4Z679y3jAL6eaZbMQUywrCC3Coo31Z
p3JV9b8WdqCVgUc+1XMFaqeJFlnmX6Whsg3DaD7qjJo7eWOL6jUDd3aOY6K4C7/sN6HawNTs43K+
VVyeO/uGTtExL+VJd4gwd5Nwfj/1X7ZTLe+PFSuA6KUHK0Aq14BBTsAi2dwYsVE1giI0HdTV8yCN
HGE3mkw8hghbOm4uMrQAJIv6nmyBAduni5i040YXzW304evtSgg8hgGH+Aryx1U0pfmWH1Vt4qb4
QdPU/aEfstREZOX7HksJQJQTNXAna/OYQoN2bgXdYvL1kgeFTodpKp2ffeLvsluqvodcwtxIpwEg
4XA4bRTtlM0VNmsq/bAXGlECBriHzrNol3JQ/1TjbzL3P00wdbayR6c1wP7r6PBTB58RGgelRlmg
JJGQGCfXjyaoePKlyxe1kjNVJlelmbLEIvijFXT8ckuSdcfRb0bnzlUkTYWb7OWnlE0U/Dy3mbd+
tW/JCJVyEj57CfG/YLAX4RuPJzlAffSrbmdP2cZpwaIMbYTiLDLmpU5E/YYKnGv7losrKXrPJP/r
2YAMHniZcCMdyt16yi2wIZzpAcRVp1GpieKGDVBq/hJpUDZ8L+8ILitCcEUgYokS4lRqsBJcw+yy
30RK7A9fr+T+CHSCKbkbQM99Hvi6KN+1/suk3fky2cTXgAzewN45C0OWbyE3pF9QfvE7h9fe/0xi
9tC2FuP0WhvvVVef3hglDM92esADxbumCrhb5qb229ACqcopUDWdKHwWt3FyW4YqlOhSs1z5wUpv
xUyrQ51RkEQuX6iZH0Q64v0GhGbOMLOsxfTK2Pofpp4tPhIhggNLhTBP270x3aoiTGYK3o5zju/1
CjBenK8Y19paWdkIHa0+i0NTbIDtow9FD95dvyY8to+iKhoNex6voJJa0B6SrK0aWR2Zq5Q1TnqY
ZQ7nkO5fEC/ZatRHR7nRO8WWkdP2NZlsVIs7uDSTDY+uedJW1c08SzBzdbwplgAUlrU70GoaVzfb
X/1c6mIGmmAZQPdB/gSQh8qMbc54dzTO7qUCo7TJrZO6XIv7nXfiEJUJCl4NE3Nv1RHqljZv073J
3PtW+B19D+uIDeClwyS7Ln6SggUuu1FslZ0sxgEkWYLP21pQi57uQhYV0jyrJo91dSBfpwqiNZ9q
cEnmNwnE4dQvbYTXHo7YHCwpolQWibvG8t+BxRnH1LgkOrZFi3EEfwlgKfTQrC9UnJQBza7lndBz
zNE/I6VNt0pVLEZ/opz6FvU+4qdBcSxHS+vn5S9O922idRqe8eUN3iSCQPF28KyI/zDubrlTLwnM
+/GezU+PCZ3/+R4rN1ckLr1Y/zWm9+dXdKLg00XefKTEv3UkGaJRKQEM/BgejmkujH3bO61iY1//
CbVAbRByK4m1ap5ECp2lgJpbaKdLClbU7IZLAGebaj3CB1FMkw7+HTlfiIe8N3FxNQQ9bxCo180d
rO4e3FHvYG+mJTrd3XkUP/gTSveRP4CcXWhDQNlf1IFpm/JgMKC6Cfiv3445BUPTYNmjHffHENGD
wAfOe0WZoUZ5PIbiYrfZJL3TgGeA63Vp6tdiDEDemh6saLdFHyopIap9b51iBW4BxeOsywlVDR5E
Cwt37Gg9gm5KAhUVG4r/f+tNOsMH/ruRn3n0cMjPlAONOO4/dQ5Tziv2G+kN7gH2OBc8yi5dfCDw
TRJeVrh+sfSoXe393F869D0Oi2j+/k922gaOs6L3FV6I5F95K2wAQ28Y4wVMqJM4mu8wxt+Z+Ux8
lgLBiCV9B7IitqeCziddv91xBEikWQbD8kH6DluKceoyHjJKQBCuOsvE+GCnIxj8kwiqxT3sF3tR
58x1azFzUPaD6hHoKuRnIGisQSQZeDV9ejIyhKrSQnr/U2TVjmW3s/0aJiAds0Wp9Dru7wnNBeve
t1bJF42b9IjmyVBb8MvCKhZ5day+nWWxvK+Z1ygcdVLh4vJioQX0R4mP2bKlB6dGIiR5MJy9SV0K
WMKs05j1IucSFoWiD+M9inOuEzQZxUIGcaMO9Rtlw27WwHpAl6QoFEWh8iLg0hDttWGCWkuHdGaN
brObuuZLKlhli1veJK99jIIPnR5ncR8bCeA57leJFW1nPZMEthB4CxSRlYwh9M0vDNHC44SJjHxX
NzglE5w78OmYvlOP6MsyIFF0ERJsMZGvsctYl5RhAVozS0oxRmkbHThP5zYYtizqQu0KnCjd58dB
E4WDnUzC0gKOeoGsVZo+ZlFA1aPeLMZoz9SIw9MITvCQWSY3oozohLMHzbGrn2bx6T4iUXtPs41A
fivN9YZGYZC5uus1T0W4HgMjJUi2NEDnT0R7V/ZjWIqdA6FE8h2NqISlzr9eRu4wm9K5nCi1QR7l
1Pr1d4usII8WJw5sU9us375t10zef/o1FhoKRDVJ8ZNw0XK8EU3LqZIfFbikLkjZYPRuZgKSlkbo
0OvS+yQRolucJLA+YOoSiqC4kOYneKWrn5g0bpBn1EtyyE1B0p5HDGH9mS98YOE/ztK1yxrapoOx
vvbjMwdIJ+tVd1nv0fQMxPC10vqOCz/B/FdxmrO8JanG+kyvUrEVUqKFjeBnWJuSKAvF76F8WV37
jNyThS9gUIf2q9Tf7p8Ef/WQV3RZuCn3kCS8tCoSGApJ3XD4h4Q4hklC/rQ5WEEaH+il4NDdBxBF
wshIVyK1A0VTAoiVyCvjZmP/QMxIjFZ5sf533Rq65luqBWPSmbOG2smorNHtHu6xtlWc0viv7KLC
tON/HkIkE+l46+asAp+LX3t5c2eugEgGEweg8UqZzdvlBlnYXGMM4mjHz3QeTVuwdwvTJ6oiCcRt
tKKi60x/zmPNftDt6JWiNgLrKhDGYBG7+sfkl4TpqFh+IjGQPK8uMCbq7ZweFf/XiDo195oJjTO5
bhhGJNd3XjdLOoaxqYsFcoIp9xEkK02fM2ck/buZn+m6ZOVLAxlkVNjpYzhkjaHkslolOjbKO+uV
4IjnOgiThnSczdLBIHC8WK4aifMA2e+dbdFZSv0wxXJ5/bqkdcFizbUoCuMuZjErASqUPRul2xLX
3f773/wsN0cXCCSY4MjRH6Wq0FmORfsJ2tmPaQJkCDbEHOsUnZ86/iYmypsx9bM7iz5MsufRFlfE
eV+fXvnu511fBj0D3zz95adF5Q97Xt7L0J6vMHGZgk1tfiefjz8UWJzYJlkWQMBuQfbYDnP8H5x4
bEVbpbIop5FJ3cbUhTKdRcWqWR16q7PK/tl21c4ooB+65AqtUPFa4MFihvqKnmd1ZgetwZ/oTcmW
F4xLPWV6I4dose3hRYGHh5dRzFK1IeNmAHASai0kmWf9YZDyF7jA1FVQPOpsEDBnPt1tY67pii3H
csYd9Sw3So9fMesh5CNWgI1BorgkbL9haACn7bDB4p1GUHnFGXB63SSko+j90fEpRSCiu+9A0NR3
JwPWRQsoDWbDxOrtNJ3DYQfQVtdKjIGpxFtZPKbuM19PHUwYDLzNT9g/lY94LTvJ9Xdzd+pfatJm
CyuT5KI9nDpjWaMQrgXJtw2gXwIrkVkZTeOhH1zS6T017Wizlq250bWh8UdRmWkPornXMcgigSef
13yCX4MaFchUizf9zO5xaKF4ha6y1hb4DF2LOcEDRb2XxvENntgpeRCF7cc9NvVqWVhmUHqzrT/j
fvhO+uuSEQF15Z22r0LRY9RLOciNVyA7fsRIjSOlc9o0/CFR/xE09bcIHouc9yov6MnpYGvX6YSN
KYwkY91LNgk3c0iMe22bTN/f78V5TJime0LfKXZ9XK0nis9A3hh86PrC8CNAUriRqV4l2GsQllA7
jgnAj7wzp7csAwMNmStWOqkLEERwR+NP8FvZT+QlhilpEIqZe53SYH924NWxtE4Hum/0g7CyGpwJ
fPd71CcLRcENJMlghT7VQi+233y5tDdmBAiEhimZ4iJVG6q5CC71p0Kyx2DdFkkbfL21mp93oYyt
6rqm/xaxpREbi26YD9L5Y5anXQ1hMRYRF0PE30pDvFZu+fFKzj4kI/2ed02e6b/HLl8Uw7m9I+61
6Nrdcm6ruAJH4oQN20qAwO6BUCQLNE75lYhgiUaRykQv5garx4H3hrcMK+Y9juXiDEw8E6cZKZyi
e304RcuPLloUU+hFnqO+HvmmI7mLASwoHOTSa+UTntSL31kKBMJWjcZBgSaBwGs6+Pdxz9XeFGxB
qGFcKXqXZ0do2MrkO9L/a/KYUX1DAUfRY51m78Dy2IkBQ/KQoRCPCEU9e3eS1ndKg4gOxJLilQ42
+dH9eT8ylU9ACPdgrmIRRgmqpagosct8QgxeKkLbUPbUWw5QqBgBUAL6SE/HMaj0DKPfMcLC0uwd
Q1nvaPw05pbcdF72F1z1/LadhOMsW3DzunP3HZK3mGFxm4JCJ+ZLJevPayhOA+CvoALMw9Aub6Or
25bhXCd40yJQWn4ToLBB5f1NplDy3aN755hfXgI28HOH4tamuJpOGH3AjqKLVjQe1yOilMuSfGQ+
ljg2IBZfpgssVSOS+zp8OAmg7ojQh52y8RKb14fgMzAtGSqDEuAQ72eeA1FHP1SNJZP3DEe30iqL
Ws06S4lTwIj03I+jpgYirnN/9aZRPLAyVhG+IjjD0PtBcYHktesZwV/7Y85Lx2aK0OqSzY25XMC8
EPR6BmhE/OSeGbKCsqtCtF8n4mpRfRkHRHRhVmyDWPSv/cZZNyHw/2k82T3pgjDE3xF7vi87h4Pa
uyGGMvrdauzbH/ARsIAo/b5QUE3mKZdNmV4TCQMtuYcP0eOqeTdZPnM/5IhrCy4dq9fIgetTZLHx
dBG3oeQ9l44lJjLQ3638iFDMCQcX5wiubhRyu9uUirC5crXCCUfWeMON0CObjQ1B9xa7SbIh1I4N
nylJTs/ufMaWh2OE2zWsyqsShEIEVYUSRhx7jbomPh5duof7aTezy2puvcqipeW+gNoB8byfp9f2
sL1JvoCS8wxPHvsON173xmaFh19tzBLAoYlFK1DxBi20drlTN9wnwI6VmNyNapSXnKcuLK9BQ0lJ
B7lxuTCxQHfGBPUOn+VRTNeufqdfidgMf9wgt2PDcjyoqoo/eEBSFgkHU6XcuRnAjkHMh5MAMPS8
o+20UaZDjuoQ6EsFxtWUgwgWC4v4ORCqzt6mYLx+gKar0c1+731NGR2q0ZBvSamPEFKOa8MaMJTD
ajAfgQKBVCbgeMihYRX+fXimjbv8GOl2MTHBRT5v7tc8gB6CD7+PBo24+HxhSRyfXRV6KOciCUB5
n84mKEOfCBMB/LdmhjYXKW96IYu+V7TpT0JJYtBreBkAeoR9bTNv5MDc1znurxcO68P87gunFh/2
m2F2kSbM/GG0uftZ8dROayQ1Zo8ZOgMGnGEmg/K4dejxb/XuCpxHviGt9qBEOy7+TTrM+ttE70lQ
NZmccsP54MspdIpXdIpOathh/ZAJ95f6hcQ0+QjqAXKHpkbti8Ncz8e61FOmB67NhEzLfTptkRuI
Lt+lIVEJG9y5AGzM2EF/P9a+VP8GZA5/mCYxJfAXrhinlOeUxjGYp7RS3YaKXEIDGSscSF4O3hv7
++NsVvoFo4IT7AUjUy82/AqSNIbyydws+PCYKw6i9/2wdXzNAAXNKc/a6NhA2Cs/pjr1mz5DxFgF
pfxk1BDyBxvhD4DATXigXBF/o62juZG9E2MNvx3juk6yvCEJUo70qMJ7jAgBX2gG4H1m3oJ6TpZQ
uD+mNdwQz97jpBa+/ndpGkMcIBX82TddAJ07VZfitWq2GOOYYCJechCfmX2GlQIR4lbWXIa4Upp+
sJ3ZTRIdVRbv3lXXgSGbQovY/TWRBA3szqFRCkx0Ht9qxdi02i1CY0hbCtS/PJLOeFQWluQD/kGA
AUwZEhcl9dnNOD6C1KI575t4zkno0GbWazgw1K4u8gMV7BGGniL/wzYq9NRD5mhYXOuFZ7Sw3Tns
CDezSnJh86GRPIVwUkifnt4W3Q8xKUK4mwSCXDgQXQaupv/vKQq6hhQKGPfDYZnyApa3R0D/WlyT
CGBzVWt/FWojpO/1Z//HOQG8PQzr5CuK7lmrT2EGQXcUHn0wkMAPBZ6AphpXeS1QRQzSQu/LtMFz
vn6EnrS7qo+/Pe12hZ2uFC0ij202/KlRjHC8e6Z7D/GkhFydqnoVTd3/66kfgauwsXFf46iZbLzp
DWoUP0Elu4/8ktGcejchF4oiOdh1VK2AhEfAM0sFQ3ScPCPAPrWeI2Pl8BK9lL9NWAfFXOMcbCNN
ttel83EyC11NtSOp/HTyrzItQAo2vH6fSbVY+rzZq/dKXglTs+T6w4CyJMDRbSBcGUa/zojFMyXp
XS+IERmDyceSL1A9V5y6v8KJxyy4Kn+GyIAVILqUX4yZgb0dz7Hwz4lhh5Y+14jKgd5qexOo5eJv
BmQqOcIxk85XBuu+AnLhWmuZbqzv6sEFYqeWGZg+UAydcmX8lV9MDSQ9EXM/rxehr0U91MXzCOda
afdZQDbSRL3OuBZggJEYVo6ElEm+pD/gBQhAMLrx5uap3v8s5ADB4wG5aiAPpBHZv8XC0zluu+ZJ
RkOjO+0iwqeRCstPj2WuogV3qb8r7OgSoQFfhPF6G50qyhZLBD5TZXgKpWqxXoCwxm65FeuIHQJT
sBgUSoDw7HeHv+cPPThQYBILpP3L5gP8QNOhHInK0fmiB91XK7nSapJoG+MNVFnt524UO6xTo4KB
VAE/4Xegmey2dFWK3iBjdHzCx5OBhVTeXguRkEkro/LfIrQ6gSESKe43Y12JhQfQ7KyzuLR4wN6E
E8jCoUXzU+4R+fjDE4uV7F0bFbBn4v8yeQS5PW5ujEg6v8OvwNIcB3SlpHOdew9k1XwgnZCzxW8w
nYnxgX2BBrMcxx+Y/RljLu8mBPC9Q7twPEvyz6TOgJg9BIZdt7my8nZg+44k1uHURYmreUrlqLZN
E+uKfuCK9PHjmb+Min9lI63La6s0isbNzGyElqeNLOieZsHwUOSNTg2534ulp+bBWBr3iDrxa11J
e2oBJ0pneOQhTj16JKLA2Ie/EWnMWbc4sU9l4haNxlA8XYHj4hL87fSYC3Xz0+yTWeoLnKNvAJSa
j9WksTNN9fS9ukKu8gWY2UzrbvX0h541LLf5hvm9qRVXcNSDgeXW4SfLRG1T6/fbongDhtRsX7pv
ZGj1h5zFz2joDffPHCOpQiaFggDn7ioQWEFEjT0dnvxkz2Ea9PqleQKqZZo61v80lZn8HdoJ5l9g
pMsqxSIoK4FPWRK7zEwksrWqBj7U77H8lVCNqebQX9xqcBjZuvcjxgIjidjtUn8KlsKBMt7D0e2u
Q2TCTkPlNsNwleP3YppXpkLSX0sDW1K0CYMMlC47/9vYKzrpGL3/scugvrrN7ZD5ImACEYtvjfid
U6syrS+Vq8vul685vcGmpK9sly0EjpiK6a40CZDebjMHx9Tee6mOVwNvEgh/uyR1tfeRBwylhtkl
HmjEDDtN33HcZC4yEtJ6fjHVWEIHIIkLDPRd9U8+mOqIQNMn6gxV89PU4tXohpw0/VAgP7Erlkrl
VB1lDYLF8VIjs54MMIjVOvfUJf0Z7mTmTFwakiPC34MxYTHh+kngJtPEuS2/+u5VkfuwkAEkWSU2
Z0UzfWMxZRKqgaZYVUCLzzOAJahb645C4K82lEVmt955THJ3cDFodX6pbCzMIUf8zb1m9XIAp4px
/IW0T/JcaWRs4eSOTWrXttRduWMsB/+Q/EahVSMQqf27Z9RnKYz+LELuTq5lVI1rZNjkbJBCpbqw
82ivPsXnCXUtG6YXzIp2I/nVVlJZOz7fzGVCc3zX5XoMlBdx4/pW+Vz7+hPZRjQ26qZZEPAur2xM
Dfl37+v8xmKdcK6ZN6xmMgTdWxK/AHTBXkK3VRgNrzHrVBmtZoZckJHhpVn8DykXOKTJmktbctbC
g3TK3McPk7m9wlNZoB2HAsl7bwojBzZ+5p7EOrL6ye69f77hvvUXbFaSCnc2Z53r2gBTmZTmcYY4
1ZkhbNDOD9ewzB1u5eieZWdTAtmW9QB1DhX06JLkUbvR6S57B4Y3M4JCbAcULfVLtIMjmh+x4DTW
WlrT9wbwDcuwXAfjD8/a191UDNiIdK85B3VgeGvYYa6qfYe6CDgb5wmKZ53aMHdkDSMMNafJdWbs
dtNGGU86sqY62EE064NjriPCFbYcbL3o4yD1dllfkNSiNQ5c+lS25V92Qe3+6ppSRA5MF62dyX2T
FT60IclGJCm4uYbjx8PevQGnldyq7JmhVFoWxpglPPdSXmk5lAHE7/ywmL8uQkcFjbwG6LsBj2qD
Tv1B6IuFfEJ0wsCwNZI7LqgTWV/uSC68BO+f94ATfKPOgl9FvO3U8cwbevjQfn4SAN5eB3olbqr8
DU3LybNKNFsELWMudlyP+vkx4d/MOwYjDl6ZkqX8B7BGsJ6gMBw1jkocMUAWKSfYir2iuCenXVfv
ZGbZa6b4FBR7ZB6DfNfgUunhLurReFIjXsCufUV+wt1H+cUaiCB/qyCeSQDurKF+q48Bg/cyrbY+
b986fvSQ+LB8Z8J5iL80lbDIn6whpx5cZ887BhFML68JmLf1YFbyrwr5AoX5vlQxxuNU8WfUXw71
6rZVfUGO87+/axDw0EfHuipOw4MhpYw6lKiZdKxWuh2BnAzK24/c+JAZCMgM5suOV9aW3hNz2fZf
Q4DOicz0Zjgs1Wwzk3dV0DE/UERHS+jcjEXA5+WoGYGM1nWwe7oqRilvyF++uoGHWgaGHMP+D03t
OKODxlyr0jEy0bBAJMAyHBjxgr0hmxAiNEz0JxrGcOGIAVvHW+og10+fbZNf65jwhK7+XkMRdjFu
Dq8Pz0DKvNmEvDWASACSuKgxg+XTWqliwggqkYJuoae2lkkpCGe7AY15oG/e9FKaj+wwBibuj/pX
gbkLzCfvvM3Ch1M6A2cmlRXLKvAn20tjY/GwX6/QoF4u9Fi2+OTT3XsPvBqr/v6kPFnBIsFRwlff
j/TelJ5WTt8P/ga1MjpwUCM33jqvTT/4F5NYvA+OcGzKVx0DQoSjoHcqO/znNhLjnkH8QNBP8gzw
chCnU7lUf4ozMIq4FYeqT/k2UTxu3F9TwI7H0YI7PJfWzCxYDBjf47tQ6f/UJbR+RNUlocX+PLFd
FpEsf1ZZlwy8n6cUDkqlRT/T+uBTs+ewuk3l2aPjteFJw6fgK1tExRV368RMhA7IDRjHa51xScUB
xG/C2Nlv9zJrBig8x2cScLT+GAJFclwsA/3M5fi4YRQRaxzZpCZa1qYgjEdOmD8qAsgLJOYzFNiw
BhvJUBUbAsDpwMHwSetT+L5IJpKTI0nolK3fNDswJRgtnJP14TmKWVmiuPUIFIHB7IQcTy4q88Du
7tA7stBPGnHGJzUAkeMral8wxr9a2QYsB9byH5g7E4T9fYrqTjR08SYMrQQg6oahYJ8oS/PTjyyF
4ClfndRmcMbQNsJhMA/b95/V8MtiECL2/FZObfNwOPSTFlkrHl4d7jjvHdyNtWwaweB4hasJpx/A
n8VTc6sVXobqVWswWZY7Tg8+syhPFiK3tAMhBj1xV9Ly74iWzuZ7sEU/u4+5ArpWFfJLZhjT3gQ2
6t0d1eCtjb6fyt3WWUomLyK7VzeVr+uG8eujaR1Mz/VYUDghMFig6NPzXW6Mq1i4OMi3cbjogEhQ
bC4sAh0j6mx8PqgDaaUIts+QAFZHjasf8N6t5s8SuQ9z2e2+ufv8VzM0MCrudq0ut7dZRQmq52lf
wPcmyplTHUVnSIBWzTBczkzf9wKxWXnVhyKbuArOOyNYSv56P8WLsTSSKyAJO+Z2rt3683sh3EsS
PsS/OydGqrQvKbNSUOMY0/t/6538bh9acpSTqaPMcyW7PgP+a2q74pDyg6nf8s0MT5unUu8gcTTH
x2dCXYF9WPL89V0xkP2aDFpfU/TSrV83ESKnbDrcxfkyk0m3kCowY6SQGRdu/Qeyc/8vcD+EEqoG
WGiU3HNsQKZkUViJbcLyQOZuO9CkJz8MWeMZooRYUJ0ELSQ4aAzRNU6EGPw8mEVXegiLFhIo4hKe
vAl68O+s+sFYnMyUW/R4jnxFesGpeB2HLZB8mn/Yr0+3457qHJsOcj/gfHHvsegjAjZokq2kdNRe
+k4spnIyUJ31Ob9P8sYFsPN+OjI4VH9x/1FhAb3QyYlztXvESYELizPTQ1jbjXWvs4g2Jq15RdkN
uqHAOAH417XoVCy65RqwXDiobbzQqh5FylCJaqJw52+xdjWaDMBugUUs2oqSfmEX3wHaCsmJyXul
BWt9ipbto7AHU9p9XjJASKMuHTy1dEPb5GXJHKUx7VM5NVTUXY4G70fA+8iyooXZ3GxoNhlpugun
tkGvOSPO/HtcGRiK5w/KWxZphDdDi50QH+/e8wpGINLJp94VZP5ZPNYkAvN5GhywIG+HVqvBSYl8
0NMQzePwuxNC0+CmpxnsEy2nyLtEidvf1X4rMNcbGHizW6slSxWh3LOFsWHbNM87djoSSNArV39l
rd0a6Zsuvqx4+wIk1u5K45+mf5KCBGe7UB8pMNG7tFPd3kT56xwQmca93buJtvkpOyQ1qa1R0myb
02XAhB2gmuOFkUyppoZSju+v/3MIN7Z1QpwHhD2nQ8Yyh7J8zrPwwTn3n8a6mi3P76tT2L/dj8R1
HxxpjfOIPI2hySy26Pg83TSLo8sOB62U2vNcaEv/F8YwQ1qL8fISdiC2GUOZ0PWLhDOLSv09z2bZ
fbamWJK6rIWPSaKWUGfOUSgqynSzAyCf1dd3UDc9pd0mPQ1B8ljiykOnU7Yhdk2IyeTA5N8QJpKp
JajHvVru5flh4Fzw5MKMXC3OwIar4SuOIYHUoLz7pAobraMzol8kyiPWEJdr/VF23ZULDjSrDDcY
nKZ23HsNMS8oIzox6QTi0sxhQUfXXu8ymrPA7GcuB6VTeefAQxGBqH/PP06xHle19hjhFfecqmV0
U4OINRijqt8zxF9s5neWTNZEGdKyoTWttcAwaYR7kh3iYwrh9kyNABj3ocP+wsey4K8brERB46Pc
NZ9xiFJ0xCezXdMfnpvXq11cs1pYZQaOzeNsoK5W4I2ptSygw9jpXquiOHjDQBZ1KO4gWo66GTR2
8hVuD7zdGZTKTxOAlYBIQGg0RTryOQ6A2lGWMsr5SHHpZOfdQLQxWORD0QDkWRNXx5fizKn2diMw
t3KX6cKjPtPUZJUtEn7nRAp1HriSEQWD3YqScb9H7580bFHyQxRvDwMwVnMlij9BVg3VmmViEiEt
hVSUa177WbHselmY5v2uExW6NRK4n4ULRY8P/eG0SgZ8XtWCYynZutANckDFZCTp1N6APD8WLCXQ
p3k2JxqGh5iX83bLagkTY3SKqLpujfCmqDHdku0/xO71y1eIDvN6ONP3RiWFr4OfbglkHKi+UQMA
cUDlk3VIIyYhH10ET8/WW3prYBHgCujbDzWf2aA6n2qHaOOTMPjXJ9FoKXkgOzjP0Xhmxx0IZTOP
7f9KMB5LJ+SEs7+9VI36h3DrssjE8gBbuHNr8WaL2LA9yu1ovoku5yC9c2eWnLFdBQD55JQFWMi0
t4WgEYLLxncSBuxMMjyseTT0EOjaKzipCCfGSalPzrxau6xfHsKUCIlWo+ImoIYumFeqHi/5oNAk
jVZVz+ZYvbfVnuISUE6My2LXWY38twU/5zo/OVWtpKOrOn7sFmStFQ92ltuyT59nNKkjb1pV2CZ8
73a3RcW7UPlP1Q4kxv7s9RtK59JjSqTGm5G8qaQjTK96aTCX6ZhSVRZiS+VCNgcuTShd/hspODOk
/n1ZTuLg7D+cJE1+3fvAOWHP3zZrfZ3lYiVOlWGKEvt6bmx0i2R6aafcK7iW5dUcyxK0lMetG1DZ
xvZjX6PHltgSEuWAGXAxaUklZmw+DsqtrWkNWbUtfbXb4ELOjeSKQwU/cIxbu9DQMoVuaV1F7ZVT
gsQNZE6wSrSm7MatgdVy6W1zA6kZWn+l6VE5hyCGrO6L05SVnNrsOca2qC2T3lwwlsyupbFrmz43
B6FcIhXFR18LvoDRcE8RPLl5VShGlQ7Jl4RitBJnaHO7Dh8yt/V3HUtYltt74FtNuJAG7uPKtCzC
KoqXM+tr+lKHAT+SuvMq88PfNM0JsbRQUv495bDdpcyyp49sZP1TrGomsMjFsDRVqzUk9jarnps1
nrRLLr2iNZgWFsTt+ND6SpYhTNpIh6TvWnEel/beC/YBmXKHkea4oeI9Dr1UAPt+BFUYholgalDd
HUNNFI5Ox+/1kF8TivYXHCiJRA+z/+rGnHkpkN1qM6Ye7Vh5miQYFywVabiXmXDFsVvW9F+yaY12
1uGwh7rlzzdXqEkcKLKtX4uhAFgMimTlcSjaySXaxX90uNVzX0WNB9ZhUkPMk1Hlm/5UtPMU4aky
Z6tiEzx8apS1C0ltUOzTDzX4lLbiQcYXMnduZeD63Uc82daT51MB67r1JNbecJ4IpKpW5abmncAG
53VxXvoxS5uZ9j3pGt8W51PX46lJqZRUedLjN58jBKHzhPquiBm7sbqHXmJcwYfVVW1uOEpD5lTJ
AFmucnYAAmvjxo4uZadMoulrOD8KmcZOYWQSc9bcEgjUx5Whx3+xcazdqRceV3Oudi/aahQnY7yw
mnZED1wQWSRPFppN9jsUme9vXKh9nonJj/lg3hQ5IsiXUf3wEHpdAORDwMIb9pT9w5rM0jDySJAS
xWL5/iRVvZtHOgvJRfEg68oO0ecp8hZaAlP2KIDcnI0Ov3XCPMxdc5I2OwqtYWEv0R4qTwwMFM09
SYKb/gnEooh/88KllsPZyAlLCcM686CH9mRQppGdDb2toFtE0pOXXenefsascHGNTh37eBE9iRmP
9MDkRr3xsYiac6fe5J8nv3iyTphSkusvch1JkQVfufLRq1fsz5O4LH8/om9spkv8grDLa+LHA+L1
x9JaiF7O96x4qAPpg4o//+mXDI7p9Aifikgb93GigaJw/uiLdRYcp3W+jFu8pCuG/ttIN3+zuBer
gXtK1aJ+aDi19LkkTjP0/+sfFNBKPDqoVry0zw6AhOrvH+9tw0PT2PQZfqBmEXJaTAsCSCxLMycW
JvGXVWxDdKObEqaXtsyAg8yihELATVvoOPELjXATI3+K1zCDGbmL8K6MimxuWcxBcSGXIWjQHAmL
Hqncf72QVFxFr0FsagGgoQ42KYiJfxot6qN5mYL3Eitntht/CmH8bWAvutEQ0VetkWupZsYiHAUX
W/y7MSwMOCwvlueRUcBaaGEjmp96N84K9/bkr38pfhzWR6k5LrJ3IFUWbsakP9anjl0SICWDTZI9
KuhfbD+g/H7bkut0FoDTPVuqBR06HCq+VyNU8aUs1S5W9W1eBKa+AQL+rR3BU3YMVFY2w73ugmDp
SoXuxsOA2d/y/e9dlvS73LdPZ/nB4t4t+Me22fFq0e/GhZ0PIATtuhiSj0kNFHWZgVvtBlj3TNBd
1jRWnSm4YT4n6xNJB6WlNxU1J9qRj6p1jVzk7aLyo0HWwJA9fbzIwjkmQPu94CpeeIpQz4Kf3mTD
w4k9EGTRx4+ZSGBoCNjrlqC3+cbUxqw7kOYNCZoMegHp1BA/SrCurp31CUWbC6l+klkHQg6ug01O
gcMIQjzPRsvgcCtBQZipzeZm1sdSB6Jk8i0HEYoLdYEogZJf6Yt5Fip69k5C1fs4gg/3GiTXTaAq
T2XzYGMvWGqv0SbV3ISLrw+fQHSM6NaLwa7p3uGnR6Uy81OJw7VStP5Skae617l88NtIY21xf/nR
OjrXco58mjezaTSgz2n1WwiBCNLYFviNnUa3W8Zm8+LYq1uKwos9mPuXmandc66gbO10GLUk/z2T
qde5RaMOKELDcBsDax2qXdYyfGLZRSC+2OEu7Q9Mw62tRXC4UQUqXO9WSFwnneFRvZmXy13FrUmR
W3iUNr8DwkL7VrldLiWI+ZCW76SPweGsXDrShLhx9UjpmQIWNr2+tfm88WDbCmShWbKu4F/kFI8u
7OuS9YAizFBadwICaTZSGJ3gMxCrN1hqkWZLFjBE4a2VjU2b2obrrttx3SO8hdFZIj/tGZ/9s7B/
q7pYVS+71GFGtENU+4p3fMvgrRADGLrniNvmacrjEIPo7Nhw8BlC4fd5McCpu/LPJqjDKfgbVwAi
Y4jRlygQObuOk31Wk1s6xSxP8DvXCuopt6ZDKi/Ujr12O/zzOIiupD3ZPTaWlUyZ64w5YwX6XL6x
lyhkee6o+bFR0+d247kxta3pCdJsgvlwj9/n+YlSgOfglPH6/eE3dJzVgMq9n2q9R1wZAhpRDkkn
dU0ybqS7TmYSxPxkMp55QQk020X/vWWEGx7yobyqghDQlR+AvpxlAsrWBHY6PzAQpQ/nHUoXmf4y
bM2JPLDX/5HrS9FBzricOOtNDNXUwt8mFpJPzwLSrNjI9M9kXKZnLVK+KaU/3914ezPpt5JEs499
ji65gI2LskzwwYTz4GQEUKU6Zji134czuf58pJyfN7UO6nNHurLF1dwBeyZETn7JSY26HecxO2aq
Go969rc38Iqs3qFSqOh3/knGsfqTjYSWlrZed/D+ZA06hv0DttDnYDfCz73VTQ1Ifk0bACIMgfCD
F2L6Fxth/6Igc+aK5hXlhm4Ty6bH3XG63PJJCC2GRtbun19GX5KRDwe5i9Q+X7nIqQzA+0CU+QPx
6v7DCzwdwvcoEC709fSSy/iybspXZxyQ6DLFq+4QlrXrsfMRaOT5tVRzLtaYabyGWFdFcU2Rwl6q
1aBhWVx3sn1aHhOi7hcAoGKytSJBdz8XKTmD3Pzt75fZMTvKfSb3IJmd40UjbA29SFn4ntWpMP0d
Ep5TiOli9gwDcJRQZP9mjijZ/OJA1EHtBlNnk9snW9RiDMVhJPikt3VtZ38qr2IExxMfvMm3nHRl
ZKDHGVQ6rCgRTaY0B2yMPmbcM84QrMX6WG/Jy1ne3bE/RDolkIz1K3vH8a3Y4kQqq2cYe/ov55J5
H5sTxG35fQ5vQVLZbGS7DvyX9/b8pURqYXVzLNC63M4jzw4RE4wFo8e/BtnkU/gC/gvKrKyahplw
5DqWl/rkmidXy7tfjPErY+wt4mdyKUL6R/BfGA+8lvMFhoFvESrKnHdq0288HrDf/zHVcyY+j0rF
zGmPO7cYpqB8tjjD1idACCal0faf29LwzxhlGAKeprbs5sd5hWgOZm665h2kXnZk+/sWizPLPudW
G4X59GACU6J44iVS0zQuAynNHuKydNZDvG5IX7KcQDROsah7BykNTJyUgiQKiuggWi62G3QYFiYb
meCSvP+n2gYwwzSxjcOG8HcT7XmoIQ5h6YmYhNKOZxKb0SRHL4HB+tn2zQIZx54iDZg62y9nJ5Tw
mfxAfTtlQYyxh2FEsXN52/HavhC4uLkAyz8jUXN/y9nhX2T/eY06vY76v7OHO7ZD9vM0RN73NiBU
6O0j+DAyfzpfLAvSdvblLBatH2Ae2LktmqL7VzMwVnuJ3bZWxjxUzqULqGlxOpesQHFkuwj5rbEA
EJ1nzQOqzzL7Fs3ygYcrYoz84rF9rKLeVy7n7rF0crezDFgTgUqF9zcGoh/sd/a5gdEsA8GRMo9P
Ai+5yLeko7Ni1A92IN+DV4Ty7wYRp8CN/MMq78cilECqwrRE6wdFtms3AjFL9u3PNtK7pBlKRN6Y
ReXFUz4kh36EwgpEdFD8TGg1ERIDL1MoCxYcyLnCigFkdqu+JmxUNBKT+rMhwmdcyu4kY5+FpMR3
Ye84lW8K2TwAJxe9JT6f9DY8IQli/dLh1uNhLWHN6uMGiezrF67l/zEFsE8ngXBEm+AJ1RaC3Pu7
xHecHLEyHDpGLVIIUIe9EXTGzhO01L6jBhUCjoEH/2+Sd3sf9FQF88ODQWyxWRsx9SUwG+y3o2Cp
3G58rPgne1HDPkzBBTwdceci0AHQjP3E6s2es3JONxXxB7rX6o9NQjsld992dEHfZMc9xwDBCO2h
7yG2jefiJaIYyWEqJaE90txaxyfYpA+GoHxUrKFv7Bcj4c0aKUELAEl9jByXv5xyvDAFaxA66eWt
pPl570SQPoshc5n+rwxI5wQxaxJelZ4AUMKmUE8enhljaz17yoTZ7kAMmPqwWyL6YvpSGJD3ifTF
KZju1dCuz0H5aVNSLDgVJHQI6wztZTV03f6WU9DQRjh4dhVwYl+WAN3wEn1rkxIwKbCBYIU7G6Do
8fPGHtMoRoh0Og4fEsKahKA8wk6q6cHpN80r4wvTT53t0LF3gwzdRUAjfURbV+EHeIHuTmM5Xm1/
Sl1kPb4RnuQRW7vjrtHY3jej1ANutDkRwTaq7y3NO3ncDEh6Uvcc4uQzlcKgZ3kvXwC1ZRcpSUsg
+ngQFIJIkAZT89+TWJfU3dZ4demvvuT1X5fVHGvrISbSkDbIHn+hqeO0X+rwDAbVdNh4ET3+Ia1J
hGR2b474IDDCwbWCIwY/s1Aq5EQv9o4k5B3fSOjcgrSoREwPWG+eVPcwTXc+noi3Dlcvzbs4yEtB
zxSD7cvgo2Isg7YnzLTn3uhjLOHUQCnRMYp//ddG8PBctYrcxVe01nrvKRdu+RLQ2l32EEgZmkbA
2lojdpfy/vdk05pgHFXzKfi1ANYurOWjKRyUWXHQBAXBX6qCrXegwoFH2gYlUCzXDDGPK150Q8DH
v9AwFX807rIkv+HTHnidBv9kVK8Rp7wvqfH7Obf1g5dHzpnqLiLX6H79kBUPFpCXxcdtR/cpUCoT
AmhTqK3TmUJ1NKhK5FDlKnoWHpe0KRMFjc2yeQa7i4V3wo3u/DJmw9MSJD5C6rHoIKX0Zwl/pSar
cSVPBNIwRTieQPWdz8AbvRrzhHPTDjRcHsphlJOx6DSThux0smVH9S6JgEZWOT/+1fO3uejCHYdQ
0uUcOEEzrZVqS1ZNMCLUuGfyYYWP2+QmH00iqCIK019XyOaWtpaS+LmKpWE2vu4rH4xC940wIykp
z0R/WgeTNGoLRZhQVAdsqJ/bXmrymUgswKuszEgEJow6N9Akwr9wgwF2cWoCH5HJ5dQM4CB1f/kY
7Rsk4PML20j6Fwspbw/S0579idJhmUfSpd6alm+Ccwi762ry+q6I09xb30uYmMky18T5G2SQG5cr
lacafZ8PdcMHF8gOT2+nx8ozWz9yDrFoY3expTyQHFpuYDiIMTU2avxAng9jBPzRXf1dxrdwsMlm
FBp5MGcAotLkO5/arPVnFi1GqXCnyRBFuuLvjY0jpokWh2twbNkazec56PpL8xXmhXavzv4FpsZq
v91Ef0stgk3sZOrddUsBx7nXHx2eYaau6LOouErlk7uArDP9G0YHrEMjhAMUPHLwfjH4XtwRd6No
Fq/zdGhhWI8PnON8/wfM2lbNJMjSJGbxbgNiCBDjys8aj4I1RLj+QAn6JVBXsLgsjcR7SanM8mwU
/UMc0zlshbci5CavrtqkMxYcJxE0oWzKtu+sSN/eDKmJWRHXVMrb08lkUhoEwHRtPqcIb3BDjgCm
J5KlridItQi2xIenefWnalJehs1z2njPGNXMDSWFRTsA+OGrRU7olCtocjgK7hs5kmTJGVvStIeH
xDA2VZI4Q3RrFZE5i9aTsY9qUokciU9DERgwVHvV4C0551uDw9F8kUOPKo3oEbD0e59s4lF6iutq
y7Pp5MtTtU4b3sp6vH6bjwXXDX4l6l0y+pP/7nHZRHWzameRLf8xS6w+Wxv/BJFF82AOm/ge0y6z
ExwNOw7OMUhmmd1BRTMfn05n1sCOYCJZPoh+Zfxfsw7S//4SdweUiYN6ZaUJvmII7CXoe2mmrs0D
H6ge1xBzjwryAg2JaxsRv1zmHhXb5J43EEatgwAZ7nGY9LjQHZRWHbgJflgH96bC/ZYI645w27xh
5OrvOQik38Rzev+jabg2aTA2m0cNlRPw7twoIdNi2WQ5fWM28ls/vuLuGxv+vlpMheW2/X7JShO/
rEHncVqfbgTdNEm+yk0KQOLaIVJTBo2u8WB3FKkVAcZQxvMgxR1MHN+BeA9OoBlssjJ8RZN5Mu4F
+zRSzPY5xzzuxhZiLgblwcj0p+f04ubqYaBklUJxe4eoCFFlakWJmLExNAmbPe58z9TXm35eDqj6
ZhzVsvfm9e+ppI0mHPY7wQdkK6URVX9Bz/oQAGe42zQaOxlENe6W7QI/5LwIafuLLorp5WurlKlY
PyCEVsBFPqX3bwcwnCP+V98qdtnw60Tj/dqqWk5ga+c854PvoKt0lpbvk7LM8lRWOsGXZUZ1yS/w
RtjvslLgBDx6u7phlnBjmWYtUpVX1LgOOG8gCz0bMBdhb3xNWJTpx0YS5u7GNoaylbCWP6aAPh0r
leSIEDQt15jfINrGVI+LEq9CT6MgqvrFqWhX66dbi3iM3avY3O7lCMzIsjSEQpmsWeFALDKNbuky
L0jJzyowba7SivstFip/8iVG+tp2OcCJkbMXrV43ft4jnI6AgVsDgFqkjQe7pQhx8rn2nP3AiI3D
ZX5v7fyhMxFZkZYQQJJhcZipa8kMeGMkyLMaXTONhXheapxpcr9eaXg2Ftuzi3HWkpg44bKH+zyk
ImqDBF6L83v/hN3l0ug6OS6c/FiMpHA6BS/NDvKzH4x8OKUuVd3StNENa5Dshzm+9WJZnTvitF/H
EZdCUjeZ2epm1d4hxFOq5/PYiD7jui9mCaFrakJwDFhFWzgf+DGlleaLjqMDBbHSdRGM5hvCxzDO
lrWyV5OMMHeRFswBFZvu5s0jbpIYtRVCfJeAKw1K9LHcxLU4QyNML6hzJilvzxRuneY1aGi5oQvc
X2hqetNGSy/rMKVfXUnNYyUr+LcL2qPY0NMVtp50GcKkJlKP6UbYMWj4cS7T51Bhbj3r/5seSi2D
0T+2sJHxymMbYz6mk3Yl9eOO987k58k4f27MNwJrO6kDqUk+XULIRna+7J9RjSIfRo3uyHvEclt4
utnWqRdyRpp/k3/4ii9zchu1j+VPr4489T84ZW4vUkciJpEMYDrJMK7J0O+wMh/kqx9aU2xyA4aH
1NM2SvLN16OY11RtjA0mJNbzHWwjf0LppW4tFFMHFaKeQMm6lgygDIF740QRiPUonYHNU+VqOASx
AFkApgIJNjRlQNFAdoBdxEWcNq30ElYy2UvJF4wesr86qAv6cDih1ip8T2tcb89HOpXXcyOUVGL5
BJJtTzp9ac+3qvY+Hzlwz7jjImkxbrl6/tBtWOebR/TUgWOcmXqvSuCPMBwowrPG/K2OwMqST6J7
JUqUwsfqXcI+SqzRs2c7QPbzvc1QWN0F3vPnD0xW07rvoceYNV+WhfrOe2SA4mW6KdnA9BEGzZnq
S/uDZaiA+qFGI/uxF/KdT7ngtq61E8vDQRptdcA/jpdK0qlUug0IPveZzydl7KwcnNG8EOCBy5JC
7Q5UkzQNFmYRe1XEsXW74I97U3VOfGQzRzGGJH8gCTFRyszGfWk95tNrxcjC14/xI4+eHN/H2Pbt
cqrtfI2Y0uo2fjkLwNdmCyFfsSkGeNKBIeo41rOlTMFXPP5jF7iNekP2zGjcRdvhcYZrLwE3laAN
Si7SxcU0WoHB95PZ80Jxbq1CE1c/OZ+XN7iIZqGikVfZmyKRBD332izaLr4y9HRWUvLNT+JiafZt
PN/duWk2j6uqYEwmixFJoIDgdQG4p7C6tdaYqajCXE68f6lHUweMtUckwyW9lBbLUKNizBmU0m7P
MN66D5J50/kpXLk2w+x2mEZmmnIRhXqTBVO4oY3IcsXvncrz421DjqMehU9gr7KalhinMXdz/0um
Oi83zsXG415ODx1oPiaGWv1QW0Nx2ZxsoZXvq5yci1QDcYymL8K2UyrgWmawr7hYRXJobLnvGJWv
B3Rv4GxgAMtJLo8xCpbmEWPOiiOKdmOhFrBkGRtccwPbSiyq/rz5yh1up/4opATgQAM0r2ka9971
Qvz7+ptND34Z8TQ34h8jSI0Rp40liRHPqvpl3+xHuLhREt7tr2H+B8vVx1KQJLW6KX706ae7dpyQ
syf8F9FpP+mlTgys0vZeo54K49fvB36ziZhQDzjW1GD+uDruB1wEIjV3kYsTicQFmU1Ye+KSjsT2
MZK2ogiKr04jc2vzz6iyOLgx6gmYVpYDrvqThX7c54iSwJrmbSvyq3KyYP3TS+2DchUYXz/qpCaw
50sDFse7+zovrDSlYYhWVmlD+B9bRUB1OjutDjKkJJsH/j0fJgabx2Ib7Lv+QbIh3zhlZfrWALCQ
O6dtLYuhaGu2AWCUVt/FN/U4a3Dt9rNiRjZ8NWghnMuzGondK/HYN5tmn1qb0NQQ5cpyaW9Mcmrz
MpYweq6+Pz3MBxWB4mjw0si1Xnix6co+nLAdlZ2hUBcrbVRqBChZNHyiQm3TnauYbH/eC7JgUEvT
dj5dzIUOywCfd27VnmoiF7Q+DNCr5UmK3soeR6Qa6mMKwT8RaNoADt74b+NHlhCLuAFsX0xQ7mA9
ZCc3EO2sSKGvOdcr2DCS0H2BbqLzVjZlpS1iiRiRW4SC4GdCqFiNezKsc2W5mtZoUGwrMPL2Udhn
HpiPb0yDViF7i7Iutlhkzy8vU0zvW5KnJASvG3Ad4PnKE+jzp1z3kjem8FG77it3yBGWaqJ3Ia9z
kK20fyK1X3sXp5LhgWM56pBQN6KVmxX8htfjYSxK9D7RT4mFY7BQdLGH65JV+BCG18ldMDCkbpit
d1YUWjPHV1euzCQE1LHVN/PQ8EcTqv81pWeasGlp7M5+x3P1xXitymZCDZjJ+m1BLANbXBFjMh5V
C25C5A9VXFCEO2Txy19NWZASBLgXj2Wd2hlI3lrL7mlNGz4Wu6Nrl83xYA6iuaf9EwpZopkOR2ie
sY9aaullk9TqbjBXCAYibIPrsO4ye936zN7ZamYCRHOqeOK19Uk0V7WLy+CYSpJAKyaxpVfVvyt7
nHBCPT7M8vpGcdp5xLQq2EYyBOKOxF88YxtH4kd/g9iaCqlLpt4QIqoeydG+BW2biCau2mH2XcEd
mM6/LaOovxzNv0RXNHymOMkmrxmi3a4nW4QvqsTfZM5h+AdENU01ilUrN63y/5dENJSsOmO7XOJg
QQJQRQKVNkZycNfvo2PVvWvBzcwsPvkgiZGZ2aU87Jy0IN3EYI6/m5wCBYyUUXAak5DdqvZhKDWS
P81z1UH35PMM2Tp/zfwqFtk1wd8Ebj8gJ/UWtUXlW9n36FIGWjIXOrk/Hcxi2ykPpDgeTRhiyNjz
nADPD49U4M4EHWPOPmRIje5y5HF588R409rNIb2lPg+rV1OBycht2qd09jmukbx6BAOGmXC0OaHP
QHrj2WOjDEximX2ZO09d5KkT5cN3z1owwgRv5MBgvUFtc2uYGrfsaT0KM3zKlPtx2BoawgwqLapP
O+9Z4PDfHDKEy94OaX5Wec7XOtz0CHKzAiVCLvu+L5RuQSuCZGsvQzWRsZtrB7YgFhFvs2D7OyQo
2PCrQ3sSSzyBnhQdh66ziIUTOTMY++Yz1oS/Nc+VDF3kh5K4HccocniVPyhESCv9H6zFfWBAg6RV
ZSXssMoXnhOLGp3+ELH9wJg8t+/m4QO+6GFrrzYbOkJcvV9o+IypqLHzeYwAV5av6o6crfmJPv8j
HO4VMjpyYddamR2nO9F7qAXSxCYyJ5siM10xXtG9ZF0VeVnqzhcG+Fvw9+gXz/XoZ5Wl2Z5xBaFT
/Mj6ndLnjM/MIKJzGs0DJd4RwN7Ix0I7wiuterJSpK3Kr6xvTwi6CKG5KqAmp+Q5kwBR0DWWwZBG
/9Decm9KU524rg8NDv3WmFRlnWaQtAuJyNoxwooG+sPXB3TdIQjZ0EUhQ3cr2SNO2n5nbq6EPnk1
Q86MBOolpjBwp1u5TAICb/UsGTC5ppFvQVATNdewF2fSYSdK/cMn4ER8SrYv+1/cyP8kqmW9vO9z
iXGFbwVKjdBUa9WtXUPrVGDacKZGkILn7RyOKMKpRY5QPL+pFMB1UjRRaJnAOUs3KSXBE5NQyGG9
qNGTxc7xM/ZjNQeCr5akVchDt7FMsIhFSljKtdvyFBmzw2IvxFMcFNSXBfjRL1GH7lS9LTtxJo6H
09/bT4/mFWGhy/4gi/Lo1/9YagCxiJ/v/uB555Skwya/9mTvPpmRsmY58zV0Uhm/EV2D5uCkyilT
qsGv50XSxtUSsBk3V3R/aJVrm8x6oGl1KE/dsi06zO5YBysi5EOWvwbR+TR/PuDpE78aoud9sEc+
RP1yp7RZoTGbQm5AT/8R8TfFhH+lVNpBO70XhOXavEkXMCeQaYcNGkhfz9it8WnB1ulIoy81Yg2M
gfRbPRif0jWn1O3PHhRyUXW9nGBc3pjvVAtJSw42IEpllc3oPehtl03yZFmWv4Q+0HXoek5UO2tw
zRRj7iJOvLJ5YzYyyPN0EbEPHjyPdJVKR5OtiJCEK9qfaPQhm1IfwsmeV1Fxx/PWPfQW3LUQSqXi
bu98YArj4sNMNwSCvtZQQeoCsjSgI+8lj8a8RA3FFazv6+bt4WMRkEe/wL99+kgI1ykzZdZ6rhOG
cJeUqUjA7vaxV0YBXccEzTjsnhgiyr72MfMeJSVaRY6v8ChCR4zI/aQFALiXEX4jA4agp0nncLFJ
TGHz0hUJ4JBHZcrO049G9rjZRbb7KJxHyyCEcV6HNT0kXin//fkv1wa8nwHX4jTyp1Y9w02ZhP9d
4s5catG78bwAQFM91kCWeNqOkktJZHevjKwWLrLNJihFMXAK0L/raKu9AMLuX9U6eMJb++x0tB2r
IMmDfVDjYAh5g+WwaW4vvmivxI/l69a7zUE7b2hEoLRdtitODvybGGhfTvsdUNGLlPSPWpz3urD9
dkI7ptx2ia9H7vetPo8PFDPtVbB4WghhqdNpgU5yno7wCNzxfuffRDgBOQGd5WEsmpYrkuZusV+q
rwK3zoYKKnUJ6h3aQ9xbUJgcBmP2kXuLROExyj+RfHDkZclcldo4460jt4b5fFP97R/4kvE7k3Pn
FLlbxG1Zf5rLab0ePt+wyLtJecBI2Ln8Gn5WssTSQIaRm9KGpbRlu608fm6Ldny4s4ga9RskfTUw
Wwv9+kUkZgCmQhThTY8gHb0a2JKcLrZs0k03w0Y4zoXdX/dLG/8WIH/bp3VguchKT5H3qTVp5uwG
h3stMsNT7BMvSMM2yF/+N9H/uayJyyEtEKPfWpdE2KtaTmeFRIV4JYMs29mdNrSrgKPKn7Vt2WXX
fXqzmT9NFA6WS8h7X+M6p3K0gZ5SRt6QVq+mmK1xc9BiSPW9A2M6Lkcg044ihCTvo/bw6NUFU2+L
rZM2g6C4qB1xfkPvgW6lB/e0dlUmU5TLFLZPm5oxLG4ulJFT1FcwwV47RdYYZBibflDkJ46yYQpU
9nQyS2RIx1p+QrJa0NRFgr4WVsToUXlZdPy2BuoYJx2m/5BRKtmymolswdPPGPGscY4oHSMao3Wm
YaIjslFTtZEmNMhlXxS1CQM06mirijeaXRXhMOEuuntHA2je3/YUBkqlM9wROc0n8XZVOVzquEJX
Nr2fi5ojwbWbfh6Hmjm4y6IgMMX5rOyEyhqbAnMkiXFnhotjuretWO51U2ss9//wRcL6T10C3Rhj
pynhDW09gIRK+8ZRJkrDz63PX+o2gJjAewr2i3t38bmt/EttkhZYbXkLX7SHHywo4tTBIkdWqwLB
ND6bo2hV8zPwGgS2c8FDonNbRkL+eEHId2WGKZlreEt2bh42F1i5MnQ/N6YK0Xme/5nnO6L/zc3Q
XIGJ0RGjVx5RAW+HDmcun49wzrx8gZvM1DKrC/yXarz3N6hK8mIf3BUg99u/6Go5J7JnWJmDT4Ue
97ZNCSee7BfweO4aqciF3WryVv9xAQUrPRVzAMvktCQlgzm52iJKD0oR5wLFs8Bj8R96eH0hBi4L
k2JTdqKPnUy1C2GSYtwnevkCu86VqI3Wh6lF+js8y56k5iJdQ3lYa1K4kqtne1yJUSjJfVwTCf+B
Yx/a1zXl7AP2G/xo+gHrN+900HDzjz7b/ebMzXB+9B9NYXfoUHVjoOkDnmbM3G9kjPZdIPllyQim
N/V4rB/URpyaOHE1CZxpUH3vYkry+lIxf1mhaHEbgSTsCezTk6wWgLli3hIGFZYgQcWOwPQ4Ytdv
L9zNe/4nNusldfZmBfynBb7xKVexYw/ci4e3Lcr0EGzvAQDiXZffYeudPORjHu/fB9iioSciYQmN
VswMXXvYpW+hk50CASTRj7oUVkBn2J+ydHYoF3JAgVrWxh5gis1fwWdWdK+nGKcTVeKFb0BEGOqY
mZ1CBS2WMvVC4dfdGOw0HYrem4bVhM2oCCPUusdZXcN/0DyxoXZwB5CF42c6+NC6KnaOyEBF+XKh
3U8UW9VX+kuTXXqJLfBeImp4e5nFPtGEfV5k2Q14W158ZgmtcA8C1K12lB3mERr5YpmyBhIgEgQJ
tgmDNPKP3gqcomU77shB+VZooiirjb09kdg6pBov/YryG60T30Lh+fIQA6CqMODhS0+OYuV5Q8Ov
dV0CsYtTwizmm+KdxXwEmO3IQsiDiKz612FeWxQmf3/Ky4L63APF1tBVaZ3ZcvOU+rKK/87Cy8Wu
U0+jfEPaOmpmYmXFzMRAfvgTcOGBbCSrs1CAGxtLz0x3Ka1XWGGA3RD2ys8B5uUZsa4r5/gyo51Q
kTzlo9JevQt/70naGe2nM/jl5HknYw1n86lAQtQGAYoSCNKRBRMUY15aPEfjc6F/PlWZMmQUArZG
lC5yrtCkx1IFP/OaLr+KHw748MkYh2u9mvcV5q+kom0I9JCrIM7qdQ7Vz8JessHnpF9WyxB5S9Xk
u3C/1WtrIcxL6yrYMV7eAQxukNqZAARd8a/axyChXxF58ayu+f2QKrGioVKJZR//zpsMEl44I8/l
/e12zy3cW69XN5unLDvDPg7pKHIC0GiBS6xN+RedOBCO29NO0ETcSz3yinXZZZOGAJlnA0OvztZn
Uoxs9PU80nFwjoYtXdI/AgUtuv7Hv/2r8tuvFfa2s9LiIDEQDSWf07oF7CSVWC90x2JZyIpWsgLY
vLnKtcHdTTTzsTKe1EiVEOYyFuOvDloROwcaGtxG4Kp8WiyHO1zEmEr/olbcChZCTD4mSBEd+pei
GdlCsIQKkbcvfvdGtItGxoF5AnDqzYghfjUZuZ/zq7AI2IbM21n+55fGPmApNW2IlTZsjdFqBY93
ev/11GyAjJrvpZ9i7DtasVkWpkgDlqOtJzRHBoYJUoogJKp75efrkQyHp9khnjXurq6zanR10BX0
6UM/g84F6ayIUxAjUkDJvrEhaKnzDQ0UrHo7Gkw4rMixKIKEH9uMRTaASAbjBRy7kse0/TsURQ6F
W2cWIoiVuFVe4skCAyHa6EVvy8FtLHovDoDyhuSIrCaPvy0v82+ut4cp7FUCZbar6xWCS7di6HWd
c9y4Kii3rWVfZjgXzSt0UZyT6kuUXHZ7CfR8Ljf4dOXLppm6gvybGHozA0H31R8zmgRXGqbJ+Edp
onvZpQYXq1nIUa9EAVgd1q9vYJiS8x0jcSUXuxeEP/pPe7wFPGS1oaaTJYbBA+j1tpbQIbSTkgyg
z7Z5T5z44ppXgXLTDrB9BXe+lOkRff1JIiY0etv6j4GyGdi6i2bm2T5vSK/NCl7EG5mR9aFuN79r
2u8qc9MyqJ7JMhGlGQbYp59Ur96Rn8uQJdK8J95405BPF+Yq34iXM8DVSgZIDXgFLY8WfJZ7wfUY
I2KFdaSbWaeDFvL3ITKkMSLjcHPzY3IETwkWb9ggznWzN+ZizCSUiyjgE60Ra+kJhHX6GgvJpbjP
TVYuL7Opn9UPahjRgcx4cy2EW0NoH5DhyXuBeO7Nj7BR+1ER1vpc4GXFTMTyWzM80ZQwaiOU4a30
THesR6U/xacOFX57J/O7/XpuHsiKGbHHQ9nQoI7XhEgaxoDl4aLgDtDp/5CPavQ9aD47tX5Szu+X
/beo7C651I2cHV8OLyfzqcIszxbns7naSr+vzDHJbP8iVrgAPNPQe6pcg/fRgoPOyw9EX2SaC0ur
Ehj9PFEYUV1xB/4T0KyOTFcR5vD2UEXXqkCZU2EU+VkmkzQjbleNYPWT4U4BWRri/B2hmBwtpx5e
kRydAM7kN594lIFaxVlKi40bvhwtwjHsZ0ns/IJd/ingh+z+i8JXnX2KGdcgN2D+w0VjXPXQxYZW
ZkjwfNWu6Qj+t5y/XSQPJIbiMt0LOSZfnPjBSZihFIMgaDXlp5WbLp91U1MlhHRybXOwFqGQ50s8
+cOtk7oyWTYmNUTZSJhsSvVyQgZuZvFbKNN6ME5hh8dHbV1wNvg16SsJsBbziK7KkVzd3xLMgiDd
8p5zDxR3rfm1wpLAxuryZfFw3XLkGQk1Xf+Bz1NvykCuGmPPga0JrONGKMmfTF6S+LDlOwRZcsN4
LeFUYgbEiJK5AbQeX7vtqNcObbo0AeulSPUvCqvm3b1wexeA8KQkPWaarD8qwAb8L3cDu+nNjgQd
KXo3+8/j7YVm5PHRb9HLQuOaUdiR6FPZawSkXWcu26oRObJqdRsJQTuV05+YryZEDANtbJV8G7Rd
x3BlUHIwoprUaiu+pF9h5raVF1yljfiw27gi+p9NPd748oE2a6udqx/njCFhci0uZitMEfR3/P2n
C7jXwqv0O3FWfRzhO8iibtHbqtEdpV//FO0zF1MBdunIaYc1CdHIc5SHiysndStEg7OqsSG6vgX5
CheGCVhl4qKmxY7zakSkprtMqxbvdJoXss+I+mykFcNTkc2+TEifsjOINTgSqtj8IdlKMIuYTYYp
/tHqkGWu/axOVlu+lnw3sn3+r6G7n4eb0aVO5gNgXXf9cPaoEdw/QfGC+JBnQ36PSIvhGc+sdqlL
+7hESs6oZZYxQeUt8eil6nzB+F2ZjCCI3V8+8cV8pQ0WsvO0rNUKFtLXHxhQBU11wL4TdwYUxSC7
Zf67DOyIBb0Mjd1lsYmZcTR8Baa5/xHIF9dUpf0okUEv92PByJu7yTqLmfqY2rJap7GHu2F0wl0e
570j2x5qApBNNGYGq/Nm2vEacMqjkD4RcT8Gzsy4dYmE+rKqTIT7rMp+8JVbaVcAY4Npj8Db7s7Q
7m08sZnsmO98rJrx1x4ypbOI8O07GiIduO1yhE/hteTpkPvwkMCZmXeDzZ8zAdxPHsQoRK1iu2Sp
Cog7UJSwPq+1MR56rN0Olm3dDBRtUvZRtVshiF6V7DNtig9MS3+a3V5m29INBelY9vDmeYEF0497
IDnm4VuurIUOo/8cnYasnjHEEFyROSe69tGdxflmXh5mTEgZ+ibvIUkMkWzu3J+3zkIXau1doC/X
4/7dpU3aaLidcyx7lh4Gw05i/81Ey4Q0SY+hvGNJ5sGLjuSFti5S+pUoxEdYwKYBcGmy0ro6uaEi
FAiHjoWVDn4ixzFVwkNYnAWJ4JJcFntkMPsZ8lAkRloiPi1OgtB0dCMMZxjMqPpPKluJITilcBWT
k2H3W45+4sAr9ElUqBQ3qli0ruxZMw9zclVCqAZnLJHRghPgDaDCxNQ5bz9mssrN6S0c3+MqWT5j
xST0RFlucs/RTb6W7PUTJaz9YA1PspkGXPmXCa5ghnVpf+AkLWz1MbaQiNXW440TIM2ESn5gfQe8
sP5sxVas/RX8Z/cv6alqZqlcWTzYCagn1MfP59n3oxPY4oK3/4Di7w8s1pFHPGaO3GJG5NF0c24T
cFJB6jykUGzUYiNJDEQooA+osig9wnmXeMlZRZfPB6Ddgdbw/Fixnyi+thFX6QxR2vpKU+q5mDFq
Bm/z8tsdC/gWwuQUrEqTDPkyaLWSmh0b2TAvX85c/y4pARh5dLwHHlvs1wHw2EENVubgiqKGHgXV
VfNzs3frc0Uq/CDDN0sUvQeNF5SS/qVuEEakW0ovywq9jdCuNiulb+LALr0nS0syKkLu0V9eEOg1
X/Wq8KavKZxseihV4oc3HQdXK3bJgoMiX3p+ZexRJ2idICnpCEdPN48V4iI/klzD9sgxH2JB/kBO
BFExcyPdp6AiB3a3RnFCFMYTvhTZFSktaiexaga+abgqPwaxtrk70aysbBMbLOUtSTBHI7ubLogO
Dv/EHAze7e6DqscLDDOCb5LQ/6ZvWmfJWBJpEujPjH+0zEjVCzH7xrcd2G5OlKLEhpFAVWGRd4uI
WQbpdnto4fFCik4Fz/Tfly85NvZrhGI//8U3o6TfLTIb2+Pj9OwA9w1hT79GLW8V2lASUvt5l+ci
t+qxd38ElzNq3l/m7899H0vltUH4E8IG9pVzxxO6HNxTkDyTiVxkAGjmQB/SUKD1jndLkEnAMsWY
4NPYHVeEsvsCvsixjcSX2uDCPDnVJHRswyp11ZdLFQ5wTTOUzDb5XKXUDFMM7KmekGUAh/hJdprQ
NaJ6Ca0UGfTY4P4+Mi5oCS1nsSuy25s27tJ/SvtxXAw4iIUYm4ykwlRYcCB3BPnLYPKWPnfrDxV0
/g6HQUBKGzIhAtXiFdLh8NDq3SyN5GAU28wdoRGxqKNAgDwqUNEU9xNf3Gl4+er9p35IqODooAZK
QVD095IVUM3mqQXg/7WoTgylg/uMHCYW3ktWLKIFFBZjP5bKoQFHugdMF+EuXBMXGGxhDFWYraQd
F6RF4p1Ahz4p/RD2qy4yYGJ10zUJslnHz+UrvPaVihe4ldNsRxTQZNAszRqmOn0aicbOA67WxErp
0LiqNNl7Y5iBjBspavGd+U17Hh8/0rD2RVq+fPMublUr8YhUixK4EhZdE1I5ZHRqnS7kzas++Qu9
xIRlsL9TB3JrpsHtuRIxgGOxYZH0kFDns+7lCPwyTCgD0wTkthrWkTokn/tCpfIG/RQzrdil9f6b
TSQVvrPEIP80/zipA0C7oN4d+dkOZizthmZ+l6DvGy5qnx0zdLGSAZIFP62yoN3zU0mAfMUiP2Pq
/i8z8bmHdlGRIgjhfdTRcmRaCB1AtnYn8uShhkJhqrhZKcosOsfqEWIuK0se+HfLhKEK3GxirsLb
I64NaUJBbfwondwcMgsvVMNH72EjiOKWgKs0qDxrNSsDdjuxS7PdUfQJ4jpW+JTuKGyPi22XHlIm
dAXV9JJV5Lc/SmNn001PcHpdvin4meRoA3k6E4nLxt0vodtM//bkOLuqNuIKbbfTRdnCeOZVYWmY
nk6yZaL/RHRsufQ31rJ4lOrP8nG75I/8vXFHAQv3lCrmWeiNuETSfoWAjbz8rhfPOq3F9IDbkOkF
OblSrz/FiWf6HjdiCRa7IA62T+R3KyKHp5kJKScQR3cRFki1sTkzaim1inb9Zh1+kE6LFnnPrJH3
PftSRUFelMWNbZ6VWFM+xT9ZkMZXwV9dElz+UNIZOsCcqKWw1RA0OvaqmnkcBi1Il3sQfIi4pSpO
oHFSXsbs0BpcLRHX870HFzXrDvcf6Rx7gytlnDM+NBEVQ+8w0fzI4dWQSf1PzLatFgharB8LQpU6
ir3i8c32nhlYNu/Fy4yRNOGKDMwf+jm6dRAUfMWzxIuA9a5pzGYNPzwWgmK3paP06Jtx8xHSEcXU
5oDldRmewqhYzPbRfTlr7BO6KJgGx8r30VkHbT3rMIXSyMm0IFjPJKYdbvtSo/u1yEo2/O0/ANT2
UiWPbDJ1K9aKOFRVCAC8GUCdDOg1jL9n7uKaO/5d4xX5PtrYoq4N3qZU4MwZrUMsYTVFFl2UkbOY
epB7LUdAfAiS0BsrJcFaH3rMgZwA9rxFpmNd7eN6/yCRqTe77qyC2SJTR3/UEgBdKIW664vhIzTK
dZbSo5OSK4AkbDwz5ZYTGtamSLY+QErZV/EbpI55etGamEmc5MbFEoXXjFY/q+9yPe9H7SxJRKUS
9MLggV+Mw+/UwsQf7a9b8yYeNGgAppq9JUWydw2S82162KTJMCJwXMDpJcrXCRRMcldc7WVo8yNf
2Syf+wNikWXzUyOgcK1oLAf9UHvWgr3hBV1BrgZjrvOAC3l1zm645fwo0X7b/KpuAwvrhe641UPH
4aXXLo5HbTf4eiRWCVrJmmLSd5VRf7TKHQSchOOsVS9BpCc6ImU4YF0XHo7QL+f9yBmqNIZj/7C1
QtPHG+svwIKjLBM2JA13SpuJIOPphq/bDDuog/qiXG5iTDXF2AaXSOkxD+1UQ0XiM/qJ2epTH1UF
B+zPyWmHyNtMzGYuKF5Qj2h5/AE+ZtI0lh2lXMiWBqXDYc0H3Q3YYL5iVdGI9AyYG3++0xFwEG4L
JV/TV1T9RjVO2J6ORB1kjlffcUDYC84iND1W2dqBrHD6xT/Gx+JDr1iXhHxsmB2Tf+7nZuXihhcn
tgRgePO7pEVW8dwLIco4Xykju7IiKdBKUvZW5HjFyUxetSNMmV7wQtoMA3pERkFA4yV67+Kc6TkA
0WpF6OmUomd2mYjZssuhU3wDTc7zf99Q4mjkF9DKhjJ3rGEqeJdijK/YNv3g9lxXHl9djJYPK770
41VTvxZpsGn/SgHo9lOwhxPfiuz/sXN4V7eHmtpFpYkWmyFDTrJ9YIKJvt1yVlx/Wmfov8bZmgHL
eEh608zG0NBWAy/iKQOxfUZRCkltkTjkL7PT2zRCBAwSxiGJO8fID73Je9K2WTc/miBMYU8nGnUh
eOo9SVaicm6QsUiWr0X2owbsHFtZe5XBDqmIpnzLJcI+yXloofUvEO6SpFKPmncTX6NPWiLnll2d
IooJKYbBRZ1chM7OJFJj9bEHQALr4f+T+K2YPK0QCjhfSv5Cla/Wv6Ry1LBIkxEkxdILEl32wHWj
Prlr/WPsLW75SHbw/yLtdW6l309rjYKXF8sIvciqM7zTAXdhZcDq88grffQ+ExLdNdU08TRIHGTu
r8enSKiFrpn3cyk6JOZNy0L8JyKk9blD9MO9dq4GxR8cSR+8uLAQcRXl831smzYQvcP2OYJ3yW9/
jkCFLhT4rsB4EjVgnYjHelmU2msZlWpFN7Js+f8IwFsIeg4hNTmT/cGWhYzhiSbS9TxOYGqZKaYs
8frqA95qWAPj3dMQx4tGHxL9/Pfyi2P4eUnElnKts0AkDtGzv0D180Fz2Bu+v481HjK61yLCMpwq
7k8SkLCXV6wvsDEaHVqfm0z1EQmGjQ9F6yb52GJNe9CSIcjTd/2ERaQAFFCB2kp5efa4v8dCCQ00
QmTaIY6ZUTv6Txug+HmpjHL7Uo1DBI7lFtXQbKp8wFUz6XlrhvPYzOeiMAcEupn6SxTFY+tqZ1Kq
ImhT1cXuvCnv+XvD+3KxLbwJFag+MZgPyyLOBnmRwQNfKOI7aFBdsMZYx1YOW5WCfYvkX9DvSVzw
rDdVgQXEfed7oM7nPUTif5LJhNAFPQzf5UPRyW8rQVH3f1Og7v4REMOZwlEVBy88n6HFCqzHKFLi
ENhcY8URKEaYTag/z6xfa4KEXSNKMgvv5MbG0Y0j0YVDQimmE+kNj8cekhRgU095Q83vkIszLO0F
LXZyssmWGrxj+fCzMoPGiIIr7NavQw5mo+S6EB5nvb6Qyu1zv/3f2jdXPhgecp39W+aN+DZ3dZbT
1XYsKGpu+yTqQasq/N0rdNbp52vnhR/sWS1zdb4oXS5E971q1Fi7QKNSB3feyWjgwKWYLa9b7ub+
cRvTX8HJnczo8HVcEddk/Ma7r9sRIkQVGQgIfwVaKOB1o9Fr6hVo8x6gDieBICHhb+jdxdf3vuKb
EqsQHqCEqTjrVj7IS/kw77atNPj1CCpSVWbYhsRNLwpXFpTxClGI/Yomh3bHuANXp/f/gk/1icCv
CRzESU4MOKeKvQGsvM8P3+gKC5kL6dI45VxbyS0eSSXCKgI2YRoHYguHqFGPzCPfNhaRTd9zct9T
hQCCUuNmGcDHcFERbT6jU2q95zFz6Dmo7t8NWvjIQjoBym63eTtXAUUU0WRXQKy85pKIf2bIA1jw
F3HME3rW6cZmSmrX90w8u8wzfr5QJGasbcGMPocxzM87iuXGPRTgdCL9SD8+5Ix+1cxHpXkIhUUJ
fW3AtaOSGtLy0bMeOj3bDNvDnHF5qS/OpxIC7tKSmfKvGvZaR4/MUiImC0p/2Qt5NsyjX9r5kSQs
fjppRoh/awLG5iZMBPl9UweoCecrlpP+COMUoAr/V1NVmHmTr7Be6xp0KzxhO+YlCMvhu43CmrtW
N3CT1+02Y1FiVXHpz4FGXVyGPYKoFkBKhSbQ/bRZJjHDvNZHdwQQdnLSlu1rWjDED7UO+dUhvrrW
auJqWvOFO/BOlFUL4Hga8mOu6QUskLzfX0Gusi5sySgWdJQ6E4E2UqROTY+7nbfLhnWVDaBrkVPV
NiR+fQ6bKCbYQK4OSgv6Yu/lKVH+T5hysbTAhNL0ewiGRdVRXGzpLpMseF3/c/Rpgxw8ZAJFm0E0
BzWUG+VAOPChKz0hcTD9kRHBXhRKY0xjbwgkYvDNilRufHmFQ1axrG25olPNXg6I7qknAcQ70oku
rYKfpgojkW7PqjMZNsqAcZGsdOU5DIIvqEQXoJeVo+Zwc7C9dgzeBdCnpypq0ovbqsayJdTG0hQr
/rGkEqHKUJ0O49CKUlOOKfntJfcTMaiF9NuogkBAH2k1yMjmZX8ioBo6ACV9ROdSoUP62Sj3galr
+F//F+pfffje3bnN6vccnZqQconJC9WuHaG/CBto+QsBRWKbYEHu4jf0CVQS/wq+1Wqm0SPmbjxE
095DKfXpsgSy7vTVVTCiOqkrMUa/v2ud2zB/YIBLBv+hGnG9DBpc+IxPmeNnc9+MOyzBsHgOgax8
OuhhR/FhoGrlOwIgF6APeVVeX0qUCcozHlpVAd20vWMBCd8kW35/I1ntjh/ohc4k6IDqincM4Nxc
7i0wj1VTNXEEAp+LnAtd+FjndiQ4PattbY97uWZX5EQ0gj4jBSnrbSLcKyZCvEld57yLiasLBy3Y
ZRZRKwpJ6Lp7SkZe6OdKbP53tbEeqa/PSFzlAgpAOaUqWud4UcHRxRAB2oSETQApPmdSFv0CQzac
5IfNPClMQdMdeo2R4y3fHL1kYRWqm4xFaGzgx8vYW0fR/uqhuqouQY8X6+5IRq5xErHv2W18yBkD
fg5SiSWLF0Ips4L8KVQdvZ87Az2Sy9tpoL3gUoTug69n5JL/og+mnaDieFrY/gdZG28ZjeK5DbLA
sCRE0Q+h1sv4A9NUKXTvcLkROk9yqQr7o2PWtInFc0yTrlXrT9RK9lbC2edlDkzZT2Y35bDOQzz8
hzpqkTxq3yHkmgAW7EIYv2+N9gmw8e1bI+pSrYDtSqVsBHylGrT8yfkN+qnVtfAFNVmSESBdVJHC
hsYzvNvCH7X4XBGwuFGbc1EWuFoPXNLH5c123XBDqlbE9XCPmdSPo16gYVqg7zyExjrMQliqlO01
DkcioCTzp9rtYiFZHVTrEb7L2dchqtj1iEYPQjwx8R0BlCZaq/VE8coU8NDiqTMdmvRdsYN87axE
JqXid0KwFyNkvhQj/lhUrDvI31pm81tYI8f0/jQ2dF0Sg/5RsxuZ7Mjn9bexhs5cTgfD4JZQuODF
NEL59zWTm1vD0yUWIsUwW5QE3aS/8tbqIzU6uDnQkrgaocGrtIpfhWJy0mofX38VT5KkTDSlbjG4
S3iqJ1I7+VL5fFfW1tizCRgg4LDfOssSn9GO9JVcRrGQfePa3h71AX5Zhk1ZUFP+R5rXOQPIckGG
J65axtX1W44AmVN7ep8tIfOwSFDDVbjR+e2Cea5Fnxpxa3O2lkVMfe40cIJkBucD0YBUyiHpqeWv
ibeHTL9SBGCEz+2ywWZQwAtNzVi1g6A5S/N3HX+VPORhJ6bRovlwQ4Po0LRZabAeFNLflyxi3w0G
8cWCVvJ55X6GY21kfLsPN1kh9n4TwNXHPbHwPl6OhDdJi1stAGK2DwtIkBp2YABb/vosqP9nn/W9
2t4uj6IoFlpIwwGLhgqXudv33lzP3ZGJNK4riXtH8AksYHaUiwFhzMJM/r1TvlL3cQfygCOvVseC
5W+dNtsDeWTNbBKxOUL3dymYAmlYQ9k8pQK1iPlYl5f69OeN9HiRe5yMe9eT6N8QJ0oaj0eBA9ab
OniIWJuOhihL1MUpGEkFJmNaUll4nmR+snAAQb2HeDy6XlQv/td1GA6HmlFc1wgJeidBgKZY0g+d
HFw6iioEOWOtI9KzHBESXQa9QvcI/i6gSFowMgThkB7kP+2J5IKDT6m0iww+V0B8/JWjABFjXhqV
RKz9e6XmOrdbJAdc8jR18Qz+h2rEqT7Ze1TE66FRHNSLRzAU0Y6kOeQEdsdh2IN98QkBC1jrH98E
RRS11u25/VNg3ItooRZ0YJqNMnIts5j8O+XKzEB0LASUmcmhuj991LN0+pdds9svrq+qTJBGNjQl
04PsQ1HFlEw2NAY1ApJr/W9J731OCLg7hykv/TNxLm+g8U7pPAzk2GW9isZgUCRMR1cbMibJgU3E
qfg3end5VBKGMVKU+tvOJ1kuQmPXdQB2wr+Uan5CHcagoqsYuH5n0+PJT3EhmgyqFeO6hgbb3L+J
JZ4zba2tv7tOGmnV1dagcEUVw4BcPzHfpt1FjDAS6nAuoqzF+JCcRfm/10/9cxxuGeewCkk1frP+
s42SHvNEWqO15ohVHgZmOhuHn9asb4S2N7g2cunf/z76ZqToU0fGMf0yl4W4N+bpmv7rLiF1NtlJ
zgrTkMucAFYuzcl/SBsesRnY+hqlCsX6jPtM+EGkw4r4Z31j9J8B/9M6txmrqgsskl1xfKUV7sW/
Rwx2AT7v/VHh0azBefW3/Wlq2z1BblDtxe+8nu7wi30qsxorS2EmxRkBHOy4x2rul/KgH/UfTWTX
+A/iDOxI535+erPqFxdUP2zbGBoTQ7c6JRu3pTgtwNk3vGr1rO/7dGldfonUakIgMZjB13ceeNB3
WdYtZIGpTZY387ND8eiD+CgOP+BsR5pZV11apBc5x2nu9mdLBbGIBCtelCGtRnGb7z4WScPmPGEi
r1kZ1VkjvNqP80c+8UScbfmqV9tzKb+e4Y0vkbbTCz/+8PdXgKYtLIzUcST+znopHVXpYkKmkVOg
Yr6Zo3rHJHTUjB9mRjgSXG5KwIcNXdu/7SBfIn2rquygQ/UujPNkqwVLw88Hlh53lzbaQmhZBrnt
+dq5HF2b9vneLlJaknZX0PA8LVZ5UIzJ9cVl51XzhmVowmQb6r2j7O8d+6gjIpgqNMK5gsumD3Dp
8wKYV0lVAbFFNJ8tGtQq/mlHyG9DHhV6LA64W9fhU2jUxwgxv/EyNabgjP88PEuMm6WAgQ488ffz
7hTGFgynnJRCtjovGFMiAN/zZS7a3S9oEemZazS5qRm44lP12ZdqDRV/3g3PtqsG5YQMQmOBjS3G
o5WcGKyAZS7YeU9AtbGvp0lTYJXugb4qY4JwUjk1VpFIBMSm2jgPvvmRJWMw1oHa/wZ0edpkk2PM
9hDVJimTSVEzundd+uBXJX5xQ+1O31xkoxXXqxAoDHPyvMdX21OuCuqmtOPP4OTmhThiNqzRXww+
Xc0VCkPzYckyK031BFd9ZSXpzuqjWiNNa1GraVI6HjX8Ea18OXAX2og3UTT09gRt0IJrG1vLahi2
GBFa1/ktr2SwojH2iELw/QwiBwOwkkUml6hSjKXuYzzzN1ri19DjwHRdqUOTTZeKE608vK8j7byh
sbhx8AxlZSIfoyWWVnHKu8lzseHmzLhE2S9eXNF+Mqw2T89aF9jFOMXHR9n2MwVRTS+czYW/lvXb
jR/MoV1Pn7MJnPZO70P/EFdHEW6uOyW7N0BwumYnbqcmpB4sUlEf7PiH18t/URe8dGusFzqdhfTb
B5KwlAgL6oJ8p21zXXkJQIhFvGMHsT8jrC0xSYLon5G58hMBqmffqtUrfbTOW0z+hip0y7OU/xfl
DGrVpgLj4urNu0fj5ZmtDdj2WDqgsroTydDFYaOTaaDfWIPsHu69rdRavKDKWOyzZVBW/uGoqlLO
UvnKX3mw7Y+3aZhm+QzN188lkkbl4GMzOVtIBRu2Mxhewsu9KNpoqwdTHaVErIu3xvcqpGvcYXCM
QL9HRtHhyPvOi5ViUGZV6EBmXKeNjgL0ewqUWOacYtcNgymhUQdT1qSIiE8fkFUlkL1FTkPXcMAc
1bg0gK6utmr69Bo9RKCXZdFBkLBub07KPC1cW4+B8lRzdctwxfoBHU40BCcKxYtwJISbYaQaJT7B
9/0SM1wIVdKFzcbf5ExshDvfwFU7cFp1N+jXpeHAg+/OQHA88QSko0tgOtTEUgoBOx11wSyFHiV1
8mB/EyF36cUb6FtMJQgDdGC2+WeLTbINHaPGupH7cjoLX54doAdHx1TuOLIi4PIK8NtZC6vyjSTW
4bdLMMYqNWJ+h0b0W1ZsTXSF7ZgyVpHAIbfBXi+xFV1Yy+1vVBqClkuSlF1ssZaTKQ76H+a7vohG
Jl9159Y0HY5kKkD0G78csOMyGgqLwLyRNfvMWAcBLnnhYHh8K36XJHS1HL7WSvj+yLls28PBjAsT
X7AbQaN22nS13ccVm/GOE7f6MKdqW/jicAF+HIPGlQNczolwo21uMBXWlZ7lKKBf7gPWHzp2gBAy
/mI+s3bmxRWc/xRThSIW9SBOatk5rrhwTdbuWfpsrnEhIxWdsQpZgsMeoFci5Ryr8BlwgBi3qiDq
SulW1Zd6l6w/4TtvfiF+sZocEB9synIMSRhvSPibtHAyFvfZn/7HEY/Blso7kPSVrOvTSLO6pWoS
hfP+xR+tFW+xxPVnuAe0S178ihPou5ZyFDXVd8Acq59VDsgngsJjQn5D982up3Mr6X4ZTlJaJWI9
45GJStH2ij+I6DLERh84WVqVp5AMzJBTuPf6znT9gEF+rZT7WKhnXB+POoZ6uL2vAQNy6mNTpwpP
uzTE80rTviT4An0eAJaU1cCJJ02GYAU0mok7AQqZPreIVmc7h0Nzev/h7GZYkmuOnNpMcAjelctS
3DmuJDZ0F+GC50TkXemwH9T2Zn0bMeH7ip+mPpv1w0nkpdV51uwpvcqv62CMT7xd6dYtM18A/fg0
ChPiIXx0NjAm6zBiLyRsm2iL28of4JqFV8BC13q4l7NjiE+R2nK3Bts62dr8Qhsjqw7izzieNi7y
hEYN5+AsOb+OmlRORB3CkQBMDLfBis5uNcpIqT0+rKzcsubqSlD6IBSFTqElKWpS8++rL+U1tRG2
QMJEowIig754TeyOy9+REiCk1VPtrpkn6t0V2DdB7Aol13HM7b/x+NLaNGtAbJdyhjnant4xQLbG
8DR7HILZG0f4BBKPOhBaRjdnxXoyAcaiGMtKW/h7SqT4FFGAJvd3iRH46YC2kTSrPNrnR6+ovG9+
wdtG8LwdWzRiqDJ4JkiZwLdM+4HhqOkvfbqcIBuQpQDkVXrVARXHXGCMWZm4+umvWZFcRlTQjx5k
AepiLtI1/1HKtQ/rvF7rrPtgVx6iH/n13GDEy4xzrSaMvOJckfAYKI9i9GCD2XJpwjwLoOC9nBHD
w4yPvuw2bqjKSoPaEOb2InijED4IAL6wXVCQI4gpQ6UbU0iyaebXYCOA4QgvLxdRUPRCCPlISqqN
0/RNx6mYkmqSbJe7gkn4UP/nEXRA/ZBoJ1JlNzj/24mA7YtrGi1aWWG/BhU04nzwefLXhKQRFoLD
S9zcVyVWoK1n9icRqoIXKiPmIKa9YF35iVbvL62nfNy4Vw3M+DNvS6CDtbkKRnz5FWMIODkw7ZA7
qqM5VOD8fOjcbzfC2r8jxqaa0yCrEbL2tIBr2mREwoBvPccLpgT81/y03DNE6IIO5yjv0+Of7LyG
S8cxQhm/tdDPctTQmPn6rHyei10CU0apRUe+vCCdP6kjqMwcKEBbVpWYrTgVjXIpZ95ecVwvadcN
ObYB7830gZjHGNbkVXjA9oSJLS+/HOeUVZXBc6oOyO1KLgG1B3uyDJvjDJNNu/svfFmVTKkimaW1
HrUCWZYXptAwAT1YOngDefnQMgKOB8alPCYsao8ZBX6KVitM6zF1p/7eAhXWXGkbgfKsKvZrVxnR
9ZjA9YMDskceLuDEYEFhUatN28jmZUDPqZIvYExDCf07fUjKNPjkp6invYgAUd6Kzt6fqaC8qz7O
U/NvaONs+iWIgMNkt+QTpcdC90lR/Mqr8gcmDfO7KY3WWPqHBsz+RZyJi5BCeaj8JiF89FNssyk/
1ox8PuTW9h1f6pwKEIUF1kKEsQWRyE8v79TCE9JPEEstmVOS76nkLf9RLALoK1MxilSB8cHdHeOG
TuwdJoyaxeRdU73pyTnMLGDSdMQ1iFs52YpKT6QhNPbAYupzk5PTj//aUY9Tb3Vi2qP9P0pUmWmo
U+B+gMfGyqaT+Hwgb4doHbUUldf3fqebOWvOzfVwC9YuCvb4uUPcFBSIOKU5wc6oymvST9MVV/n9
FujRinv1EBbG/P2Hm8AkszwvcZv0LkMtiy35Sh8HMi/d3hlt2ED13YeKskQDgksrj2Jm/Ae/I7Ws
PH3EYlVv7gbehMg656aXr/VsT7v402BPIqcJnB2Vmy0kxbQaEpe7LwUEcFcVoaFq9o8AorM58hLR
WBdWIBFolLqfQBmVkdIf9xMvcEb3vb5Zp+Ovbau0Mz1HLvIxyr7MIIwG+nAGJJzLBPuI3bUUoc/h
Nicfw93YpAADZd6qHu7uT1h5skjjajHLEDN+zWyXDeXvlE2zYcbTDsw2S9ch8UZsA9dSXHaJj/jy
NkxWB++BIdDSXiHYINsKVqhWQTBjK+AB/BkW9StYPDMajGMSOm7UV73/OvurclMjUH/9Yi9aVIIp
fWafe+cXC3ZLmRYiWNOVXvUuN+8/0IA0LLmUuLkKg0VBgg1XXxX7uIaLGlRXCKO8E0yX6aevVRos
8w9qbOKC/dwoSvSsNqibvG2m6+iMBUYUN1XJcGNrqjpsFoASZ00a3h5PshnLTXMIPNLN02fBg7ev
tx3ABXSygjkwabjegiDiEV0NiOo6rAYgNjdGGd4JU+HzapGaBPg0dLJHWH5Zt8Dhs8LYDRTBEIts
stNMp0WVyojEYFt4dVJL19VyyKrGD8VIDr37a3+OUwoKC57wvNtiZ9R3k6Az2a0B0dVIez+smAXD
evOS0DWAk/MQWRdqJ1tHsvzxtpcMbA88K3g8aZvjJKkC4CquykmmUIrN4F1eHjh39GTwC9QrA3dp
e7twEd4uMVobQZB70HgL8Iwo6cL68KuRAVQQiLYiQ3mdswmhNxymAH2fcB4RPiZtiPrSZRl1CQKA
RZvGUPb0pwu+2gl12Pl4jY5mG9L7++JDZtOQ1HK6spbL3kpdnJFSpkKwp8SAe9cmZHq3158boTto
zO2p/cBg/K8L7mGoIGJEzSDnOU5Rw9EOOA4zIUOjFON5vde51RoXI9I17Mirm0RWvo5d/p/L4Pst
vS4MAEge82nV78rMihuq6mHcYTuI55yjGEJVKmksHQ5LuWT+qXdq6Uw27L6qbvDiqCIb65rghlMQ
NhPunuM1ByULebn58PrHZ4dnbg2m2WErA+AJUhvJp0DNi7ijoMmcHKGckam7ZYy18Oh32nsPrBFr
vYXttM6UygcW6NXRe+UIWUP+TyIMMFxQ5cigXYNBfXdzN2fz9p4EoYFSUyC1EwsWIWYO9mL3SCX/
7TR9YvM+OUNaheO/sOZuXXx3Ski2sZx42RLYdVyd6JM5na2+sTV8HXzLyUOyHxE4B7MNWigQznrw
d2b5+PllW27DwJZU8jdEjG1sIel7/xEysVz81TtkhS6Jg0figbwJ+1RckbrZQuqHUTd5X5kBNshK
1N+fEc8x13eIsUWIGFMoFf9DDqnOKrMEAmpZZl3ASiuOWbNDH3nMkJm9dacsecSWbtB1GPlDHMoc
BO01OEi38FNEi+zy0lsV9KS8rba/oYFcSDuLesIZKvfOrCFupOeNz7LHVtygJgxFwaDmVqacILzP
yEb9tHjpidTOR0fHb8E+vN8FjNcPJYDhOuOI/nI+doL6RpokqLpC2KKfqSPsNQZ5bVaie1dv6BTB
s5Fe8drUQTUOv9YRPb3a5wOxwbuxcHNv9ezrcE2yo7FJteSe3MnFH6ZQnxsFHlcTp1H7EL4Wtp4v
frBliyryaidXH8ZGw2pRApCHy1GThQqyC6ndWd4trpLFsjByJCqo9KoTmNnU5O8xPlYKBRu1jVqZ
1BvviVqFx8V1lGkgpB3WJMNw/Q750fyy/3D2uS7un2KIyba3IEp/MfmSYv/JjkxkSBKvkg+gQvMj
HKfZcd0zMQKdBStXTdiMCND2jJ4iYFno26tzxUpwL406UyfaSvDrDCS3d5hTcS9O6HSLSLbZa0Gq
oiJyrM3qAYncdVCDE6MlvisraxvX8Qa3qSLX/Zk9wm1YIXN+FZ9Y19roGmF940KyrmoZcYdf4ukY
a+FrbXnpMP4niU0f2treGLJkf4eOzlnqB9KkQ7jLGYm/4WNZYT3sdZ2tA7aWgoeP8J3bISqK5QaL
9Wtgq6CDg99cskPX8TRJjUXBtRAdmfGx4TRYeQNkWDeLmAL5MeI1pUvnJ3QKN5hHNMuzhd54EDEQ
zVxRO9CU4JLlokQjs+uahwvQo92Dfz9PjS4iACc6czYk1O2adcByqXzzEzzHGNbJc8G+tpNUs19S
q0UzRfXZi5xBdgnjUZktsQgp88MJsw7f24joOGgsK5PGCDSL9kwWbqdKwBRGS+EBxLjZJJdmzmLk
Z7zhLuuWc3jAgvRdSnWP5BCSMpu3v4eHoBesCGsk4rPDF5xLxoJ8FR7zxJ+GXyHrKu8mB4BI8zrw
waAbPTMxZ8y69QtaV+rbFZ6QfHf5Bqt5P9yEd7qKEqq3OczSqTxeuZRdEaeQVAG3zU9rmE4auybO
cOW6Qi93HKP5/J1AF5RvXOKa8sqsc6+tkqdGBlOXAAjg941QXw34q0jXCqPN7TTejrVHzqk2dwGV
IEy5pVGjMfoulmXG3sbiccVZrfsRBc9MX62dB61JAcxFobL71KvcDcTLO3cAdLvmii/+UeGQfyor
4mb/8PWzt2Datj8tYPfgxw5A/OfSRE1AId+xzdNTgo3ZgC0nxWblkbvRNwQEyIgODpeEE1AJAZlx
uP5D51XmpvM0eAce5TEQS/1yQajYHCf9Ssr9jDclK+OGXvT/QpKMB/haszAwAhy03g32gkAZRHkT
Xcw+woksgZ+GqcLSINiYRebDRzMX1LtHz4Z1tRzZl54UGRyiyikrq4n/ElGpPwj7OizmUARI9udU
+umKQH5lIq+D4HtGgDMxH/SYBiclw7AgKjf1ip4Fxcn0H+7dOrHOOdXfDYZQ3wsQTi77rEdFiz33
H3rwtTkGvX3yZAIZ/pMCl4D8B1txtlfyvfK0gQEnTU1MjwSVnTm4ZslYcCQT2t0haxSrhDVR6jW9
03SFp9DIqn1uxpdAk4rq8aSwrXF+7CLldqAZSqAwYvQy94DNxh+tuJqrSgHsbsS3KiFdZ7PsfBR/
bgiZyTgc2P+KVNvbjQYPpnjhAsH2VOrgZtX4ZYsvy11WvCOrFGh9DcD6RiqV/auVcpIfR0Byg4dy
SEqv+ReZ8O9guLa+DA9qnrstJJQ7fh+HcML/5xBxvzUPZ1iVcKQP0h83PRCDG2jOwVQ5+zhX01zc
VqVAsuqBNM84xRqaKI26LaHJMtvAz6SBM1QtJRjL4nFrOMvk4/Lt0XsPtX4inut9yHrf16E1Ol0+
IRGo+lenNCBNtThMBl5/P6BpVUde6Juty4nlhnfe3xNBwfI9p4ouBIaL9vu4k6fZYSn7mDdk7JuF
05gTd7FyOkFPksrrcdAfNjcB4qmE19WqXDH64sirkfWMUMxPhHjpP3DBi7CIhQhAZsWDTDo3MhXX
Lnc6CUg0sFwcJ4PfJkd8YU7DOglI6Wk1V1jzEnj1aQr8Hh2Wy/gFy1dde5HrDgtkrTV8st6+g5nq
qKlQJjBzyyVxs+D2yZHrSzScf0AqkPsvs/pLLwNYD9YJqJ8wsM3aP5xOAWNTvSgeLWe6sszQdm1x
HC2sVwThMK93e2HiG/qaXiJjLxWWW0c232IqnU14yCVr5zA2OBg8LZmSO71srzbY+r+U8N8sa6mQ
D3pl5Q2FjoEIcq17/Nvl6OQm+MvNhaEi3L0od0BCSepAyAJVTPn7R72CoI0uknlYLV9xA4S1RF3f
m6gmZTANP5AiFcZu+2QICA7qPQFhzRCdENPiP96xRCR62ba53wjbBbWxQN8qPXaxuYUFrmK9VDOk
i2r6Y+5tYO1dxNolly6k8/00TEw/jI/WfazRdZxpbQSV7mAIJxEw/7MPrauhUxf8i4QnOfkZOBUx
UOVttzY34rihQPiNubHctYzwDO+6qFh72VlAFyXI+faWwV9tCNOJYEbUTDqllgo3DFiLKDehdvcu
7VHInS1GccK4gB8MFs0iSqu5mzKIRgE5oXtdBYyGyGTgyMw5giIbug+mNZA4tgMuTLZJds0Yd2RB
guft2WVp+Q0wgvQ6rjoOFEdTuZd5cCk3FJtOwm9fvshLMLOj0cFVnJUuFeU2YfiOp51Je8iscY59
yFoD5xCWcKGZlAMunMrzw9Dy8iW13g79WhSYO/tifWR0SbN6JVnbOZ92/zvuDbZ6GMCOa5k08BjS
T+e3dEK/za/YcVWtyKuYOSkZIyUGcgwyAhUQIBxsl9p49xXuD/9V+Lk9iV6PDh6VbvsJi97fYxOg
bAmS99t1SVYBT9oWZIgXag2r7m9HsfZg+sqbJ+Ie+Xr8u3dHyY8XoWxtWuvxSLRmoBjRa8qeCLml
dWDFz/dzOGUmFmNSg4sbOjoa9OoReGrDbIErInf0U8vh904S6kAPdN2AbRKIxfy1jZkQLr5mhZWs
4unyb2dRJFQ1nvm+oaAgACL7/T0daixk5OVHO0C0AhoyxGODrNOAbsVWBHFFQfRluQ1FcpuF1Dly
U+QFcoE1em06r23rrveZoyFF0BkRpXzu8fW8E9Xho13fr6OQevBjsfKQ27/Vg50pTc+wDTy4m1+5
rvHWJko7VHROY1u7gI/o2kqRBJ7xArEV0FcnKStf9LhVn5eQAhPX5wWq2ca04Tks6621+L+0tl1B
LQN0ByOUo5tzGKJ7Z3gI6a62UgcR67i5ewEiLnsPrf1R2uIx5hcNBTe10nQDacnZS3Xyl0+2WWxf
N9wIyz2uifv4ozG/axNQsVSs+rnUWnsralwFmjRc8ZoFZSeoTgR5bBVcLz50Kc3+aPjg8N/mAm5J
w1OdvdfKDA6mlWffofNHy+ZUGN8u64dd/MW6+u7NN5f0dy4DAb7WMqOODzeFsi/kTLs87ZE1d4t9
AjxrcSAwzEmxMeG15WogV0zmq79Ot8fTzNB8Tg9YTTbjKRv1PEPKZ5gnJxgZGRPN7ACanGVDm+3O
kEYq5KYTOV6jRKwx0jyPFgg/sJxMrUckRsAYeN1SLaLKq0RyChYJPb96opHlrlky7gqlydvCFzYw
5G9qqFyLrSgussRgqaFVtUJTm/ppZBF+q9OzAeMrTnE/pPqzDBtxEJjKZ17mE+AMsTeE+M7LGDez
mBAKBFVkKMbmcpl4U6yi66GJcDVeM6O6WS/pD4YhgB6oWKjsTEJcC1vQP450sa2WbsLVXyjiIFd+
DyBADT6KYOxOtZGD7YzlaLRlX23V9nvCK3ER+4UDj8uXVib9OFnHY7NpblkeJwAimYrSiFRq2c6m
DWQJybV01nAoK+EAwHCySFWfCTwkM4vyJ8TJWfu0fUCkAR1L7xnn2HN7wr8pzvNvLWxDg8XuihZZ
fU982l07XKuPDYPo0DkTBQHTXMZzI7zOLKTFB/hbMkaCFDYbbeskFoiEDyP1MPqdxz0/jXkCr9Ib
REpCcF+IJxVkyWltWCBPSj+iMigaYXjfxAAoTEhOg8jEjFUI6IpQfXNl+bgW/EnMTpEisWotDrQo
6HSbHmTEbnqSIhi78cz8qaHsZrJhZnMG5djA+NNYvctB8cpaZLTlL3E6PZWtbfmn25JGUuYb5ztU
fwRrgBEkCLF94tmbie2/YfCyTH7hdSjsbdRBaa96VJAxnikL64EHEnn7IfpxPTYbBvPHQganbXal
i3bUsPTpxYy6IZ7KwJgMG17zczRyq/FfnUXSt2iAUJLwhswcc68gFELIbV+ypq5IfCG8HIrN9wqA
u8wyO81ViWXgA05z1jsKS3ELH78YHr0PIN7MnmLJNtomJyL22rOvzOKIbinjm7q2F/WB6msLnO9+
Ff4/Q6OdZOqXW15UKyqYScMJVFsVqbRgdO41KlL35xv0Sa4wuZKj7gMPRcTdTM1zrZnKSVpwtIvD
7JSJ3B3julmGH2RqDr2ClOyiqOrwQw7n0r3+Ujfw5FG9yrTQTIR8/qozcOyp0VRLGWSmwNZw8n5s
HkU1NUVev/RVAIA7yqFMdYYeiwosScwaXJhkji4BD06BrpMsp+D3q/lZkwaxy4XtH4lcr1GZVKQa
4uhT/47WixaQBd9Vr85aOhOz4k2XCmZ1uLlSl5Ehya2Kydh3HQ+IW7dBkWQ6FDyb7T1zywWnYHgs
B30KsknPUA2DRYTgv3X2Hcnzwb6HdUg5tZpOA308sDXoE8pHzXOJ5MCdhq7rlh5NGn0kSSUBP4w0
kXccwtQRoWirppcKSlfwG7C+wx1aLbhkCYPgQg1wBNtm+ekAFmdN/FlbZr6dc6JkH3yuliDZM+x5
TSA1/rnBMQ2qGlDoXXsnAeLeKOhyzd8q9YMVU7r8YvHvGFdhg06ch9kNmF30W8rBvlqI52DO9lKC
KTxfyKkOwDggXHWy/88y81gy8g8WZtDKYhCy/zfkK4tvy14/lgrV57q+Bz5oH6OHO9FAeOGPxsQV
6R2344t5RemQrxu753BnicdlEGo7XLrSNDHlLr5cah3l70SwzCTr0UOV9kCZXYaOxuErsiIih8J6
RVxJp/SVlbY7FHdSIRHmR2oS7CyhuXwy5hSxuBNFa00j6ChjvfZ3dWfxAbougHGJyaWXmMjJz+gi
swxxoJVjbBjuqJEKnM2NAIzFMhMMR8WKTehR/6Z+MGzVNLwnhAioPS/k8YjHEh/3ly8HOp9NodBK
oJsS9t8Cj08UFZqOPKCzRqgIRzevtI0OLty0p9pVbnUrJjHh0/EwEyaFsxMo87EiRGbatWTNk5xl
T2dHW7cDGSJyxF/gHabZ1//UVr5zhFaxCYjbIbvIEn878/wikjp5ErEkrihzJ6c1k2JN2K1wvWVh
j2A4rcT9YZUpzYuWoKwrhs1E1PPy2V5/qIF9lF8mHYOyCdhxm/bnJbloUtFQJqDUD0jTIhbf3BEk
BOEerUXuBtplaqEguGYCzAXM2WKynxwA969tZbOglum2Y3CpjHyEkDtzARrORj8PF8ct5k6fTlu6
Uq5ZK089As8BlA/Ksmmpt+GxF7D7ed2XAUH6/5Cy/MbZ+35MUhyjCV6Jrz6Z4MBICVMNPhTkwLoy
GhapJnVRZw2EUkg+AzrCawRQov7+EngzU8eI3kii/y/7cgSWPEtJ6eVOzsZM7HFKmgaszOEBfgdl
cLle64vr7EeN2xf4qx6JLaTQQfO/BcRJvyHCpDTWMBPn8d2KQi746+98IcZc032YmROfrtzNoc3I
6RuyrKdVEwcUYaOUmNoU9bJV3F79aLq7b8py/MCLoFgp6x/4miAD1f2y/q8DYzo8ViY6Xx1PQMfW
pdgdl94OFjluZqOq5k6hd9G2Vbw9ojjEkIf/NgU3qxdgADG2O6TP+WWY9oK5evRJHEmq5dOqUM17
CkR4irL+PexjwkA0Nla4Z7/yTsB1c98cV63+mIkYHcKVXFL3daDgQMeLq1Y/8JG1cITe5+WIK2un
BATxgBVQS05QXbOYvRvXBpTMJoSIUPxk6lOECRU1U0gCn2s9FywbKko9oX9/E5QeWzkuslUL40+a
z08Fj+WCYGLs2xlfJ4h3u+0wljZSuyEnhk7tH1fUwOItlpGRF7FvM32nDWF1D+e6+6QQnwFgP8S6
CFUzsshaFxf4zJkcqJtAkBWGrXNrKdlPuH1eeM8DROnycYulSaZDeecLRHCFrT7oJziNW7GpxTaR
bz79VchQ1RLKlKXpARyvjr0NDgUIYPGwZ9wnRyB9a+KGDlmw3ExEw2lY8otz42WJllX3hc3OoXAB
3fPVJSWyTKyL66LcKZfkTfMW+Nuv4xQdhjgrLRNamB+wqZm9dDimXdBe0IOIDG/wALSkFLE5ZRHn
Rq+488yp3a8XgfdAFhg03f4z9RBBLxofEFobVw+sDeFVsJiMz5frCrfelHfQef3vj4BaaBPCZOg3
jxMXcHy63CtxvoDatuxt/LhauDUZcZ2P7GqHzVG+b/vy7X0Q4ZA+3rjR+irrZTZzLI1f1zYn0D7g
wL+LucDl15HOYpXmeExe15VSlGH72cGki/xLnhRBAWfyQFV9WAd1e+u4tCXdfBHqQQV1eSq6WQXs
lwqeKMRKAYg5R25+PNcnmaXAZLUQVW1YeT5CgkUCMBbElyWWDo5hhmDlTUKS3dE2QCDAcCyuyq9p
SrUjG7z3QNgzdOChIP6ICTSxifC9JSfmh/+LECnjNrOKq+eKO0nSZrrgQ0vjEa0+K2DtevdeDPlq
W+qpiZGLZVYGHWrjk8FVYao9GDrBmzMu/RILRMid3lO17c+gMYm+G3AQJ38SWD1VIMwHzJGEdAQR
S9n2bct+mY+Bxh9nlnvOseO59AfwOAQIUnv+GBpdVsUFzy3gq5BMFzUI5wNCckAVrxo3pwIrY1/K
7mqJegsmUUQpDJD9xmuHiGBwIGFl4U1DVSL6JzP7krG9jSrtxUH5fraD8tpSTwKdBVpv9bUZwlLP
wuRfwVpheGgHbFfZhbLTwfnHsQ755q3tOq/nVFFlDgjdtoxtUDo1VF2gTbWiGqeyS1xyGiu6dUJJ
xm+eHVSgV9Vx7+sv2ULaDKKs5xqFCK6eB9wrT8jj6FkZsr0VueDfvTFyORkg7li3hT8HiUzHhW7p
iEKIwfYJbeji+c9xtBDkK0XdMAoV+OCPr3d2h/PONncen/l6l44567yE952hmEmc8PhqT8x7Tffn
/cCPcOGltYGnHDQMfPLHv4omx1lZN+I7E1iRZxP9Gg7zU/FOTLA1l+Zwb8KowV9lWwXu02TPjV5g
rDAYQM1jvEgrBx09kxBSGn8cvZIT6MIe6uFdNdZfas46dcENyu8Hn4qQO7uXXF6xT1uVQeH3SZfb
E895MgSdcAWTHIHbTeA9JNfwltz/WLK06tCGemmgnF7h7BsCTdzFNAGQ+xHz31/F+Rr/nuwpEmuw
YPS3P52TVhczGUDZf6xde5cNjzf6bDaAlko4Gaz39Sf3fEpMYLIqBtfVK8DQ0l9+H5XHxXuXBX1h
HA3Tz/a4GlCklEvNIEBEFwKkHXVn6NJrJ5Vz0rWqvrpP2cbndcD4P5vbBaP959+tfei66tVK7Mvm
IA2Jh3dmFhDFiRxohPq1gxvdow8oJsQ16tepWyd0o+QJCjpic1qKbMxHGc4MRAahuPIy0Y+yLqcb
h0KXYXplWvhmV6MqNz6lRvihFju+Q6xscBQR4/qlpB+bFoN8J+wWr0IGQgvhIVViPBFoaWJyGn2Z
qQRhGEtVYPYBn3hu/n6bymWE2xastmXa1yp1ExhW22laVX/mryhem8edKMzMAOtUoECOYB/pXA76
mVeZKJvPFECsdXLyx6d02q8y+COdKU/dFaw4Nd5/s6AfML+UpKqlXZJ8CgBMij8Q9wzY8WZMSLjI
l2EWYnCKp7+EERSqvDsiX67MYHokjq3lQ+3jDgv7JmuADqbn7iOzlnoEVoAG9NrML0jr2xMSxkG4
bJqI352Y9BVxcq2z9lJ6UgJHqDPsCiSVaQHOIm9P84625DGz9Ec5DSM3TN3UyFz05TICjulwl9ky
K0MbTEbTniZINq/Je7BOQWjMFQoKUby7FAuBSNxUP1VhYe01EDMRuI84Jrg9ZjRYPaCtaxNirVln
iI4JZS+ntCOb9Hr+Ja+FqQ94Y5Fq4Lg8r3fsXjCtgAYstTnRk4hgBtvgbNnrCUIYGcFSfJJoAbFO
4tqTtyMT+etdkjlDRAsnJ38yLMQo0CccL1AmCOmag49AJsbXEmqAHyEeGApI6wBFfPOS6uDVS/HO
n+0Nc2/ALNIFWBC6om4TNixJUqAdRFm2g5jaJtIwTbf+XHCslzev5eHvg/RfV1rgC7hVkVOM4uwY
pk/lxY3fW8m+U16izSWd4jHx0f7Ro33Hhp/kCWPyEIUX33LRxhPgsFXQpXRDuxgf2QHemRLtgWui
OLlMUY8yW0IIT8wpsrYy+YQ1H2sUak4Lrn9zZZaLYM4tIWxY04bpUQRAHjDI5orYN3uoV9HyYcHu
Y+Qlc+1z1f5o8UiuzL8KqDnjcp8iuNoMF1aBS7GMmeBt+2mt55kSuF1YCDDSAay72S2+swbUlU8K
XUT+cQIVSR1DSvjW/3yIQIIbZQ231A3LLnTRqY8LnUdKffMwsw6cKM0wuzMvO3TmjIwPfYJF3U/E
7gVhYo9Wkc5dVlzvNDu7tJg87/qNBjunTUToaX3SYG0nKINlY+q+7JKqKCQ8eg+7jXWbH6fN0NIe
so8/+mdCCozoiIhLysVADiPdpd0ssTDW4Fav6oXxsaT8T8VcoZv9WNo/lDiFOltirD8UzuhXgu0M
+i3PdmSG77aWLXZlMIB6cHq9BEcyxoLE5gXG87iCVYYRDw1I6zp2f9+xroYd0uXoae8YVvwLnaxA
bWu3XDd1Lv/f8oy+HBtikHpwE6KNDtffeq26MBlIYxhtuQZhlm6NRiV6elS9PfXMvS/h9IZoUJ52
Id+kr0zpigzoK/ROQKWrsRSb5FTx408J0YaPOGoD1IYD1Q1seolDHFUHg0MyH/NhqQkuNcmMJTap
W7LmcRCRH4mcY/1WYesWmriWDaMgroPyfopZbNpOUgUcCunAyHkgKwjqrLJUIDcK8LaQIjztKzkA
88yiXH1a9N8R4c6QkQ7+BsE0y0w0sHY0QRsRgw05jZUTtyK8S2yP1zZDGnV8cb8EPRncwZa6one0
SHwjueW8jcTlWkPE3RHIr8tvw/NYYH1H/p0NAc0U4xfZbwVhmYpucFDob1fxPnVaDx0mTJWANHxJ
tNhg6d6PTnFbVWNXSrjWnmyAFJw1KG8oZdN/8NPhKrSZFN4LGUVxLcFF3v1jt3xBdZmiUGAc6bbQ
XelHlk3JbXR/r5TERSSyf0KhMjKWb8YqafMfUyLUHDDzhjRbPV1DJEhXufXx/NvKLpfeQ7HgtaBc
dJmK/ZwxW9v3YyhT2YNN1miDkX0zzUF+LANSa3nRPmSUCLjEafh3tsIpwi4RVQNzKlfV9g/LMUZW
9XJLHZX//u2SOiIFdvGWVyHq0kII7uYlZRKsVuc7Wzzjrga7xFETVX/WGDbLsPA/0Ko62nvUjnVp
+jnD1Vuxrx2nQ8H7qXmO3VHKgvi+22Ei2uFIbSn/WbJcBPRN9yDr+GCGYnZj1XO/02dAfmxlvcL7
PotQUN2UPKmTudV5/JxSxhk9b9U6FkQcyHvxUKD5g80N9aN7L8gFs6xy6yKeGJypQTbCYag8Dwt8
xNV2b3JZKOxQLJpycBmnQU/y5cquChP8JxkWXXBM15+J7RMSHv2TQU8bBNY/6/WsmhmAz4q4w3i2
rFtgRKErnpYrwZ8Ah95qPOTbqUkTdD+VooErlb0FL1Gvur88D+2tfoPx5mK2wtb6l0Pd8wd6PMfh
ZQcyTcxX33KvGuJTQkaJ6bAS+xR3R5bc3aQdMSLXhoA1QKzwswD9zlvltvzwfK1/aup8JgXk87pI
u+5gX/8RBoG6u9SYDqEXv5hbpRUqk/qpmx2vChx26h9K1q3Icwi1cigSCjG3GuGcHAKqF0fNQ8jA
JQw4QG1MJEQ+yfO89sBtF09egmRfCeIJaX6skxrto+bpVvA0VTGAAMKGwHMs+d00jlfy1egHibrb
7VJQG8R+L8bxjVqAXFBP+XwAgOGbQl9oQpOrRvtYwNTfBQ5apBQicOQrJf0N86T4ij9UXf7yBZVw
DjB9ZIjp86u5nkAj/i0RXjYDe3YvCCj6++C+La2WQM89IsO/cIB6JM3l98geRzLf3iZ0Fn642tHm
7XHzLkzbJXwIO//vhcXFangPxY/FwvlwGpvpj8HFRNbW1jC7jriWAygTSML/I3oRaaGFAYaot2TV
AcEdZlZSTcpum7vGv6tzIz4aoR9hIbTZGFuyY/M/V9ombUaHXomOXhh/ULcHBVG6AxP8waNVJW+G
mUPxP43KJpoGYDJhl8NocgwnyJUg7vatmP/K+zS5KEKeAAS8S1/RyXTwuObVYWo/VRXPpPeU96Aq
XnrJ6jjRRehsAXoFaKHeToF+TBp0xPWz3Vj1YPMnLzpn6hm9Qc2kK5Eso8EXMOKuSSv2RIpkz7ps
3bshS/P/dvcSVa0AT7dEwxUo+t/csgsx0PxFv3ApvTaK9D/9MHFvSc5Xi1e0xMS28O3b+aDl7Oxe
XLoYmDx8VLADIsQbTUILy/kv5OBm2cjAF2WnyXi79vCYmscyY+TR3jyrcWQilq/kaHnH/m5Zfm86
UKS7IdOwjQulg5AxK0uSd14IgIG0SkQMtsXsQxn471PTo74pKlqN2K2KesNxFFbH5UOiZH2/QuLE
ktoq1fubV60dccheBgnRS7AB6UH4xeQmfLytBwYMPGHMEmvMO2v1ZX41eF4qeHuGrtXo0Cj3JS7h
LTo8Fa0qONHIfQU2dZkyOxymfJa7C0oMbyRWKoCXTTH7hxZOwWNrNO2Vg+d57KczNsWzLPowf/rI
2nxC3QRsKmldOjHcq6/9GX/f7Ie5BJVj95BLrlaSVQ9AQe44AYTSl8kM2xSyJ9CJ2XnLur4y4Zkx
MUtinn3vDLY5wtEj5s5dHc2XAnC/YDVrCFy2DE/F8Nsv+zhKyBgypRBpC+DOv0kMFTtMf9Y1LAiV
KU/zwceZ+4Q8rl81+mjjRCbmZ/zxAw90kC9ZVwE0y4dZNjYceddaCdDe4tnnkLiRbBy2ee2sqyr4
2Xu004qid7VDUAo660qJyfVAgns4Jrlx0Jh63VxFX8EA0rQ8n5ttxu19oH9FWaXUryyqM2+o29On
tyFqO0TitJqRIvjOTyn5AdKpA9nMDnJ4QTvaRIXAf/i0bi1BR08cBZVdXQjKwsXwfgoY0fKntZz0
LkTNUZdEgfkMJ8DzmcIamZm/q4bAd0k/ci43DxTzGpZdazV3MqAdi1r8J62iM6tNDPyholiqDAFs
Xpx6KvROCGHiCwLht6xNQvss1EvltRuooEE0vOTpZ4TwPNFuu71puj9Cw1i7FkjbDU/ViHV1MIWt
Ai0YQ+YVPF33mf9VmX1zNTU5Dv4+eU231wshFZ8YBPY3kvg73JoEbZgZO8RnxosvAi7Yc5VMSX9i
70zZSHY/mRk66haARdpLJnpubCvH8UspR1aEQGNYnE0toaCaTgFSYd91y6CXbNhvFmXPa8b8RVnL
rZOMk1GW2f/qVx9Jz8YJV2tgVgGSlkq9qTv0QV3EogUCIs7uHBzs/qOzThhdNPvE9abF3iR4QQbU
7Uf26Q+GazI4dG/IdIiFrmVFn4UaB/4CZ4D64IFpDcXbyq759iyqkUnXky6q9acqlra8ll8rPXnI
CqlNvW7H9YkDeG56DAXcTT45Rp28ybItxFuiXIXRlSh+nJjViCf0YwWQneDoEiE8LvYi4Dh3sbjC
OzgbN+17IGZZ6UCbXWW9bnPTh6/3llTuWRznDuDWah8KwooYbBh0OwuRvVenFXJh0xiQZ54V2JWW
/oMjYgUN5XHpLOKHAMYCL73BRaqKJ1m668gqvGNK0e6MRPX5GVi+7YhLJBZUIkySZIjaHyXIAgg3
o7+9x3t16IDZp0cHQXGaC+XkEQPuh/vqLL+AmqidehBEq/sLvNl4gemf8rlF2eQdVY9T3Bicox4F
xfhLwI8hNK/caQGGUdeR52GodsEngSluZoBSxDGIIuW8Hr827uYB80MairnfN6yVePs9MYW171h/
YMWs04OucAvJ9RxHoYR6nvm4L8pNpMlsh52UG2DrbhKqBusZwgBIGMqWBowtAyTPCGJcB8DhcmKk
bmT14A3bUo5yORizy7YPdxUbVMkCQ9kQzK7bmMGlYKFSiJaPh2jxIEbtgOwGUlJn2F9jUqCxQmaV
VDMSL+GxUh0MMfPVQSBGCEM1JRYBD4Wvqjy39FN2yzjVSNhkatuWo6wZbiKb1ZnocV7SgUdeiD2A
dJz51X3iOTzpTrWblr/E+yUZpqbVMqgEK3JWjVHYsfGqtMRARQBpLkF6r1wzRDSe25XWIA15IbiB
i4zifyD6hlw3CiXySNHthgXmxZfc0qy0QWBPpBU+ADpkjwAf543QSbGu0H6rogxoUjRjme3hN0rQ
R2eJOQq5j8Yq5ZY+2bEc0+2Dx7sKSGTRYk52BzEke2+n5sbT9OiYZnfF4QE1P/tm3hQy5o3xVGmq
osiCs7HEvWBOGRhI4E9Ewg3JmvKSfrK5agQnlt3GW2XFxUYUGkchVOa5OBbEwv0acx9MLEi8yblS
Ol9WxR3Wajq34o3tI0+6nHu3Qq923Zm1kX1jwb0/3UOeyv5+Cif+yjfG/PdfNqJDOQ8dUFn8/GRa
a9jBiPFbZAxaKQ5+dlzX6/J9a+7DD8SaL/XtcZ89RD7lmz+D8i/+9PVG+6KrDxFQY+fOGxlKkiRn
t4WgMaUX8/nx+gZ/Q0xMumOaR6egq7Lt5+fwUAKHyIUvC0goP8NK5BdltLhTu/0osBuZl6Nqh6vk
THC5KLmcLxsaS/NP44oNUZbeMWRbIXqfL8RHpmpS3lu9ifudKm4nHj6uh2RBP5n9hlgHWzHY72A9
kg0FE7nFZ0VnktYZsIzMPeWbkD3Fa3D1xcaWPvud/rDNtoeC/GRBZXVjHLgh0ncVjTPfP+UuxFAQ
wP+nsa2Y5UFTk1UBAgpjgUkn+sNXi9LVRLyEnaIyEzteL4Kbs6oCHBlaEeq2SfU5NM632IJVC5k1
N425rpYGCUT2mL+/hstblijjVbhH3URTmDzNrWB1z2BIyA52GNf7FoVWKrRLT8h1z5PcnvBgSbqG
bghQNwwE6QeV7tY5865M+1aJYP7X4jZl1Ts4gxyuH6MFxrrGhwkom/EMVvdSIm2FAJh/3KEH06hA
NH/mjrJsInvXS8wZ2eSI7axr5S4ajnWtliZZEzkXlAizkAB99CDFJiUpVjEk6w3WJ1c5sw0uohC+
ub7CbB9/AcIEr7bz+a6oVmfsMRpohJDI8B3p9tgUMYawBpsmEK3KundP3lrAqbX8paMAMEpmDJW7
c3n+gEuhYv2q0SQ3y5oU0rDBB/KFnS9j8k3EUsviJfV3UTprkAJNwgP6CjlRYyrqVHNhLT+jnKf9
ZXUVgE9ELQtWal45LssP6p/ZRrWfQgtalvrsq2yEXBfBiJQVg0lLLo5tWVCOlPxr+Ig14P/HHa8m
uf8ko1IjE796C+HsLEifB66bS6guH7RkdWlp8BvQFAmsGLRKzHwqSgqo9gjew9iMzrCsSuJPJIGT
oEwG4xKGEObHFw8eLADYY6TLXWWkY088ebHTmriUExbMgoqTLniPlxfLVCtA27w6hUGojsrtcruM
TS7isqSk9BIDjJC603/xR5oYvJD3UZii+zzKWHjAtOnyMSke0YuS0qpCzT5i+vtfZLHvm+gmr/JK
O+niV1Q0UPhUf1aT4Qn0z21Eb+isX5mMuAnPie2pgIEQ36fccWoSooMtT3eL1YAJkhI5tg5ZUjFt
0OlUWJ3GlDLM0OCDSvQGNWY66bHOr2DK4XQ/EIpxai0G6vcw+uso+7qoux8LRa5TeebZB6pcdSQH
x//fyxx4xCLkOZRCslwlcG6LUft0+hei0ba/UEB4aEo58p7WuukJXobeqlAilFf71xXxk24FDcf7
SZeh2Idqdq1+X8QJezZ1I34hxxfjjZpGsAEQrQT7j9V3KA0f4qnJHOTHzVwiZ4RqX7otUxmev8vy
nuAw+uDihtDqH9+DNnnRFvuX7s1ZIVK2h4MXqnxsCcQyPLTSFFku8Hfjg60+E338Xr+/TnDuT6CK
sB//zZZU4z1IchBg0vmLq+ZirHUR7VmNx0/DMMlxpDR1IXd8bhrBdcoWvo9h72HPn8o9NLCe0k0r
xigOaDdlhZgOl2UhcDmDDLsMXAoEIXkhxx03WNHL3RoMFrQgIiUWiTxcb5fbqgw6pPBokwPZtuX7
qp91rsDwqaSOyA88j6CN9gO9hMKO8pCcSux16EI3XU/o77zHGAHXrGhQ0RkbjOza4cAh7LoZR6Op
OCjt2aOmpaVmA4X9tGJAocer+JV4+T1v9gyuUc4RmfK7HPposoeHh81qk0ZdC/hLMzDmE/4HV3LP
Z8Z1RcSG3X/DUsI26XJqS3mQYraD5jCn/yvY4qKNuFt+9a8V72RyTc42Krk0zheRbg7LfseYpeJW
ToJ79zpt6e11F7YGCdq3FDrn7bRKxYtX7MDumIQIu8FcoSdeWnmASK3WE1PxJyKjaSWhqBg78KYB
DPmTF2GhKvEz+PCMmY5ghXcBz/buQkTJjh3CgmCtWq8rDdeOS4xKEtrBNbOvdCiF8YSBloQXLV2w
Q2iZXDRAFs4AXJpmvB4+XREq6DdJhdf3NuVOMNlNQGIiID4gXsQZ0m7dY8RT8zYk62UChWA6t1Cw
ml2EvueKAeA8UhRzMbaLik9wtaXkePr//kVNx9TqtJ6mb4lK4bLFMR3LQLJBqm7BqPc2//8p3lAh
JQJcoHCbSLxsVWw96KBkcBevqAy6zwB8yQMi7Zr+FmsIQq02G2Sk+XefXwgjPIBtXBk3WeUHjlPm
vF81JoBmuf99tfUheu7zIb0/C9ft1pjZO2iPW39B72V9g6XYKWNsMoxynxWfTbje5o8ZOWNYYx9u
zS3toeN2WapIDT6iLZMO+GuSfExBbAAIv5nMoI7irFWIF+52WYN81h5ksRI5duZYG2VEM3WNWuwZ
qZpK0jWGkD2KrFcwT/f8gKR2XEuhMMUlRzCwcTh9egLRDpI07XpfscmUNwwvrZsH0BCMOwNOngEn
FUpCzHudEL3W8JFrJZEPrPIDPmtuBdCBppDxOy7BYRi/xmUxg9ZBeu2j+z0DgR9ThsNsKug8ENQG
NlN8dWrodUty2zmJmhhdck/T+WLA+xonj5Q+ZmkSrhQaFDsk1K/CktA+IzRSSmzv1UVkPFqsRfFB
7RrMPPNJwocpHtrgCOXI7IVO01G1ufW6ES48j76yt8e/41mZeHklremVxlBmHb+N0YAZrvEa22bB
1zAXSEwzGARYtBQk9Ikv4HgpjeY4beGXKNoCzKMune/uClzTxiNzs9kPQog2dvHd62Ln4u2cCoMs
GenHlhPuxSuig3rPfS0/PB772h5Gm+ho1O5K3Qlp3vSiYpvZD2Ir0lZpfgoTC8Pu2BXiTEpPnjjQ
BgkRv6Vd0gajka7gkcaWp/qXOxhavD7fIvYdDeiz0WagpkJpWVweHrGOSSSC7j8O7lK9jFQPBbWe
9zzV0ppnFejYzxl6WXiFyjZ1v+EY/JghhLRKAmuS//ud68Op8dRx4eJFhakthquwFMrx4PDf9iQS
81alAA39tcLosGvxPpRX7+QSr5hQvLF82HZbB+97Tgh+vpc2AjTqT3kkeOTvre6VzXIdM5B15ekV
oXHhUS3bZp+kbgKvNwgJ7yFg7O7hlxTHavQXc6l4SFs0b/fRBnW1XCcBNZ+yOjOdDCWXvVhxZDCB
4g09a/xqpvH+BVt48DdFZuWqjuq1w2c84q7CxvnsE4wEg+gMhWZlPZ6WlFV13K4GeC3mOMw1ruhm
AYzy8f9kcd+I14shIuJApZ9pzc07fVdblbna6UlVYOdjO8ZFGr/zXgISgL3elItDMSr98zoIzbll
l6k9ktxk6MIrDA/P0uRtJj2HznaEXaf5BiJDIXVccPIcu1F9kjM+LpFebXsdn4wy6Pv+F964X9JG
CaCH+R2QzNFJnd5q4qGiq9CoeF4BtOzxIqDxR3Eai3xRZs4l0aGGYCsVt6ngftJxI9ETrilmQYFu
iNrjo4Un6wEwRaywFb2+I+izMhEsxH6SwzjrwvsKUmnr0AMU7GdLRbKivRXzULLoYBF7fvirSyeP
NoTDiSvS4Yd8FMh5YDdRLYDcyUVj/m9CjVwvSU8ZrL0hHJjmLKxc1noZft8CsZohd2aDELLyQ+qo
WQNOtO5gYBFRzczyUP+vY8LNqu5yxXWGvPEFab3iaXRtbFJ/WT+8E1AAsxhebEvvTfswZDXzSoKy
Ks73yQgyNfmBebkkiAnZ46YKkePBA7F2c3q0PhBTkN4Er0IqwrBbLW95aZbiaQr67Oygt+nrpcMx
K0o8nBnLPp1/9YxmJQthR2871g9QzzQmzCtAJJIHCifBl6hGEgvYv0/5cRPTLEQHK6r/J5bNSLZs
zbonjHAqRvoHImjI2pLGTBsyokih5wMe8gMPkv6qwlLsQ7pqPdlnmaw0mIWvZtX0iN9bIYlYWMcx
bFv/4vY4d71MbQuE+S2cOCZNOxEra9SVncIywPh7xxiPQSW9HaBZ8fOb4EOwU1T8cdOf5HUp811q
rotObfJg5D10E/u+Z3KoWm8nfEhv2uPuwdIxJvTCEOBJcaX9qSHPjcrVY7uXAHm2eZ9ozrnsYAY8
k3kr9X4OiV4GvEBjK5NJa1ataNBPFAFwctI7C6vYg0V/itb9EtWST2/HL7p9Ivo1YgNzMURaMjQ4
6Dv+aJC1yhE8VyibQbdZrAne+U58xUpr5qOaD7gwOyYONNyuqUmm+wheVQ2j3NjDARGL9wrUfePH
Sk60gUhpBaY5M5dXPqysBbQCRuTModfBYRwmfTl2aVe3ahwf1MELShk5j7TLJQrMY13VC+6yFqIY
mF3/mTnMxLHnYPu1uKpR/LoVsAQXW4s5faoPl301fD+d/rwLMfSrwTDM7ShxHj2mjKtxiz84sLnB
tap0+T9jtcqLdgGgaTU6XiI2p8fDAhDFU53QLYStHLHfURpqRxir9dLgUOBn/My/E4KtnULIPe8w
TQiZEQXW4I8solf+jHJ8oyyv7waxBhjZReVfTIUNJdrRpLim7jfVi7FrGZttJTmjncDzp444lO3K
0Asvsd0Lgv9dh7BEKrbk7gxBuF89839jbIrqv34nKVgCqlAh3rimvmbz5YH/bXi1ZHoESEkN36qa
u6YInE+7JYWMPtRy5mfmKfpF9GIO3UF7m3Dg90+jeaT06hcO88tWkqeq6lXQC6J5uBSmTOs8kFjJ
C/wrxkZEh7Pjan003AzUgR7s1DEbLqnexnht3/0EGb2TGLolUC4iEi1CjdTv1Tt1KeUUCoakHbQp
ap3C5uiYxLjcEqSqxBW++tz9vQT/VTL/oR98+WVBp0vY+22vY6jKka5RXkeSbDmCjGVkWC3ro4Zq
qHPvb/sOwtfi0bGCBJrPfSTApXsbOEOBFq+COjhNlXO4pEW6rSrB9LcUaZdpGe9l0e7q/ypO+n70
pGZ2y/IVY/AWh93J6DhgFtB/wdBhjGY3Scas3lACUDKGp4LL9zjPfLfSexKWB1zpS3b8Vjp4awoH
grmbOM7jzmVHPNZ1ktPAeavhe/KsXkk5ppbUR6sBKDpBjiN1c1DjozMhjRLyyTyjBp+GdA/CR++v
mRaLYQPvEmm5bCRmg4E8qXS2nSkTFBP9qJuQ6wr384bRe87GQBUhFVs/1LfGraLPL3iQPXcT8icN
23RiM3ox6uttbwMoAb8CFOLUtzBiy3jTFT7EO2HMBm0jKJe1Tu0PBkZB0SZlpVyxAmJVh22iualq
QmjSWAhxTbowtUc0M8/c39Q+ZFWSblUS4tWExTQZUfC6tMbISHW5cB3HNPu3xdY9yzZ4NifIHJzk
SkU7K9gAAXgoUws79Du47NoPOK1e3rGAVaSJGHFHq+D1/WmE/167mSK61lCvA8lDU/Xe5A0PtIhU
FPaYkygbatcmoaVzXAfx7yXOvTHIqDdD0m9g0UfqOfMiHTp/B+V1hANgXs69qaBLPtU74A6uNDuY
Y+ODypdk+pbpb1w/PYPkgXjgJxE2tepIgsEuPUUb+ByzxXW6l2Cu2bznDjsiONs8QnIz0Nu5Unx4
zILTSQ8nISXwRwIRzwJgx1tUz6d1BVJHB0YJBOfjXLtk4dqVPgQDExEBz0V+QTA7x24bDJsOH5dv
dhkiBs2yRezfN21OPlEZZP/x8IUWbB75LkFKAr+mYMBB7UdGk9NuniSlWFC/9K8wPnUx0rMtf9Vh
GptwkTs7MEbhdF04WDelFNCdkPTSEaGIpIdrAkkcMIFt6Hx+D12PQCwJGv01vTh812+x6PvpyQA8
piKa5v0CPn8ipvTPRTLDpM22jqebilTpmKQ4Lnwreg4yTFGmfwScTFTSr74KP2yprbIrqawQ0L7V
HdP66txHPxCCZT+wjB5Pj6A5yTebA6scxX+Ht3TXhD3ELRakFBvgbfJjisZoS1p0wFVW75Rxu0+t
UVUPfXGzjI9IPJF6Kg1K5TbfVtXE74Va+7qghsZjpfJyUyWIQ1utd8K4mXH6yPsOfQXZSZN3H4hK
Gva/rICloIGb5PJ1MrbGYIJD+D6wRZfvRfJoiLixNV3fXzKbk0qr+x7q/FOifit6qGn2znA4aM1K
Xgk5ElXvuy+v3hueQOaaAyRIpC1wr1Yq6Ez6tZrndxThyf7/SMWlyzGvY2FXdx79In6DA9Oq7Cbj
7tshtVC4P1P9cuqvL2DBqie/SQ8FpW1Buuh4ZSrfJBCQD6sT5Ke+emfUZg7CiC1DiGN7kr7/ZRJf
oO1AnnLCwYuUvZsXjkjYSRq01bSCCPSMJmdocCaN9lc1dZ5ge0mIBuZHfvNd6a4+0fEj2IxR/xC/
TP6eresE8mXz4rp3IscyD9M1kwmjaeWX1WVHk3BJwP8v+Fp5cHMkjfaFDNM8yf3Eew2IWbpGpksx
cBarOjzJv0VzevfELAYMTD9zAXTLT8ewbNBsHk2lKfJ3CajFa4r75nNLjcLmzgfuRhW+NdvikTef
9dpA8ErPDcgNyFPHqg3F7pNm2xcDHL1FQav3MPp91leTlC/v6yb8Tp5oul4l2kSrTw6erj6YiqSF
uNWatD09suoQZOPeTn56Sgfbf/X5BwfDC8RAzs7NprbPqAxkVtMp271CnPwgMlbh1IUSuWhW6kfE
QeXQRQrIYzBBsdQGpl6IJ5xJVJcDvNU0U2UTvCrUMTHLxIWk4843zV0kEzaIHWgMnu6GB+hg4rNN
YhEAG/2rZqoDky+dtrSLdUN6k15b0OAsqLoGgwdSXiRd0UC+YDwwGKjI5SOig24YvK6IZxrF8HBV
5uOLQWQNVgwpmf7yuecIcvnQty1o19G7KwTL1H7Od5LDY6mDuINZDorrixy9MOGw9BjaPAkxMS05
sgfB1srV2BbDpjKPZTxnkVHdRW7sjT011fd4yJ6DI2N/3mcpDmkVEkuBmSkO7ssedSKKVxXdd5DW
S5xTyAS0qxmg8dASNTRDAI3rQNNXIWHyhFyPPrqhIPDyOD7LuBSt/nw6IscGloZ4lMDdwpqG1sAG
ubS9wxrUQSiUQ5p4CuXQ93VOvURIe+58NCqFUuk6L4ioW4MHVtuodK5hefie/18tyfRckmnzMRK6
PLCzyfhQ/eMeYb9Ksgh/sKpYhK3UfvN4/tQdRcO4JVNldzhIJjbvU7yDjufMav0bSURYMISfTtIF
P4fjhHVMKt9z+xliW7GxIcm+tBG1c/V3dwXk04u6fe+QM1qq1erUtXLxX1G/+urbWQTLxqPU6RjD
GMd/HXNGkC7HrJUGODu1So0SAmyqz3qiD7pn/znfVMBrfiR5RGvuPtKTHen+MIJ9hzrxSVfI65+1
+NEyeWtQOqcTQeUonvQWCYoZ/5PoGpLIw0DF7p0UqnSwBrM4dDGpFzuCx6R5CEINreSh5geDOxfu
/mE9itm23aK0vbkASqV18cZsVLdFjQucKoKdwoRthASMWMAR4LFXMeyP4SamYW8tbR290merTsG9
Uvh4r5Z69sAReLhlvN2TjrVBLMqkfSzUiPKNFzEXtBVnR/EXXDrCffMBwO0D6m0NnJrKFOmK+D+b
TIQ41S/PJxyVvv/Xxvj5CRaJoYQLEIeQNMF5aj8IO6vfpUhkwQh0Y2uDcrsJ+REWr31BDX/9+wN9
zRCq8+PIKwueH+zAKBd3VZvb5GGr0b1e7JXv7B4+nj1LVjn9VgBVa4+gsasRGzYAEA676GNBTfeZ
+G4uTdKE4JZ9PJRqvbzm9dRIzrqXUQBR372sSrfKGpKanXN/bD2o4t2JB8vXiSDFqHqoXUlSs/wE
h2kwnWAxIZCEPCOHHp81caL40LMNSNq9TmkD5n+cM/jVkJhFooBHGIeXM9s1nDpz9+qYE9tl1e72
YcJX8ZnFYn5+SrR8sYdKiq0FZkD6M6vBzCPNKAxzsbFj6iDky/me+HArCvUPpbUBQK+x98G1Z66I
IdTtOARj9EsIfVSrJcUjlytaklUCi0ayVx50xzCoBBJrGZ9CKeDS7DoQcMQrqiOiDnAajGBw1XT3
oU0nIuhJmMueHCxh7ohYHYcjOObUG3VTOriA5aEqo7nOPdR+8pZZZxQzcj+X53OmTXnZNfUgpsXG
2KBEJZpSy/SKa+cYiHXqWizFAddVrPTo68EIPKpq/UoP7CHgd0TJ1x7CY54nczhsHuXxpaQsmRAk
WT+xHXzhpwX7vj9cxspsxjZtv6uyu7sOpUODaHcjGWoaMp075aud64iBJQ8eDUzXuoTQSfKntgms
zCR9qAqbYZSBeVN/YqhVmFS4Le8yX6ikZddzuBtObRsY59c3Le/eqMy8NKZB9DOiTC9Zt6GSRn8b
loDtlgnblfXT8iHIA14WTIfOQ1It6Nm28augneY7bDBwBME1uBpgRTJCpgjjqqX0e5utCQFzlcRz
q2cisIIRmBOeGur3Cw1qc9659w6wShF3n1hz+fYZfmgiA7zuC71QAJueiKPo4AYkPl4jcpxPXQkW
Q38dYoGfrk62V3RWR2T0JqZO5l3AIassZZGUPhyga5Zkf4R5i2acDFDbpfJaRZ0OI29GZRQHoPRC
9FpzgzQI6F986oCYLplagHtpzg6AYqICWvXgr9LnffCddn4u+g1uNCWkH41QcatiUxD6axxfOWCR
2lVUulcFriLYUvcDdw9tM++FIjQ1dSudjPjQiW4dRC6556J7NKIdDWjepkVzv0wBVILyMwJaXn+M
WfG0IDKR1UDLHI5WjOSu0S4yhpv5GXnb/h56XzU/5rkrhZCGhh0h6BemwkPn6eupafjCYjBFGWMj
qsZcusTq0WTADctrHFlnkap+u+lhk4fd9qxJrRFFPSJQsYSw4TCJOjA6PCfHqRe92gpqigyvcAfk
hhntgwd8mvsL1PKpKHJdw6MZe73MxuGDbVUvwitmx7iQBStw/Q7ecLSf3aRcHLPwkBl2U31DXm9a
1rwtwTQsoJwBmZVWZjXAoXJmmdyyeF95mIOgFJqw5Z5Tf4u5YLmn3leSpD90N8JGD+pAY3udHSPO
ZsCK3D8kMk3T4Mgbd8cRWh6R/BoeTPQempqZWGEyFZJp0LPR3cv3jlxFLq5/j4pejBwsUPL4sqTy
R6GCYEojcraJB3A+XJv9NBYY9nPyj2NQjG6vO8u4rYDhrh5L5LEF3UkE4V1a1oYd2gNKs1kTFmer
WelarhHANGgb4YQ0yxYTQTmiyjDiuw3qA2K2XAlYZrQxAsfsK5Da0Y5hScu22d7up1YEd6g1/fLo
fdoQstyMFtzY5di+E3cl5+7Df6D/HAacFmFrtLnWNkVcxtN8bYil9QLim9u2JE95fpbEYT6BAm9n
KAIRwckE/xs5vstUwI3Yjwl3bezo/zpa2iL1hdgyqrdMZo7yTtGzhllPblSDfs5qgv4kAWPNEpQ9
UbA1zJwJEcEz308TczX1Hr4KV//N7WXXf5yUmZ1+vZIioJ5Ut5D4EmasWZ+ujMr9sHKgWfZ/wMNC
mYXvXW/vlW0A5tkm1ABIcbLT789TtAdE9Pxl6Y8DMBWCKe0ABXeFkCgsxv1FruvCzRlAnVwQfDlB
Hd5R27XAMyFUZvOKMPHjS/s810U3vRT9Fl7w172IF9O1OlYc9KjwAacGsVX8lsbVqx78ZBOCdjXw
/YePNp1hq4Bq3X4Pjc1P+mpJL+t0KQe2AqcLBdjKguy6whO0aEP80jJX7Wd0X9SUFT/70Bwl4o8+
pn7aebnOOGEKwDgtucXpDAQ9L80KKexFc9SfdGnsQh7+Yw7XfXpWIGImir4iZXyD5ePu2nSCWvAa
YqJMND5eiDn7tCwge7dLXVpO4aaoEMU+g3w+Bi20s+sv+nWfL7n/k9sc4dyDzPFWrYs2RTm1ffQw
3Gx7e1cIyZTNnb47C0Job9MrFMeh8Wt2cEEHiHKxXkFArgwVvJDASFIr+8PCHV9MawbJRwo58vs+
9pDpx2jE6E/mMwSp/rHRl/CSMAnX6q+cocW3kU4gVZtn7k+//CVao3nSH5dVp2LlSMzgQ3PjikYl
0L0sWrNe22ca2aa3IJveAU94WEX75HaGRTsRBtcZba5LKq6tLvYl8PMQXxWaLt05l4KKwUwhsMwF
Q59vSIOJawp0KJdEeSlLsnc4H1Kt2/f1hCNSzKCzP5kLhRsQ/J03PZFSaFNIVXpCWl6aWn+pARqM
d7Td/3qZQfgQWKw3hm9zAwQfpySjwTD1FCiuAHhBIJF1xA9vWhO+N1YDXV1wjfWp06ov8L5r/Pww
wjTiNtTNUQHY+TZWyRZvitr2L/TfZR/ZAu2KSuH8TcqpkFQvcU97RtjrCtzLOYiuidR6mozad4eU
GCIFg87wcTbuia3njsMt8kFLfQ66PrARBBlbNTar39tRcNVguP/iKy6bTXjcFrteX253rMoWC5KD
O22UaynBqRwXn6y9P9TyAhLv6t9qIoRzgTWJAeeXRGdzprs4T/6twMz9+7Z0aO/cWHx5U/nuFBXW
A3pMLzr3ndlWOfpb+KYob4N12tLyLz77mFFp4w3Kk3g5NVIGEETQTIZr0wvcAg1/l9GdVCMJMsN7
zJiuInIz2m6EQNg0xoCEO2Kejca7MXRoZ9tVro1P+jwJo9/E/jTYjzl5JTYqVotYyFBfeO4OWVpZ
Aisi/UoaJgJo6RRe3L/zKFRl18w8NMNXfAsn8bS3LhdqPTTAPWY8eNZEebX+Pv2qgzF2EoHEPobn
t0SDFhK2+cumQ70UGuTzxZ+7kuyEcriNt64f6uHApdLzxTJNRvkB/zr2dP94kx1hW/ovFXSqKKyi
qqZK/Coem6aURXgCAFhI0bA92pqLHmWjOEAzEG2gBuxmIlah51thxCAdb8oEAOg/zHUqAcxGi9AG
t4dF1r8hy0+LZWkSz2pKb0eDfRY9EwKSky2RP/FZ4YAZDccAEg4YuFatUtpIRSV9iAib2qi1DWZK
gWRKNRlM6hMIBQ5FrpGNYcaTUWXKxFixEm0yocUgyp02YfCrETERvWuv1wJxHLVpA6x1ch6mFN6P
SiCbdZfmih/KoyjHxpptDcAg1oNOOhnBlPQJxRKKI4/OyPHJ3A8WDDqNQdg+J0loZ0V+LHbUBZXs
acSYHo9EQRk9LijMEApEsvymrPPnG4/t3prgZaJoIr2oIPwYwMTENCCkKdySk1BVNlS8OJWAUuFJ
NYkKTobqvl7YGJ1ZKDaiIPVn3ADuuJcszG8KyWycYL4C3Fn7rHcebtuA6byJ9+J140WrgekXjqcW
AZxHkhu/y48T8SmMNvtm1L5rwPZToRe5AXlU7EURznRCw2g12CHlAJicdstwAH+VuUXE8mUxb2cJ
tSfi/WOqhyulqJ6EIudgYCCfmXIgBDFWyjePH8PapNAyc+BHKNnr2B3ci13EuJ89osVYCfQCbDSA
CVx5cZUC7vZ3Usbu/G3s8DloZzyHL6bpxJFgzj6h8Dw4iLitE6lSP2q/iPw44n5X40eGsWSMYdZa
uBy30gf/xQh+6MrKszf22JwEccWO5eCpN8Y4wOrepO/9naNOZxg3OmLgEnTkuGIT1+dx18MMaWak
jXIO7bWIDILndKxSuo/zqvwBlzk8llrF9JDvsR5NMeQW9YL/oZGUQ7GXbSsWDsLCM2WJxlF9YRc3
+ovk7bbYduZTKLHT4BsUHdsPJUNtKzTkq9sonLaYE5KZrbb5gUeIBVtD0uavkMz2YxyXYn4+slvH
D44N9FGUuDztH9exV2AxBdD/E1paKhhDnpNwSnJIm5EgFYISQaXjLr6qIBnylAxi9ySsAkw1xraf
L4GkGRa4LT5oATB9YKA8Kpcn07D5NwsQrdloNqAegL8hBtaFNBP/2ME5QdA/nvMLa5pQbToj09oM
kPDWjVhcS+gz4GpivkmVTGrsvLrnSJM8VIXSbn+JHT2Tm0Ons8s8kvUEC66FVYzhAH62xZGZuUR/
p1M4fk/i781hy5RnLIob54l7CUdOjyON3eZVYW+P0umsZx8rBKt8rEhWAMjEdaQLO6ICw0ZInoy1
a1eQGjzClKHTn97srZMwuJ9BFH8680zsLUyxGDSEfgJ3BB5xU4APfC1v6TCcLE+ltb0DeJCHxhmG
yYP3+t9HgHKc1aGVHywUPjGV6G7JygKexaCQIJ8t0Z1WC0UK/PXYoIoNN+9zEEQ6QdLE/Q809Xcn
lvNUgVxWSnyp/KQtQSqP+qFQ8PUl5+ZATtj14ofco/CjVdYxtCkhExfpYoTWCHHaCrP0CtV6hT26
/3KZhcpBbwBiDcHGpgd9ToPd3WAMKfrcIQ5hYocoR0Y2cxoCkSj63M+bEzGhXSI5lREVmG0aB7Bx
U0gQ12Ir3yKIT+onrlmS3M14wLxeZPKTbvjL5ueG8xUnmXGe/1X0LKfTEcd/x5leYRmDz8gW7Gi5
cicqgPGVGj2utREdjgKnwXXosiCQajglauGboH78beAM13bxI7lp95DcG1HzQVS9SUHP35jzHhPT
rlAMFTSYle4fmPFOBF6hP149qRekMvjG2YalWUy0HozHTCfRrSdILP46tHJtfIqXqMDFJger/NF7
6UAqiddVhDklC3xric5pVrABW0NKu859+lPUaXBCtESddjo8qpcpSGKc14HOSrXBs7HEEaZx4PyX
uyFC6b504edn7sBb0079EXflF4v2hRJhYM0xRSAv0kXvOdWz31fYT2tyYHkG+ZiT3dc2BfiUtZek
KBUej6huCZa/LsaUuWlGuw/TMMehablqLMdRquD/aHB6F5NaMr7DUnUO+c/08mBdrFFA3zx1AmJK
wB0nFYcNZpVcWxbrapP5vsg04Fv+7uqJjjdV03PxgLiKeG0wjil02BOSkgKZ79RP/gsYj+70a3jO
Wu/T/RGEeejHkfNHSGcadaTaUB3U/EaZos6dJDVkFUhm4UzHeEGbXB6ANPii8kIEVGYtaCN3Lv/X
FAm8XufQtKlNZltLlcqtW4d8MsyhYlnC4QM+HdPa9ZtHLWmnAP7CBDENhM4iEI8bztPHUThpl/nc
izJbj7Gm3pao3vVuGaE6XnqjrLZ7VTgdOYD8PYqNGM79S+4Q1XOi0QsgDSpAXBXmvKVeSUiT5OEn
pz/HMhpr5lm1pWEjeiizKH55ebEl35IosPtreZdkA+HzYidBoam3EKN+7ZZet//LJS+0GEhNK/mX
0JMm2IPaJD8adqfF0oEDsN47+5MxSu1t0enDNoXw/dc6RM1PJC4Tp0yWGmuKD4GuGwFNH2oa5frS
7Nf9mq2sFmcXs6j2f673VXxQ2j3cdg6xyq5sXiTSOzoWklB/FnOeqJ/JkcoPd378dR+vVFltpfYO
P1fDi4aWG+3GhxyUmBl/DcK/Dxu6jWiBygY6hVgf6MSBFbambDlvV+6sg7ErDSLEoeK7GrOudTgw
2NkjhIzXdKOXvcCxVHTIPhh32fGA56AKYN3vb+Nvxk5v5rsLMCxI+Oh44pdEwAPFkHxymG3IBr3x
enDy7AzkZztU2GGsgpUshKb/xpudq302DqcXESfHlXO8gsrkISjHXUqXGbnoTV63POjiPwRW8a6h
WstPAE1lPxZrxGRb2qWaP/Q8nmJQfBat4KjM7yIHZyGNV1WlMzly+AB7ON1hUb0GnxVO/vYCGthG
waw3lY9foQwUyVFQoe7H8JflQ1xGvmBxGlL1Wy94fHxNoCEH4OOSahotpqbOe1pMPGxBqBHeJJ8x
FJnQW9nWT/fHy+wQ7fa4KqJnnWBEa9SIykV6VaEk6SoFp6xeapzJWdRMa3ZOOufOjPKZqE89Iq+s
WCZMTVWvlJ9Nc3CtHSF6kbGbfN9VlNUS9ePLePpZfrcV32YNndlmWMvJe3j2R+eHSD6Y0iECmqiU
ZzA+9x3ak3yArR7dR7Gd+Oc88feV5NzLQEnEwZ90XGX4OHd2kmFuM7nhwy995GVaPl0hiEt3eEfk
f/WNeDKtnRogFWhzv3JIbn49UiUnx7Vet5L58CE+l2O2r3Fn7VBLFkhPotLtEyYr9Arz+8HSv6kX
DOkbNBEXRDwGx2Ck4kWBWPSh1AcWOkgm8p3ycsKIHORAWpIFjwI9ZtPi/0Ac6+lLCAXQYw+Hse7A
VMFPZBP9sxC5hyYPIq2rOA8FYPiadRGjpFQYxkFxsxyu4EkU+GZM5YO0DPytbLo3eD1OlfiMvYua
qAciewvDAAYnDkvKMbKg/lAdY3eKi/cdATsVq730lAh5M0/RFGRWZmhBf6Z1lR8I++GzfPN0hXuJ
w15ymuCOLDNqgMyEdrVnEzxTHqlPXfTfXAI6POinED75QPzoU9P+6WYA08v8j1/oG8j8hHmESUi5
OHX9OvuAA32YwLEHzWcmDFESZ2qBqQIeXOtU5OngSjz5R7Cj8RUmo1TvuvHFj8JtRzhYLeTulUIx
DJJYG3XQSC+8RwVsxOx6tbJ3cYPSns7yxzuzezAgMCw9bdQzFI8/WLDZTli+TLOzYC988Sa+o8Bw
zobgicYvrSDbX1KRJgm9/fU/dprMIKkokNXJiErmPdv5es8Al+VxrDd+8cj4G1LbVtxL3XYXNm3o
ivmw0xkQxtDVnAWSXnkg5vT/gpFiFumr60ed4LEzfY0Xpm9gipOQDUIE7LjuLnIkJfzxUBWfYMmq
Vs1l3GNIsWI8CoM4mWsxASurcgME0SDa7ACgRRLSGPKzsDyd8vpYNGFwLxb/piPXny4oxmwYhxS1
qG5Ikw/9662rTvJ7Xpo5KXuTL2A/OVptFHBgU1wFBP6nXSeW+VIoZVNso85gz+Rx5lM/oUG/iwim
9ldDwQ+XL8e0rLobUFd6Az29HJHK5utmjUIufaDODdPDzxki0kl3nH2NjzmrwrRI3WzQRuMD77R+
HqEBD0bxWXEoMpIR4qrR/4lb8ywhnLsvWiuyFjphV/23RyG3U8YydWbSgF+dQmyk3A9/kKj+fF53
J48/5gq4BsQ20Xi+jXlLurjEtI+W2NHKFb/PfxIhiUfBVhvnNBUMI7PBOfupvVTUXAffUgSQBZTH
lMv7ODepjCsIgKsiTOCSLl0cRmFZ4OG9LN2IOGTgRuqMyjIC6GWi3F9jM22b//HtivjQCJJaVgdY
aFPvG1zlhwuUgjhHAngNX6peY5ygsADQrZ1YWFErkIRj+aT3uoWVkrHBCAh2XfHwStBDwyFGnzDj
8ZQXTt6WhAOZOlvqPZyfj/cthX9w/h/aYCvardEbHmoRQ3/w2fRvXdE9CLSzZyU9Lf/3olCrN9Pe
5BPne6sB7Bw1RR3kkcO502JIYIDrMuozmNbCiupAscqwecnVy/c1ZOwA4qUcZ3qE8QF4OfF2W4/M
2Q8Xh6yff+C9HNve/0VGbkbXtv/uRQTz3E63vDeKF7O9YEFl8IRmhw8WptB1qvSqBR9+EKUO0qHn
cHQbtTEa2IF/u+ViCXgqXgtoNLAf1g9aUppcNNgIFaBNu7MvqmoQPeCF+Ff4h73/rgVt8uxK/noY
xOerQBBGjH0ymC8koOs6BtVzcnitWhudExMlTNgnf9inzQVhWL0gSWHvdJh2YMVq9QRgPUleQwhY
WlYu8uIs3zudyelwTb4w1qK4uKlER3ULLpt2w7NGLPWNGERTzb6v5Uqu3bLVAfS9rtV62MJh3yie
5w6izdiLl5AbZrPDcPiSeeQ65puPifb+p+7L8PvOrl9JnNXPn92lmaNf77khvXNu0aWR505v8wVm
H0poQqsfsGoHmQm3w7N5aJaB8Vsf/OZqx0UeJ01enAAHE3PLGGo151l57KQw1/SCL9zhxarIT3oy
NcW6I4kbwKStkFuS+LGSuoa2WKijiXaF1nw2DZxrAVbfe0wfDJx7QVQK59CDl8La2L+arMQySlGG
CB4a5Tq0InywrSBV/uhpj55YhAZd1F9tWDksw0MoNSXDBFlicqjyP7KZsu2Uy0ce6f/dDi4akjks
bkhlZXAPhxvGqPDo5GM715l+ZmemJnTsJFrukJNBDAqALFZ7ALuM88ptl+AbinTDwxUSJIpLQWgZ
BN8SdP0X6cS2AUMT4xk6qQ0KmP8PtFNaWYDIgbSRolk6Fb2W30XE17grZd8bNevfT08+k0ENmEcQ
zFxl09J+k7EIII1FL8mdQ1sQjM+LexkNATRgXAPnh4CY3jZU/C9zg4KE8vyHPHdnpRcsom07uei+
b11WvxqTwqniSr4K1XwnGH8xMjIzO3vaUyQh6AVSA3UsuqG/tlxk6lo8rODlZ/VqiR7MmRyuhvWq
ZJDiofQORDSC711CtF51hkN/6BOt114zmoqwAQ93sMVL0iNK3FDcpldRHD7bww8om7s+/CAnugQT
dCgYYqco9RDiOFqetPeyjNI6Sfvntnwxq7hes2f9VFSHwOww48xdgkCqNqrR2FO2YODzgqiekaw5
hkHXtm7WDWxvuvRj7b3IhNSFp2bjB7fs+zdg4J3m1Sn76Wq5mKNdUFY4Kj1yZ0qfJPJ5ExeVqZhw
1e+QzDq9bKjSGjsc4JX7XSvsUuXmhGo9vF82pdq9edA/pp8s0c+ZkxP1qCLcQMl8Slfan/P0tCP5
JFwDt+jztWiCknnaGiC6yn4STJoAeVP+L/1gTAPRpny+j1cdOzwzEEXfr6AcnWO/eYoeOIOEKp1u
mKBgxvYVO5R10Fg+3UtxXepw9onalsoV4Z8HGyYUHSVLbXnocyizV0IAmmi2sexyVaagCpttG+hw
VHNGijHLGxnoK6thShdZgaCYdZlifYPgcvMUz9vlFcayNbNCJOkHd+aMmduri9uqScR7TlVwimUR
oKFjNm/5JOjwnu+Dt/MEcmkbUk/syAm+z+5hoIJBvlqSR2bI4TLfx0BiYfse7p1NE2HynPEnF5Cb
aalvBY1Sv5CYKyb6la/lvDYf6dgztCgWVM6CRnQ83wdBHH17gwQKvUArzA/GvZzxVvNgzsphBW5m
hVWoxg15l3qcLT74GtlT9Tr++JM5YSfYxdzSK0K1Eoy3iM5UuxzElM8eJz1eBV+FBT20ovHKrvo1
lYGjCtxFPYtSXDLsgfkzFuVqg3JuvJqn7u1G6cA6Cc32fy7U1fPef/I0UbPCsr6BxjUHBfa0WM8K
IoEzgS+8InYEqOCyBFGCfmNwFnbYGhn5emuUwqcyNMD6iKOo6zAozYLq+i5AD4JBA7Gv0x+/0sXj
nHSfeQvwgcokfSkYJsz0YBk1yBQii59FhRlqJMdDfcaDmzzvJx5ve3TPuPV2s9An86CfWbmeutdn
RSd09twTgSm9mgOtncLkE47w7tHHxtx1wooRtjmYo5+HOxf9m44R68FxKn+/OcqUOlwSuCNIdrK2
GuWEz6oz3lp3r/BLetMDq3pvYH6ZUMDWARN3OO7w/DFDMHCIUyvhGxaMphNK+PbVtvwDrro6jjSE
YNXP3hqt0fvBTo/tNhl9uWicvey/0ltobWdWXrmHrf6QlLvd1PJ7Neh+p6iOcRol/aKYbiNkbudk
Afa62gqNyGFQtm1sdkB9pSjt5hnZcpGwrPEf6bTWqMO1KCcv9XfO6oMjP2XVZzxgUxiqUS5v4Kn3
HVVAp1GiCTHDS3Zbs55Qk318+Gr6Dv8s0O1sQL7ubg8zFor+n8xWvSIodsjkePWBofXqv//XKUKn
p2iYmyx7eceIUiHKu1bnWdTP7AJLMpubuoSqIgQTR3hLOctKnSg6K0PaWHcW5TM5ZMK/UYsY6NyQ
9nNAY9QAS83vAt0KjIDMohLnc2AqpDNp54KYlozgpOlm+0QFS5UDB//TMdgPQMcZ5b8jH7P2IqCC
QHuqu58b2eAZ3SRWu592dF64kV5vttYfztAgnGQsNLjxkh20XJZ9252y8I0090IVaz6U6Z3mzju3
YZfKyPovKvRhFOLdeIIDgioUfRmCMYbNxqbnz8OHRRLyqciliybCp/dZxgjuyKkurSVyCEJJenD0
Mv79iNVVtCy7hAtLUXp+r37hlvN84IYaVB0zW3w+mSdvbAC5mq7NqE5iDdtjCM5Mk5ftEpSs9b7Y
45pFTDqjWipv9b8UoSVhFpqaPC/dD+Y11pXg6DLrGPgCPEsTuTD+gIafHl0HnrP4VH0Ixs15KhUz
i2t6Yhbv6eCMvJmBZV//x7INmWFF1JtcVUOI4tp6VqRkgKNjYOTrUkMU0oT4G27bgddXaHQgsVrK
bhdv5Ir8sXwtAY6Bdii6TxcLgvF2/Ol555slyBrCDd/RFjxoSdQH42hhSMlchoAzoqssGahMsQGH
pu1NveaP7r/dWmkc9Lem0DFSthAl6PLGU3SV98vOs6Xe/vVMyYeoDihG3zz0kAKF5KwjvTH+7dXH
Uuebvt90oT9Ym2ntEbWl5YcC1csu1nqZWgvgTGhhHgDzx3oi+2w5sW2Ayc2mmFtj8nCsyp0Zsc+E
giIheg5Xr9KnH27HnGpEltC0VBTeuZU/DsIheC6iGT4LCfYoxxbJeKnTsyFXf6AxpPS5mJYfhiV1
jbdM9R+TP54Z7C0DttUMcgJy9VNtKHZ8/pdJWnlyVZLx5jPK19tA62Qu195oH5jaST2mxPVziUsk
yC6HkXDuDI/lNJq5qn6zHrCHEyQzmbQFAfoix2VmyeBO9/Ts0Dk9l7qgb4MPuxAZkyznaFM4fMD2
15SGKsxAkq8xcCDNxbHgSsjXNnLf0/KZS47A2OCBR9CpZepmmycEQQ+/2ewtbAuwtMC8nDrWcKUv
VMazIb5X5RaH+mo3P05Y1d9dNa9pXuAxL4BJB+E0CE9Ag5V6eGCAXIMyUg+0Fqj6S6cqSe1o93JI
xsIfRqX+eklD0wvfPxCA7XQmGn6HQkpMxlmSgXQAwA3lkZisqmtE0WLDJlUi0Gl30aDOmQIgriYX
wfHS8NMDvqgoukuSXI9fMiYZl9xy9i8R85ovZ+CW2EPi+QD6D73mZ7yH0R+NOjLR6v+RFEy6HXdy
nNv8RsntwzMwRgGLV7lzlaqlqE5GwIQWLNrnWkNJCc/G3nPCxO+Fiu1P1NtkfPGMZAhYpZPnQuiX
h2/bMxCLf2/V90BrDZHww97dfipTfleJ9v2RK5w5lNjKQUjGE5teRfUQl1FHtMVezsqr+pZVtg6B
3lMSd3xvO9HT0lBbnDuyxT26zoVcHjXNdeL9QSGSucQdPAlYVE/dapm1FaeE3NlvwXXYrGQe/YRR
nORFxxC+gjpuS/BpC5LC3aKeLObyeCS9x9OWtp22Z2iEolRvOly1ky8ZvgsnF+1h/A0oQnl0srYc
ukH/d6SSLOVBOM0gts37Jquzr0Gba644zUNSEFN+p/vP4j2135675ZZyRBZe6KIgstXa5Ru3tTVt
A6kkqOWf+FxTpx90u4aN3mbX8JKZv0S6KA/VbwCLBN+rAehQg24LBQPhCkHXibokT7gFiu7TSP93
yvjIBoAFe9MksAEXsMe80y/dNUhy9LXbajI9XGsuLokzj9M7vjHegbCD9I9Za4F5dcTG4y5xCw17
qhVAZAaJ0cSLfyRtgqry1lnInX9cPlaH7n0ADQg4EYJaXO1kgfB84WXUHsCNDbdwDUW9kx62TNzx
j2O9Mv35V6G5u9WS5mSdYIB5h7DKdEJdGbwvxz5VhmcjdU/7n5pAvFC96f9DEbMN7dvaHX0LmZ9g
RAybUgye+8lEd+7OfWQCSesU162DMHUgoNSTfjTh4XbJ4IW3tCM1PlzmAK+F0sQ0y0Bz0Wnge8jK
b8C4H/MNwyPHACQGMu7d8Y8HyF34kkxE5cgnI3eBiKY+/f7pIf5RZo1E0NGC8w9q2EhAoogB40AM
H4nslI9VVuLtXHOxwYwvn+eFnXVpsf6stj0Tqh+h4YSO+5XJ0B3vukz2MHzO5EaIVV7ZLrM92/7f
GG6/pvhGkdjSPhEaxQSo+OhaMGMJ5JGNt4MzlicNUxuHaFeHRbrVFuvkY/C3p5Y09zJybiQpAkes
KuteC1ypu3k98vnHjbIDp9/2OkEr1XQDsAkCC/pARCjthTSsE0h3JGD/iAsM9mp1cyiMB7AGv9uv
6qLjsj27n8GvfMCe3Kjr2khOGoPdThLSQtw+mkq3CiSSvFwQ+CMIyjyI9dKJvBBrBNYY4gLBC3kT
NjJ7CD2NdQ0PCG4D0YTGPZnY+ZUp7kiZ5GlK5CiKw5pO+g8hur8lvKlNrIyIb2J4PGjUKQXxov0A
WFHfhVy07ePpCJTuojNBiANqR32PLQHp0pqL/FCpd0ruLoEaffoBdSxFKYPqPdt2vSfeqXTKAYnH
T0YTFXeivN0ov2Q93wM4s4XrChet1h7B+Qcrbzw0MHKEgQcmILpvIUE5+uYkoqtnzUNtNpdb5moE
fzMONIQfwwccH00dBMSss32PvQK984iFehw05N3sQ01uGk4AG5ZT0thHkQstboB0OGyylL4pYMjg
tikXdl3me1Ah1FAznfj56mfu1pF221TP14WXW5hnKyBRcfylwr+6LqkDvojGFhgHhrk4q7mfRi06
xQUBSf4V3tJLx2WvpX0eQLDUdTtlebhUzQemL8EH5gC6B62g6K/997JpyzKHh7M25uB3EtY6L13X
D2e+dYFpxoPjQGrC59dohXSj8gGIDnoxsuOA4Fbk+vl20Wu58L2broHFWEk+n7CU+02CwYmTu0oe
HnwAcA0AQZ15eGY5La7xri39me3063ehYML7oUDpKwIZIJEvyPfgDEDi4GNNBxMXMhou2FVDFDkr
bY9Z2Khvwhh0TtSiIRuiARkSbcwSPlnoY9mrPOxTWP5cfl/Mdyt1BQLU2Ux39+xOkrULCac9lo59
Kk8Q+RvhNsyaxT73sm1ZEeHLsVahwxxS5WbiPvrv9DqaeLM61IbV6a+FxFMczMpBQJE8wNznpdRd
s7O1O+qSvpzMzdY5RXNzsw5KhTv448jTKMh/SKObT9oEsuXDGOe/aDBOOUg561Ca1ChMFLeclix5
/7bYn5oVz5WWYNaFvqVdogPaNceGV1LehLKToZQGewsCsuu/C+Df7i+HcnS2dRSWsRqGQrGIwxrk
tjPnHhr2Fx47NpG0AEhduzEQ9OKtmLN4d3gf8STugiTyaMlLo6DgHeYI6At68Mh5UkeJhld9h/y/
jdxwtnUtIUHa244KGEsGKJPJ7c/zxYh4vaPaUaWlGmUxu70vw4iYaV9GHeFUM7kqyui8GU9W2lMp
oiYDOMrL78QgEukq3yQuW0i0uGauJ5ngfJUxMARRvdJ0x1EhTPZs/N+1XlSZ+R5cFnk6p/PCxzQN
8CIzkY7M9YeTdmESVzmbJ9Kro2HANAvYYqWWiXh9IsM2980JMowcJUcjYO9n1MnXK3qdVtj5yMIJ
QpXAqwQdKy4UUBlQAaE6L4eDoIQx9Fk3J8H6pQ+8cBSxTrak9iCUFlX25RDxMA9J3wYUn+kZtDDt
wF5iFQXZ6PzcS3L6AhKEjcx5p002Wgm4Og3bmkAFC/9e1yBQxwxwZDwPawBaV3GO3q5cbrmmvKDY
MJ4Orsl2RlSHxJnl48GxoUSdtD1Uc1Tr9wa0H4NpRPwm2kwNiqsSnJMzpauCHQJ4CZjVz3PCpHWZ
a/tWuI4rXYMcvunSSKSsBV3y6ZddOzB9+Aj/eRC+544ZRNQ555OHmAMH9GdYHPpX9acd2/ovNiG/
aUZ/5ZeSBw5ke32qlAqtKIi+91XT9yYCDKzt6aQ+4eLMBm3HYiREvPkkA/jfirlZWl3NZblIDPh9
ncZfX+fYL34KfJItRWc1AIDfD6zOg9le7OxAACdUpJmoMOqECD0fwzm99NNNqkzZMQqhAF1Un7Cg
fIKfT9ViMx5vl1Q2cff7UqEtHr+DnCNmctbWnTV0ww41hA+II/hCHmc21+ldEPC6hw9lVaQRG9+U
/AM9B+2J8R2YQSsZDhZPXlysV1blkiMnZbmF882K5jvKDnCMuCuDUkrOnI0mmmG5orcKtm3aV5Bj
XVVr8C3Ad+e5NS0GHnu3hx6NXGlnewHsCgWkhjPYMlceCEqI0JpqcFT/OyaMiJ0OplEtTfNAgFe4
1HG2+1yt9BRemrkyR9622BSx7QH1B//6KJmzUFBxkNo3JW2IZFoTkCv3FesoMFqEHYSjcMoToYZA
7Da5DrFvNVDoSvb6MQLzqVAAKnV3+Z1Pd6l6yU9DdkC6Vj4IM/yAs4pMWHR4JVjyY8+Kdx/DWDik
ustszZRIw90UMWCNpL4o8vtdRuuOalHSfxOGwQRNFTfZWyYqaIIJ38Be+xqr+hdTHN9DhlWVP5iX
QvAmfKlLJqD49U4FeL79+pT55fUz63D7GhrVpU4Bybpoj4fRLsdDACHuJh/tIRaEvMkqUTV190ST
VG5MECM4QuhgXFkOSkUDjQvqpV+A8/VOt5cK3Y3r1+ly68LbphvYmzgKMdKw7ftOHvRuyiUyIMqz
3YRaOSOO3go9P+0c/bHvdyWEoh0rvR6F+y6ysPHyITcsO9HYQ3ylBg12zVTtayxByboB4ARtmA0q
rGl/TdPFHFKZ/kCbNxK+TiQOHjT12HLjgLne9RSRODo6ZgbYhYhmT98ErxxKOFqKzbuyMHHmbpgN
nmeb2I6WsgLuxxFJj8KCTkRm2LOzKsKsC+P5hoYu9DIcjKBiZKrubwGDv4HNFdeFaYrnMLFhdbUY
jBMJ1UwvlC1NVQGkLIAyVJ9VZDkBkjP1L/YO2tJneszHdPPwhCQymrH/ilccsP/GO4deUiAvTo4g
AIrD1hxZ0ZAq9QeQDIhjzVSZL3XzHm4Vy58Z9WGjx6bapBW2NbtbC+rW6B1b+I6hLwN5r8gM5LcO
UvNpTDWi5o3B0jdlFt5xheUxClrkgGegc3IX0TCh3fB2jGaz8uKwZw5JdyC6+dJofvoqfQvFODrH
V2vrq2ohmlRnRR9/FVxWMpQFahYWyIyXD6OLJKpRDNUIfff5CgBXf7IzAteslAB151mQmDrFJew7
YpP9YsD2lrtFl8f+oD/le9JQ5bFQ5KQ0LjRfHTCGSotzD/6UfYVw3yrKgtVsTboteIK8c1O6qnMN
m+/hHT4JIpoIc8eJo5hapZnJdxHXNBw+Gx6LBXJ/KK8utfbLTKEaZGsZLC0V9Tsan3RVeUyYjQsv
mSKGb07fYLfPlb4+Z2HX7uYwl8njAS4ZojZ9k1ftxVg6SPvaU+EaYWZhKqWOUD1kHHPh4Z+6sBW7
MffYhbimpvGgX4i8ZPBLhhYCrSLRvx3dWw0z4bm04RW0YrPLb6/oc0UIpxVsJEtZj4JxNfKQzcEF
5smnX+T3ff+gMb05J8IY7gionqoUqiKC9AtqhmYawEcDcBo7Fc84WS9zWyEUuGL8F2FLQ9QLEzBg
2ykxjA7KPXBiwLEPNft6f4kj6OkTgOIUuCZMbLMF9Ftvvi8lDTtAankNq2G1PT2JILy5Yb0LKXQp
4iTNxK86DOIkiXF+iOZ0Ibx+oLkGUqbn4s8jAA8Qxcpt8D6zebfi6etdHgktnSjUsHj3JFG9uSsR
GB3U/iDvhfcr79+U6mNTZWxuucz9fXPUrQHCKythWJxjJktJZYlOY+3X7ZccULkb/GXzXjdg8Uny
qF/VzkYFhGNARPqjwLQZ8YPqBgnQkrPPPADbmE/sTqyk0A5Kw6mYJtR5vfNwJEJc+Gx/DVvP7rJt
6dKfRgN2yDBmmCBoREZfigruGsSYl65YSlvl9SnNiIZbGSqvBxK+nfKa/4Dh6IgsQb/UNp9MWdFi
IcakBjc+ir2LrOBjeohl9HsLoOqMgcxblnGpGRCwfj7uYqr2VO6sb4kAH2mEFScJiOnSOxi5usUR
E2XO0njMVdjt7mREQQYSB6JksTQu6lF9G4Z4YBpMqOaSF0JNyEpS2z5Wu8DzaO9SqNIqEmFEPV/x
WjbjoJjPAVZ5foGhJ2rNQsjENBG4et9spb3LBd0TTOyiHTCzcu7NW6kzf7oDaqO8j9CBse5bHG1k
loImW/sJhzT9BrY+QhADXEdhaVl//T12ltJ7VoAPCsORJsJPwFNwC8Heb9WxgIs7eNDjcly4H8qb
nv7/3W/6UvHgtRUykbuOCnau9cb3hBCH61IIDmN2LuXCpYVSP02phUVhknp7jgS1bm8YQcIBTnXK
y4mLM8xSWgvvaqhWBNtkZ+khsOEfKeXhLLhLl8nsOCXtSBFTVS+zG9ngzSSfoZTVwrjjFDVw6Mfj
Cou7yhasdvhyEP7fqo0eK2jnBQ7hpQxWStnnLLcjtDqLgZg7NOTxqcfMtufsNeup1wZ/Mjgbmzbz
RnjuSDzyPJZTCKxb2L3sJNIbeg9yjqLzXp4cHS7TAue9Y6lvXNc/h3V6H8S0QfbQEsoDOSUIhznm
xtU5dNWAlWSO+2o0u26VouSkT+iC64TY3hsTZYpcjYc6CUyB/HOx87Hf+ymg9UXM1/TmUXPV/CvH
aKUCvjmBgXCg/2dKqUHmAQrq07ZPXgLiP1Hd6PcD1hlZXZp8GFAAmItPErF2o5NkjXPnDD/h//3s
nXmnPYm3yfje9w7DrXy/DkmYHmgWw7qlCTMk516ueFFHuBhuQuHWY/eiVBtWDTHrfjsjrNr7F24U
7KkyvAA0BafQ1/jrpv2RXDAl10+yIXzD/hhh+E5kH4BVLosXiZEcts+Mmj5WJv/1k7XpgqXJZ4yH
dbcLS/kYGEz6YY6wVwgcQm+U8c9aopYzihqg131hy3TUTS2mwEUIgGRHwoN2DN8acTji5K0Mh/Yd
FRBEL7E7FiQjN+farRdnyydUFzCLTx6HYl8BnWYXhAxcsf8WdM7+x+bHFfKOBoQTOHfw9FHGjt8r
WVin74c3JlFdb6IWir/xmF1junSM8brejBpUcrC1c6Fbsk8exLb5bF4Xi2P0lkm5kiuA8mn5j5BK
6yrV5lS6FBSLnGFcCSyy0eaXvAxSZ9566tGxnogvnYNnDcNiNtSlXM1AXJcATNVAu1pGVHXGmW2c
bapK/KjzYQN17oAFxkeeBgh+cA7w8oqAd1GcWksmIPnCu4vggj7oQjZUd3sz3U/k8yGO5DlxYZFc
ZZ4UztQFkxNT31PaaJJIox6aIxDk156ZZWenOM7e8iHQT8o1lXzce6MR3vFOiKE/beLU6s2Hq7SE
BJi+or8lE3OQ0mgyYCsPxNMb3gfS010tiqxZFjgw2VTERw8k4cvinfP4u6AFaOjNlLu4cqm2F9bi
7QRpX0ETxI3YYeFZwCLRtuzhSreVnzL3QeKhkyyol5cFFDSLw+yMK5+S/7uDO+GJ5vmQPLWXYdHE
bv9pIOnKqeTWMmJ4kwZPOs69f/gxYTGEOIlnT2XY+Q9MLyhynEJNcX63royzYwofU3SiQdXCzSOL
hmev6M3GVeQun6lu6cHgKTVFti4F3ORxzdNmeRvOHB7BHimbEyy7NlBZhl8QpJ8POkffpWX3umTs
t6LFhxQ362h5Cst7gm+dU92MuPC+gxKxgEZmpKznGcqqkLnTkBVe8HIanDtKivxM9cmBQZKQYqUC
vhBMP7yV9rZf9wx9Z7WtV5JVFAlDdSRhxzk4+o06MaMxhfw30hfZzaGIyNfvp0gNZMbr1eoj5c2o
P7hE3e0DNVSsunekwAZEV+xxJIzQBlATdi+zapOI0ILe/bsjqsMd9W8lqBfPwqrLz9PpggI7+uAB
6wo1CwsW2wKhNn6Hj/g+pFoI5qlyffAen56MDhPzGoObCQluSX15Is+is0RXuUiztXWI8f0TYDxM
oNYVIsCAfGmrj40seYemEq3nsSBRDACx7iZOIphj36EFvhRLeTO8EFIWcMSYuLGOE2K9+sYeHJ1d
80iVGoAPA80kIlBKMHsWnb0JG0caBf2s4lh8M/L8mD2Y+7at9wMIPoGSCGwWZGwG0t5TENKxLnze
WF+vcghgfPodRl9LWRtQ2seeDLTlCHw5v358xxS3uzU1mFeT29todzQnZ7+QhMl/tDYOrlQS1ICj
p167msG24vldTj/yrPKtPo693zxJugXGzPi9/7dAnCCZak1bZNYTEKCW6LKsKJrwCY1IgewatC3N
VWljCjjzFV4P9lL6sytHRNSRxbvc1So3OIqpS6J7fMR4N4/SQbm+gHzG1v6I/ukDdANYIaMWmcAz
q/PzkziDjy+b9upclkmgxmtx+ECI8pHhziu4cRut2Gl3oSmcINgHLrCkm/i/A+xhInQ+5Zb8fTRW
Kh0WZxiBQUZExvT7vzLKfEkFeW0VnMWLOG+v4E9nOa1yvvPSbrnmcPGIsUzSQYac3gi69S5t0678
xJ1D5jxkWU4nfGfMIsrZgyKn1XlqJUtheK/K6SxmnVMvDENL4/Gjss9go2GvMv0If4+W2pna1/KC
hcBrr5fU2e2JIXvoTLnjoOHDEzgEyWRAu1fx4YKufsEG5Uqo4Sxikt9CNX7EY+bXVvkcmPC6qrM4
RoQBaRsGSz1DXcA+ICuNJemYmg0WY5zFdfZ8BMKrM1ceqtLpvqXh0tr3KxPXMsS4+mJxNGP4L9YF
lovOWvjomj/iIfXMOncvLj9YJUAd2V6w6LcN89KXJG2EAupULuIP0E9RnC55hjCbO3hzXQtz7o56
1A7JLQUYoM1oV5HD+ASjyVAYfSyZEzfC+wmMhev1DRS/Y2P/77BgZ61yiXJPuVce5Dtc1u9Q13tN
zzWfAV7QoH8vL2plNizvL9+y197PSuvlsLSiadGIxp0yS+wcFfFpYSklHu8NDCcPQiziM6NVq+xp
ppLhSJ+HaW7KbMTjW9fA4+FQiVTF3uQ++qQYAyT9v/wftVLXSH1zdIhbo4LjHrhgouP91yyi5Y5H
TbmTYo+ngAoowGzoeNGfxVxLASNaUnOffO8HHwg+Ybear0UywwGjuCNYmndEYuDvJ1/2k9edtlst
gV2ShrFeR99PLjvqlDImy+fNjHBtVva+fTlJSbYLZIDpR21Nk9XPilExy8s4ImRJDot2FeKM2XHx
eyCyMQQffvPzYcqrK+r4aWzcclIs723oxYbfYe1un3GlO7bGk/HyPGfMYTth9Qr9KYpkN7nRAw9a
C8fbTb9mN951I7dO/RGkZQUFXI0HyEZL5XVIYUTsqnsQpbZin9GMHpng25onG9/r5lUIZc7isno/
6hJTRES3LHP/d2pcardwE45GCd5GdWRi06kWIxFc9u1gGYaVY+snS7TAO9X6EdCclTUxcJILuWmz
SNKv+XKRsVCGdMplwCawYoBoDn4Ea7k6U4QADaK7gOjU05fI8/d34yeCqdl6nG1iQi/8BF7Mx05i
LSt/dnG7q4/eDODHTZtMEUjC/NZFlxUqqQRcjlnl9KAedXeleZF0zsfXDdUBtOdeb04/TYp2NxX+
hYcXct6p1amDRjCF1MjA4bPit+luIKL0ODJMYdBJgNbUZSHyZiGJxd8j5+9xX9oeC+jGp50bLkaH
UTvHaxunu2OmVpFeTO1AGsAH4+cj5ZmgsMfn53wSmjxiS6Mt+vcNMLyiL33DVy62D66fp2ViJOoD
X9LzriYw0DZEvfLvrNGNCOcdnONPbo8sXM1xSbyowyr6ovS9iisV34Z8MVDHQsYlYsu3P2nI76hQ
YHKi+9qqoOldmQKlTUNhHp+S7Mnh100P9MVCuhVWK/kkwZO6UToTT+fgxvQ8lRlsOdJWOq1dipru
0W/Q8Xn2dKpgwop07e6Uhb0JlW7JC0DLnHbYmwPoWyVPny9SntBpOxTz/loEXTFsbCEQp4sk4AgK
Jm3vzNDF0eBi0Ajf7pVHxOfbq0JdModrTFr9Ou472ERdLYlS0u1obOSTk5fLAluhIE+fR1DvVdPz
s+b5/FuBhdbZwtHSjAlwGZtJ03XVjhTo9Ths+Pfz6Gi3KWBO7PwWWTLxyJXpsxMd4jiD6kq8LfGJ
WoyQQ3vGg5McMvRpH14/W1+Yav2yGkZ7fK0Pe8rciu1ozQ2sNmpSQ0rNFr6zFELDIE5oGrNK8RP3
za5+jRz/glUh2Z4o6pUCsvAIu8e2mwfXUvfySCuXdW04MqXJasMwx+oAkNz1TqWmnHdFBsKZu/7J
6iS88304NJhjT3NnroHLs6D4iZQ5iD3gcYkWCV/yT20NUAZOc733QDZRWEoDOOfMtlhO+xyBUD8G
WLO9qc2RFwJzmXia0NSGXbTTxrBO3sZ72cizYhgR/FOBt5So4uOgIpdNN2xj3eeCNNm9lo4tIue5
DsTu+YVGdCa+RrqU3wARQildCde2m1+jmK44jnD/unLMswVmSS0/fkimQCliUmrl7v9lHdq0ErkS
4dc+PAOSrW0tUvd2nAeDmMAPyeUt3HIde3MgAF0rITezlMeC0vRY8O8ozfvjqoRiO/AUP0zJ6YP2
oxJbk5lmOHRhKo/pGPyUzv7leHu1ptrbAJJtI9MEfwLhgK7igjytMnrgsvG5JacgL6w3Vc0uBjew
3VgIKBu81+9mNjPv28Teu1axWdLhpISVs2rl2gUA+SkOJCPBi7AhCEeQVwJbCqYc3qxZmrnY+Qs7
SuaucpfGRvGraykhDzX5zfZesTtvPJtyANeI3Y3k3fz2x9Ds9si9b8sYgZF1DYF+dKXjFuqsFgcZ
cVMJntUBhQWN9FVgd9X4lc/AeoOlbLhHtV2R8Ozy7vB6u1eBZDl/rVGMfOZ6Gi6PXlhmEukooAmy
iNtJ9ShGYw/c0+xM6gYrwzwgsvk9bWqz6vrob4NY8kOJ4BiuMaCA2k7CK0cnQ+Jpo4wh9SHbAi5z
FNieNvby0r6Bxkyct+AYrbra1CAANWGKwFlqlI9S36CEIdXY2004P1Re28twHv2tFiGWdTIdIwwm
W/rgx9+L9sv2TsaPHq1vezfAW7KH5erWnwSEANGBjIy/USA2CLxneu1UJiSj0wBT45d2VKnXgKRD
ns9mu/AtZ2I1OXRLXa5bYeVHYsPaYjBSqllL/7ZrSiNd01Musg2rvw+HtsymxJ5CbG8ZIexDURdh
BoFmel1K+/VESys6RmgfOfK5BNCCJvhDfs2y8kwdCkBA/+vTMoCNJ01Xa3pGlA9q/vO33gVBQBl/
FsCCZsPjfKcn9Qh6O/FQHa4SIQmp324dFJynVJE5okzKKfWkKzCAgB5nmiC8ngZ4BMC5bzEA7jLh
gWx4AhjU3MIS7EIPcR9gnwj0jQjqYipocKxUN1wkixH4OCh6b0qfM0K8DNKbK680wRw81T0EPPNB
cXBTVhE7i2Lx5I6QN0o0lf9ku0UztaqNjdNbkbTyk7Y03uIBn7+k6z4W+TP74YTbT26BJp9a3k37
xZtr5P+v4izL0Fj/UH0CBjFTpbYjXOdEM3oz5qNBLcp0xEFAmLkWa4utMI5EcSITjqDmaZ7ydgvd
85TZXFCoGYF8CZcuWliRXpYUKklxCbzH//FG2D6I1WAuSsUq61pBelhZ+TnGNNuW1W3uX2/+vnFI
6rT2egr/WPpNuTXNZIGku+0Y1WHcOoTHNimO3JBEeCXieDUhAkkpXjHtFzQcs+ZTRz6FWtiaNHnK
1+A2Mok0nwCYAkz/rTf7BfM57HpdAeR3EHcXWiXItxVEUA7afZhv3OE+01WNqpaZ7xENXEPSoVU9
++eBNgB5KjrXuk9ru/8w/GbMcyCTdyAVBJxwUoKt/HO+kwjLeibeYuxYEAC6zD/31vxJ3swRrIb7
q14jhcMd+YY9UuQq5lSFDVrivRVxaYMofjAGXMmVT+6ECXDrEzBGbvzlkTIoJsmQGl+CydOvy52r
gbnhze8uM9TI545x223qviqtUXeP4OmQSR9wEVCmBHnXVdxr6BBBRtNODIAzH/ma093lDv5RlWYf
G1/z2m413SH+KymegJodU/bqsuzUOnDJBl1Ti8trKMUJbnOyqsR6Dp/BpLf9DB0GtuNYwy0EOCLh
cbZ5GmeN1lZhKyfuUUqbS4TpcPv9Au12Ygd0//2B9z/BaplImQsNGhXRfC0FwZEh5h1tMAbdU6Es
vZK6czXcT6uv/5AAQehaTtA+Bzmw4P50PPoTKhZL3iZXzvPkq6BDtsMUsHijL8iyMwSyht7L5INQ
TnjW66aAXmz/c68pXD04fKB6TDwoNvp5c8xGNuMN+7BMGTHPXjihVuN4hyF7qi9Kn4suKw2dHOqA
AJK7YQN8zPAa6xQKa6bwTgZ11RrKYo7erQp6yoWa+JM60znTcicAhT5SqDaV+p4/ZW5uuTm1UmOI
8DzaCijakTu8P1dXRfynfrU+1IcSRN2y7I887sLRjjbfMonoY1A3StZtkzKpyxVgVxVQPDtIRr1c
PLwsR8DiMX6J4get7SQeFOXYPa0BDkoqpbWrTEQ47RPPERx2g7ezP9ac00SNRdrr2Ni8uHjZ5XTn
8o8L2gw2p36yycFGiG0152bIjzs5PmirY+Mqw5B9GYV6KsKzLaTgVn+Nz2ve9qjKLeP1NvSwYF6v
ZGT5BbQZqxD4KdwmtldK5PdvROzdXzmFjJ9DUjHa4rr+onhVB8k0yITMcBEg2dyNPIZ5s+8e8RqY
2e82dQQ9CnSlV9ZEnPC5eWkP9sJhvOU2W9iWomY74eZ0RfxrYgr69Qn/hcEQnCK85Tl+BQvdj0pF
oQJMBdqgCdnRcyLg0RaUapj3p4UfGcEIjYSc/H7mq7yIJKkY5iEAsnHtsmALg9KpCiaiwXoGR3PN
H7bOoFzA+PEEU8GEyZB6rT1oERaidsrvCjhyWFD5dRgci4S4ZRWL2qqnlXE5DzEO5V4GaQkDrgof
ki0vXnZTncQbk8QNYPRVCkoCXDPqwpq1migzdSFuoScJWBp40kF+jyqlcpGHBtWHnySb4ucF7MUy
Y3IslftXSi9VHCTqX/mQ1Fdt4MjhTaQy8/rfpNvUHHZ2yXB7YobT7mseRjfwipgYtLP6hlRByBji
sYR0t9gd9l7XtZ1gHy/VZ1YQfoUkK4PIRsd8kITw1yE0BVIb0wVq8BTr23us/k6FEZi+4w+7wGJb
uB68dUxiKcCagfP7EI/LPMReEmkMhms5mYDAfSRyvhVMgRcnWsnCi/sNr8dS6vVkwkR/8AXCnGB7
n62d0hkRJci2F/T1pzpMaedVRmUN9TYxXkn6pxt87QEQoWZYlBfhAGlz+xh1fqqBbdZpm9SsChLt
p3eZuzRhSGEnrooZNjbZ6BdQLc7LPax5wYrOOD0GM5awRi8vEVyrAw4CxTBmousWmobGS7OF9Qma
s07PWsjVRf/16KwiEFqOuZ1rnTLgHxGnL96dCcZIzb977sWm3t6MuK6R+c0H49zIxu6zuSveGGqn
+jRaWfg8pudXI5bhkTecyBQeCrEFOIAFaqNTuQYTHLufMcgDdNBvcy0v8Q96kWCLPnKnF9kX930D
JFiA39oE2b4lrCckCokYIowvswl6NSiXAixwZzZ7bswT+lMMOBwG5lCq1bhpcAYNFWg//z5Nt0vG
cSmRDGqX7zREoMYZqZfpABlHxORiovcRtJDmUT5FRUkPylhAdJp0wHtw50ujnJ1EoAGg/40St5wS
WU+u8fUmFDtLNWwCylDF7UVE+l5md53t3F+hNupFsWe+wjH6PSZdiXGDCsju7C4pABPI75WPdPaq
qHrDKxM35bTTq+Htr44R9LZpl7e61ff3/FHmdPMWf1ReWyE8s11BVEzHrrkxJN1MwkQGFBOu5BzI
nc2l/B5aY4bTc0F78qPwr7BB5WAZQfXFTten7h9OooUHrpOpnn1bnSAiCTuRZxwhit4pgOEIPvDg
L3ulvTWpjTZGWQyDieWbJVgAGGSF1MfXgRP4TvqXBNWYKGHetP+UoxnRHrNFXWGTiDBMEkvEqlOB
nnVLvZYnQQevKWgKxdBm50WI+HmiXikZTphXGFEEk2z7ta398vOpVuGgDB4nB9K+oARORDwsq24n
BhPXbTOe5QzUvARKMUg2yQp+5ZsjGlbJq93mKHUcTqZ3QDYVDP/WKflewaOwWZhD9aYcY3EGHemg
bzVTtAKKvN1gYwsrwF5Oyic8BTUHaoqvCLodEs5HRrAGhEWvPlhkzAoj+cnRSXKrHCB2agihiGIR
7ZIu1bhmAq/2s8oiy/UWbLXCOS4ddwjQBVcHD4ZCKEiXr/qiMGvcGp+YyDPWAVO1DNAeVLO4imzF
v8nQzn6kq5vWfIAgMGj9phVxi1wy1B/OWlQcKblmPe9gP9oY0WhNOQxquAKKlPvlCSpIBqg99XRO
WRws9D7OmSKdXx8IoHL0uHBZwg7A6fn0K9oRaWOx8IL3nWRh0rz6CjJPxMSfXPt25K0i9Y6INdlM
0lFGRjXZbPHBvk+v/LMsjcve56pDLgPgzbUXKiyrdUdsAeigrlV8i/kHp5jvLSOqEKuxACwG2kmt
FYzyEw+EkfSXmMhosvumqG4x/CCfXx/Tpwp1U4q7ek0cIq/uK/6tFnjgKIMtKtmCAld6SJe2msMZ
YiUe6VbmYN+xafRHk6kG+vuTMCn6sr+p9TswB68kE5XTJh3EpBlQ5w1aSpXbEnWwJP6TvpYI6zLW
5dCY6LrPJAkgO/uUTyrXBySgynWphzPX1p3e/URbGdu3byNgMX/QeM6iv+yDcYW+TDIY/Pvcsxzw
rha1chMebx1TrjuzOtueZobAIkOOzp1o2kr16wMfcyr2hx2nCMC2CxmPYwyeGiGYFZVaO5VdAzku
PeUixCue74KH0RfvJHp4xiA/I5M7696JwHujZrIE07A69BMO1q0NRwUG6cd/G3JDY/tIUpr9+sSV
OZvWRCcNrQtWydtpNzAgXVilMrcfE+5zyF10uGA1XNfVRQjgibzS66nxHWA7N/6HiCFC0ABND6rX
TfOYg7e4B+CXO1yHbgKgFkzpzZVDenu0ZITl9Hu55IDgsIFRd3qTDPmAfN0boJFN2mD4DpGsV8JH
XBG4Z/u1rBiqQDC5saJJigGxQZiyXIe6kAFcYVcdHvxQR4VTI9VzElvHSOboQdvL4TPaqbSbXrvC
9Lb9OOLM2bHmEM6jGbPEwuoFSnedgcc+B+1WdSREtlBVtvw6IDMHfLqiH6FreD3rE92GXLrwx7jw
6WyHCtJ+a8VENiJKjsDhVHgM+4x5EVs4wlyohCPgmr+9husLXFjMoTOEjDQPrYwPoImTX/xUlTAg
MpsBJUfdMSwdSd5hAe61wKrbpZBUNCjNVKY6Irz2mnWigMH5pb7us7pgwx+jmWLUi/HLnUw87L/Y
5A6W7eiXO1hmn4yf96rs/tlXkQlSITyYHDDyzyG/BbgS7i6L38cIrzVFEOY0KdcPz7gXWb0UekxZ
k88EhR4XNSAoT0OtgoPvdi6O3TEL2jcilhxGtfrLjC9aHlgWLwiyCHYD90svUocUSofcLdbweqWX
k1IE7Zvtkp79AnFmuollXKXgYlf1sqth1ehXRxsQBfxvgiEe9Tz+64O90JJUxJDtGnaVgF+GKONn
llGiR95z1+1DjzHGb+MsPxP6+InzeO/OAAyvMyF4JolrEMeP2qzmpnxwAAuoYWjzgmyfZX3wu8qh
QGct6rSZPZFfKOuD2e2ZcYGNoFAkrEMsWj0b6vpLcPXzamQKsAzBDzl3paSvwb6vdUCPQg9Io9aj
a7qmpFjM9ASYYV6um3hr6FWDLZW6gvlXaVFQZ45Gjjf6185D+an8vpDK0e0nhy2RzXMZDWnBailN
0qu4QFFMm5H+HOCcCZd2mjARbSGyl/QjALnUPjm6OSmSO4BIUpVAiRJBFrzk203ThYvHlU2X1Ewv
i/hQOayUYEhpVui/OBt2CT5UMTJ/VlX9FWARg0DRESTk7vLJXz2e6J5JW5CLFrNOXZunkydIVBON
6I0sN6zKrmj2q67PzpUUz4DWfO4Dh6oD1VNSHY/Zmd+VWObCyNsSX1k466fy+a5b+czOnnhd9ytE
HgJ8LDMGfUyFXSnt6YF/NofQIXDEZ5sD+cDRXyvftVzoKHZ/j0SKib2gEmeUeHv3DbKZF/reCTst
Z1aKGIvjCNqPf7GTazcwLT0mWuYOejVUvYQpzFNzz1NNqKmaZi1PDW5k+YJOfUgA2q0ekb2OsNkI
QaPrVrBExJR/X2toHA3I0PdA00ufM2/2g491MU4AuUWQ/kJZb7f2GVxZtPp6+1UJ+8cLqrCq6P6i
/XrkLxI8jaRrupkTvmTthPFV/5kJUKsQciidAiemQzbKJR0FFTMCnR5/V1MM9ljnAZvKuQgtK0Ef
Jopvw0TfNLgDa7AwQoeWnxqfVkpOLDTkZJEaKHMNlOTiebKIYdfG+hn7wlxMvvQSIgrxqIjFq0gA
JZZmotCDUyo7AKhBwG60I6qghC6C8gzeqVsNvWVAEYNOuSosyBeNCpqopyLyi1yxSZ7uUILVlHXu
AWbldjlWL0+VH6ZSTw1G4U8+APcNpPW+vkBaKOXbq5h+OzJ0QigxyNnXj0le25QGLFMK2JYfjqwC
4en811mGX/5xQz58yowNXPl3PCvaSbIivJzJsWX7ELsBOv7KLEbkHsNxkval+C/SGbJ5qwB5HCGc
OkI2VJGxnjfWq6yNRLciH1zH6BLkO8wdg2L/z1OPN9yGMjqUeHCygkxrm5s2t/G6eqBtj0bUIyR9
P9IC/gEGZ9J2Ovp/uFc8FyVT0hD3i4nAXT/fpbP5tjOH4L0mzbgPjfwBwqNhvKDq6P+fVIV54/R+
xIm8xcOVmKl4FSjgJN8qMP3e0Dz4JrCxMtkaffFJk31QF9SYyuND4laQx31D8i/3CP0WKEnJ1/u7
b/3RpCs/ijb6X/6aqNXaE17T0MpFPuWE+0i4IhoqNlLW5HaIhW7qJDPYPfHdNjKZoU5141GEpQ8m
8npojGk+NVF1a6FVjK3pFIvdg9YgxQ6GfkZ57TSEFD6Us3OeBIGZUM91Ke9xnSPacZiBiyJtEtLY
6Ati2B35+QIjONbK0i64+Fhv2l2Ti25JzVFe1n+vKX0nw7ESJY6DM56WVd03T/tD+QZxaepAz5JV
PSOunUTIaOhrZOBOf6Gkac8tlxEJ1+jMJTfsItYrD0qGF3zGyLi3oiKOm6/3ZA3aoOY8/TRvLO7O
sFCz03xT5vsmE72sGtBAoJ10Lh83b7b5axRq8uA4MapF/xU3aDPnUcjpvSSHaTzHUph9CoOQ/QXn
NDubq5qCEHEhPkkTJWnrhObnWSkK+W8ibNPWzpSaruwegf7O1+pDhgnekGQb31DB3VRlbhag69yq
Q83K+UH2zUzoBXnoZfeYOSHBVloJ4/n0l6Ij4x8lSuaVZQrNRCq/l79vbEBMK9CKS5INR71XvuxT
n48T3Is2WgOyJJGcqnLKhIBs6baSvvIIcI+4QqLotdUsD23qNQuZaK9znJ6QUWyaqn9u3mX1S7to
83Fn8+JQSRkX6FF5dxCZYd3SnkIILcJRc7R/xi1T4axrvkxFlwKfDPUtyjOTCqE6u3VY+FZv3+Io
t2WsxF6yqGeqmGRg/1x5rjugWxCcTgX132ZXx1XFzSZxR/68EBNrN8nJqBMQ+p70b8uFcBWpV8n9
JzabC/uvLJsEzsvd6hn+EESpuLFttpwvQtn1YFKK6AIWmlw1JYYaHpGZx1O/A1RKiFcWB8CmMVor
S11xfqpnK17tQFcRkyoJBEPA8uQp8PwgGWUSySP9lUnvROyZQmBm5avXu5tE9aet6QI7Ya7wCVDy
3DCFW1ctcCq/+2zSyx4kTZvycfb8rFwa63T80TRkSt4DiBfCgxG42xhx7XgJZmih0VqeNlLzFrEg
DKlMr3ViSstbj5CrLsmTOZ+VB5peoLxzTFz7R5wYMAsApgbQe+hgI7bMXICjv7/g0orpCElODWRs
LS1cgCCTZcZXw4/bQoCdrd92AbMNRntgm1H/JGmjIv2z8xj/c3B+ECNMiHWmmpP6Q89LYSP/h5rs
WQxgMxtpldnjetGIfOFKRntMVXQBVpyWS35KqtYQ4EoG6jR4GJHLUNQXqIGqqg+cu3lzayuW5nmL
TzEv4NhawyqlZsJf0CH5G39po+YyBYv/hGaKBvrYZPoNHJA/Q+c1q0UfWkyP+fRlaRvlzCPudNup
64mRE9KS1I//39ubi2dGD2ZMSZoi9KDYaoeLwj38H5iGB8KOaqA6edHSRgTV6z907nzZakVCgoyw
lUUqzxmFJnIw+jcJuxpaZRUeZFRzwD6hr8m/4tFbqxDLNHczTIZyLxtEug6r5seUVIWlQaf4u1s5
DfeJvoR8Qt3wYqX6qtFuhpXdF0PJdDifEea2lGKtPDEuv+TV+2k6jEmiqcuhuW2LvvwgZ9XEf3vl
8I4v0U6Yc9OINGazVhsSblkdC6qep1DpQBy57wtjvdCJ375crfaq8UuVfrzxfWjjiHgYNYonnhky
jA27fzvbXDaauYeJuoaaOT84mZKFfSsSyq2AHsI9O4QUvWJUR5vUX7sICeJSJuQQmSK97HyM/24B
iTgh/KQKFvsSRJ/d8t9Rideb0gAIfz8iUrXbOApsWND9EkhoFvXoNcnjz+jS0l5B0zaJ4faWSJSF
91DYDCqusW6SfPjTcrsqaiTurBPjdvpvUVo/bMPfDH8MCkisKUIY/hubtML04U3I59dIeJYCVw1Y
0Ez4y6J8DKVxMafTX4D1AYh2z4lqGEuvyLEVWt0OBdrzU+tLYFO4pGbw6ie55xLlpqWsDWnLJoeb
GBcfYmItksWeoiX0ofK3J2dutP7QeKoA+jGxDmMXYj1Bd1PBPW0WwOoWR1SpJtEwNeNd9s0ktwuP
ShVgfo/H95MX779zQ6fvOUWCg0cIQ7dSw56HjN0pA9imuQiY/+SJ3h22Tw/e68rD3RkND0UDf+go
7rszrOGVgBuVW0EXo5/DTp0+bhC6qOGOw+pmxy0sxY12UTtz/ntS8+TIWhALI22GN7Js4nu1xhHb
q5oB/D90oQayuDO1TSTC2KRIBbAvvbdP4qW7JMvOgkFcslNl21fbtuDnTtNEe62QDdIsx56ork+k
Q9nDUiL2s8Buhe7kdmIjMxZZnmkxn1Jw72EOLpHJR/xh0LRb+aFMhXTaeZyyWKmsgZM82B086NnV
8URqUPtFWXjB2nxlWInfy34cz0tHdtJqC9JP3BPDM/lFoEj8Cum9OdPgL5FnlCs5gQOIzPJjhilG
KOtf5E6KA76xH1Qx7gI2MwsE8tFFkD7h+63YTqZGZGOlBJL6i4vAD6sU6f6N2HD4+UmyJky4ipiU
drykoQT70rxaHpLnuQEJjlG/jCBu8TyF6jjDkT5kZ0mUul3w7YFimMrl6R/Ur+MAFlpY9c+lIlX+
BIGcVgPh56+F5w+/MZc9oLS+3iq3RgJHqIEuyU1hyYz1A/XS3f2lLTYc7WvF+hQa1B6cIP9bMmdV
uIKQddE2d808WpBwpfKTsW48TAIfHXEcoAmzjNh5ljkOqsu9nzOCyJf1bqI65fk4rAyqCvN1rZXY
v8wexmjxCTXSVW0WTTIeq6CmP6WVOFTJk2ioaRT4bmcNMBDW1xp/67Vfo9B3iDvsKRZovl1srkpd
4cxn0O3vcDZjCbufbxViNCewelb7aoMzq/nfQtcpEC1jOrtIN6pm1RFUZ1IdjZQCrKHy5Q+hxn2Y
tSdJOfeAFishkb66ODQptE09l/n4/CqckyC4C9WIScmwlU/w87rwng+6u3YenWYHoALXxnyjknL5
7uvDtxf3bZNINZWPhKZJjj5DaUkcQVT3E3C5ygiYBtm1b1U+/HIKEtF2DDc1pE2i9rb6oPHU3bFw
a/faMHG+04V+JHKcu4h9fUM1vTr5bxa27UKpWwvfoT1xKQOdCZ9Y6IJCxajEzFuzpG5UO52oJqJn
xC2QOM+Ng72xYKfdA6tpCujyooUuaUejqmYMmPXsOE+ZDF+z0l7vr5ecy6cf3qp1T829GCG/ktSX
CcpTIgmhhHOAvAB0dnsMVNgdI84ZxXHiKI1OJN/bO6xURkxgl+H7b4paEXZV3GuCcKxEQvFsEZm0
ljQTJ7gYV9TC+F8tAJsYuuT8GTcy7Ui7E+nBF8RHVtg92prqODvHBDJkgD4tsWxzKzxoM6z63Utf
eJKKtYxb95DZ+l+yA67cbNx6q1j0NGiaW0KplQ5Io6hw5FhZrtIobqJX+8xtxc1sQkWoWSPauYp6
kT6e7eEC39KthD1aBpQAaemZTqIpVGSBMh7bNXwU9YZLeqi3GdPM/VtrOZeTuvHCApj603r8B+Qm
7K5aYW+ka8cPM7gqyzLsLAP0JL+IAyj4Jpi6KuG51OedHH8tQ4XhOz2QTuoygTvWZ4nsttrFPU5p
FfVbIvxmFwjyC4JNaOVlaL3pr1Bb+LbzK4LwyWNApSwGGXP1MUxlid4PxFBEOX+aLhmM4NELdi7j
TYzlFZYdV5C5fX0KD8JTl3NQvTULLKn5oaaF8z7RP7o2r5Bn4ArZWeP1hPyKa5xnLGPtZF4voPN7
tN/aQGHMUDVZoDAIV5AArpoW+CKA9AiiMO5VyEDdD0qU0Xt1Ij6d8sDPW61GKz9XtuuTjsS12v6t
KmjA0FC4DgFM3fLqGH6AMAJSEsEr1+j5lZ/ywMgP6vN3LWFy6RGdgb1rZTweW0WYBKYMCrjp3KMo
3DoxGVyKFhddJj5oFRkPljzOcg9OSvPTeNDbB7+8W84q2FkFjN2DYWtGTMWppx/kXV/mKPoAtIfD
p1IYQzPvw83zrmX0symKUDevLcYrD/pbOePnY77Oa03oYbbs/1uvqEOYv6pIyCW1oYHGS/9qFQkn
YRmWyAVtZ+AFfHciL+LetKdLrLNzUQAE5ynADd/zBS8zUFlf7qGmdQRFxVBPRIg29Bciy9yPB1cM
x2TtM0qXc3+1tEyiRKlPRTOyBG/heScLfo+OBTGBLF1v57v/lnJRnWp/K3RC8dgSdCVaHyknhru5
vonEDe02ByEhwoqqjl0mFGOiBjz9hpjs77cga9g5OertGnvBanq7f1Vm7phfnUn5TAlfayeV3LC7
m5QPjtkbNQ6PwFCORZQHlHsXYGkClBPUNdPieyEp1sGXLuxmQEFzh8nLg2FfmEYGJg/d3YTfCj/h
q86srt16WtH6WgpYGi1aIFhePVWWP7wEt6aPPnoOd4S3PFoPXRA0iVPNhwQU7aieiGav8EeLOXb+
SPW7yNx0grlrUQWze1J47qIDnqzAMBWCQ5CpBc4mOGUftmiFfbJuLwYy3+Ug2Sj8dtleTl1WQoAH
+6+/FNWoYHxuhwiqiYLHNL2t/uyToBGOcxFHHJ3iNldN5ee0BQ+GnSAf1FKiaWMCj6HU+RAge9yr
oiDRdflnea9OZexiK2P5Mh+hHR/qilkvHRXiWc3lYkOCkgMAVbifWl/6c7cOhumhLI6RfjgZ6jrp
fKhxRsQU6mFUn13okbIeSQ6ZL0uZCbkrK+NW8NMPOGcIrXQW/I1h7V++r7LAV1umz5Z/RuGHdh/D
/gh8LgBhg97vSR+3MQJMy3JY/MhCrVudoZvqeshQt+zwf2s8oEzIiTZzsPKn7930Xpw/I5Tq39nY
8phx8OX+ltJit9GoHZ8uLk3d/MKt6H6gIg8d8ADROWlnSQdDW/hnMMrfmtUb1I4G2frpwdKJBdJt
g13DqmfgE6YTHNiLzk5FVqdqvvUTEQyssvQnNghydnLciYDpQba3xwsFxEIWIoetO26yicBo5XWS
RWyPwEeTiPpBVlOkdiRi4V63EFmD0QNJ2vMgMevssGhZGfEql0y/2NvHe1M4U6oqz6OfHjwsJru/
rJ1bSOCBHg16oTOigVCOTXPkyaIU9pAXnayA4Ysni56deyjc6d4ZjadkeZprntVq9bttLNXt+TbD
UTLxrYlK7jSfi+1F9ASl0e68z8RVXNzfajeXZQC3lWVjVFT0dYLTyNwArXPuCp2HDNZkMyCxux4L
tBX3KTAdya5RaJhxUv0hGQOndDeGzN9FTAUIgXaHN4wDOuKgYx4hTkFWkzCBxFVKoBh7jNU0v9UA
2SC9NnU3KN/LylWZloMONV/QzO003DtgPLkO+20BxopLtITPJpPJBw89hfgOwQBl+YozLg/7ZZ3l
7Nx0F5RpctLnfq0Tr9+PeOMOqX3Vk4Q3qfAWJx/Zsu2ToGSyc7r1vmrEW9rVwn25jTLVkJ9EG9wa
YpGNCGm6QPFvWk6gicKe+DlP0r8jnJlhs4FwpLqyeUvKahGtxhhDxX/9xyN97oCXe0/Bjgvtvh5A
jI0tNyIOW1gwGs4owM8qGyEmNjKnXqg7ZAZSoNs+a9wzUM7k2vIinFwTns1f41/10H3fEaYyq1aT
UBK6BVB8eCGcBuW28An89eQtAZiKmXzE2Cf2wO3Y3g7KdQK5YDa3pyxV+qMHp1Y26lf/mHEik68R
Pabv4C/vZQiiaQHlN6cxdBTGqWV6y3mzrbCnB9snfRW7S5koE59K6RvRffbTgy9R6dLVgoql968u
QKR5hF3fYLLKMrauMndSXKD+B2ajnXu+RUkOWEtTIDLgUs2g30WawrFpMYgL13X/NDoKzbUAPN43
puxwRW1wrppEO+XcqTebKK+oJdVPn+9h/BfBlTX20Schu3aO2GWhOnD7wv+gaahmvdHs3M97tfS2
dosZgLTwI3EkX//sIPeqQk5oBXeZo4t+KV1bYQUkamHirXNB63T8P5P9jZOqROat7uORQEc0AKBL
w6PKz/KV6OyG0OMBDM8KALWW3VLcnCaATiKNT6d75PVk5qYLrfYfJQay6jB3QPpZY98Pj0J06gsa
GzuFdYDs2wZRdzpHkYQJNXNNYcUBMgZClMeKSwMHDuoGZi6FkfllpILDf+rVGyMciA1JW9mC1/N6
mb4f4QuQIEGNBfc2q5kimwzCJYv7SRFvJN/CRDLvS/4/2tNwvVAEJ8jvjCyT5WggsBtUTIGxJM0p
q3pJ1IhAxLRiPN/1U9QU1I9k+W9Dhk9BJ3NgQgoAIvJNHIT0e9iMBKXvobOCjzGXYquQyEOa5zGq
tZgxurceK7C7IWnZUuNII91bi80M2Zar6Litzw64c3tlkHWxgTI0OoHwywhBCybeXSAdD1WgXyGn
aqu1EJ/EW5v36HPJqQbaqbGbMF7pRvwg6VtwhY1bxu57qHMraWT/gy9n5bqZRH5i19Y2+Y9QeJYx
Wa3tTBhiZRYFVyNYQP/Tt1jDY+HLHGpQlkLPitXX3aWbsOiXT10FH+Cc1RGReo20tmMqNJsbOfBU
Oj7lwREl3pb/G+HrPLaK1TUNhk+//I0PD8ba2xitqt9Ghw16KvVbEtcVDTbZYm2tR/aARrAKCDBY
XbPdItwWkaTDpFLP88gZvMq0nPX7JhJyiS531PRAr9PLQ1rQwV0uooD9w2qvz3taGsb9a5hnuXrX
HY4CZgvMTuFqR+wKMuAQ7fLbs5SM5Ea5/wkVpz83Ov9KuEs4PYWJblQbwYcNA0QNZGtr/mDTPBx+
Lu8igjSLyjsb0ZScjPpu2qSXelPNODg3ntt/Luuv+TGtY6BpNtOQJ8tWjPlleheLQfatVtNuD58g
GIoBWNtqVfMpU4RFqpmXUVx8VHoe+rw9sMlOzO7wBiOyzqDIlp/hBcHNUBZxtRiIJ5LWHkF0rH4A
W+iXABeMxR4fGJIRULlQCtS4e9D0Su9s2JH8PNZQdN30EyCI+S3qr4YW7qj75FE6cKBQVAaDIc/K
qoS7G85t3Q0W6rL/ka7g60ry6Sub+xXf0+okIwvFGOnWyV3PQ0pNMl1KOduPuzXezWdB9Oum7Xao
d2COf3BUlsoe4JDNlgN57XX4svachnXolngJoYXqwOLDmpK21M9CuJHLg0BQ52kVgDRaJW+Ua0V6
HzP4jPksV3sA15nhGQCVMot1hBQPOQyDQXdi3iTVb7cV/9DJlpmA2yqnGo3uVS/JRuoQ0NPG1r5P
EiXyZhqatKM3iiEn0qksaHzesrzsYIfEdCgyFfKstja0h3Bokr/RqHNWu3/rklRvQi4434bXrWES
o2LXGFF9EwVpJwJzi6gs4y67jlRuG4qwHvOELHkvCH0wv6xO1lfrxzOrzS8XLHFUR0nHc4zsDWiG
lFtOoly6ATCXELapIQqzELUfxaRzZ6BdWLID2oGkBjkhxNQsTQS+5UkriHJgRuolvzSBfAVbK8u3
/lm5Su80UhYS/tG8+FVcCCAu2xODml/UmZyrxKN5shEcAfMklKNUdkmxu5Vn9S7WPTzrveSoyGcl
g9ddpEYkKrB67hZEMFb2wwlP4x14msdvPrIoK8UAKZ0eaoLoqTwnKYEezQEyHR4FJNMNUsNP0eml
B8pKorQqW6K1glNK0zC3q6C6IdNt7SA0RhKPksWJgpAZdteAAmvMeX/hhuDGrgazzjdMppqSGxQR
d36KhnJ6W8Mqn1WYJfD0ezy2yUJP7PWlLWh7muem5asYMGBC22oZ4uZ2Q72ePfUtiEE5aeULgDOa
VcvHWYWypjAGYq7LZ2A/FTwQeMLkttsEn7oZsIFTIrH9xVrC0GKXIyzPUxwVy7xRXdypUqcSxa14
z9atJunhyqKMnEvEtm8HxjbzK5xycnePf54U6Trrapat0Q2TK7u8ZfG4+lWlujIqqOM9/PZO2QME
2NGfuu1aYrwO8Gzl9XEVsH4577h7/ZznF0nqSYkHY7oXPK6oykuTPsMCrWn920mNfqMUa1KUEp2f
YDSB/AVuU1+mxHyNMGeYI8bYqtY8xIHn+G7IDCih67Z9oWQ4CGtkCJN12GFm2vPyQ24BOKGLn3Pj
rhBkLQC5CddO2hzDs9o9D6RD/ui/Bo2poHKx44WY7n+XVY52eXMBom5h7Rvzr5X//LpCz1xkVFJc
TUO+ICY2YiMHid3u2loaAYW1w+WWa+8OCilIaLYUCyFgwAqcfRWYC5GppboylKM60Oa1cJQldcM+
Xxg+3aG7Z5tti763Uxr8hN5rj+wtliX9A9ctS+tx3ZLOsN5zSomHfZjcG+3ntco7g0s0wrTEiq7m
3x4pqrGQj/ev48L36dEbsJB4N9aM/wAZH+sAQr0pp8UhFxzVXo0egY/RiXTkXvC5+TRFNaZPeifI
CKI/wthV4yvlUPAyKnvHCrSfboSR/JJRhn7Ys6FbG2/xTkgOrgT/rFpQB7WRHx+dJclg8Hv7gchs
uF5YWSLIC76x8XGz7rSNjVxRBA8JlrfWopNLOgm+twScs27e81XHK8QmSOLDTvCgg5eRxBVS44QC
Z258dpRL33PZmLMIsD7Txt3SVk1nOluNwJumVdsnTKOzXlYBfWBXhAqlQnwSNKWc2Q7kEB1eGN07
mofBItcPca/3xJAqQXDeUtkUNiS3uKWBTDn9m6kJyaXb+9G6DNhd8MgthbTwjsQX5AbQhsEpeAYp
Uhr79jkwY8fkkPUSbffucbrqt335fWF0TZm2HO5dTl/UNLeSdOeabjIs2N4VVOdGHwgaVgJS0SK1
gK61smFrXvL2Z/1jvS+m5yicXEcz8PupqxCUZrgZyVHsBzhXbRdwjTAJEdUyHIf5p7hVD5EQVD47
xfRbYQpFfTeYthjwrGuKK3HoSOQCWk0mzOjLg0djz8UGnx4m6fOg86ybRW80vkMw0tf2PnwaE7uI
4txXgj0wIE9PnBQRyuSbWRkr+6LhH5fg3b2MKwk0i3fea9WAGOp1ow2tIYIGwAlDjgIv4e6kZiUY
bjj6jcz50Ehxzi7HojzToKszUD3ItJybPyq9kFdXUj2zNt079zhT95YvSZ9Up7Rl3DFVuZW97xdP
eLflDRBykWQNSnOEHU38bA16OI2b/WB0fauL+UMDywc/V7UYtdumiNHC0dntT1HRfBdNK16MigEb
koHtcVaGC38vO9rqXRDpBzy8u1NpjUTMCkL8xF/pigwT+wTG+Twk28bk3FHbG6PKwrIKAapXxhAi
sS138wMO42Wm0B7cTqvXVMW2jEwigsvP1dN0GmisbqEAsXyNp1tpNdskql4EyYtAkcZImIiVkbQ5
rLcUBPRQLYUSXeFwGTZMiP/JH8kOaizbsYSixE7tjccNJ+GRbmGfScK9GR/IJSe8h+NqzF/+U0Uh
H+MlkbaPLqeIHYdKkrvEQavStf9D1eMH0hNeZWCIOfAmVXXxPCxzOuIbH68YtxRnv+GRL4NTHAS5
m9EkzvDcoUP3K4SQyxelgPt8YZdPjtf/58Ua74dciDSRKIrhC2vRZ799yyYga6HTIloQJlB2T08W
YiZ4L9pE06F9rWvo8JmmqCqEbYozDqYV3LA7T5cPhaSvXDzhhhGgfRhvJo57kyONi8TiCoQ4JqeO
VQ9ibdCMrbss7prFfTDaz/LAe//yTie0i8PsR0EMpoNa2Fnl+eBMrEGY/BgNoSz2N8UEqCG4J4tJ
3xeIosNwRxZATOhSowAoInHGWbBaJpwcEzphi3/s7jNYUK5xIgbOTwlgAn7/rhDZXYuZH6h6yYIA
yYAgn+5LEPxUyMcShq961WrMuZg71MjRwUa4ExM7/tJR+GWSOy1NULInBJBItMd6WosMz8om2CAR
G9wc9puwcjzHApvefVGxukS38Ma678deI0HFhPa85wQ9AIU0LY2V311VzooAuUONoF/mDjk9qn1N
RFIkE/0y6vC8RXQBwQISBf9WM8oD6dXDBVoGlQpYhDeZ83SZkJsA1+HUHQPyHLGQxN64hTUo8vJ+
6MNNluHg9jS2Z6QyN5rnb0Wq1+3foOP4KpaY2EOZijzxSjogWO4pxmd9X7vWVDCQil+faEw6/rMB
3xMpJxB2wy5S4ADOMSdTQ7eIKYnYt6twMYWQpLgs8h6Ni8gIesaZYD3MS/oOxHuDmqIeODQXG5xM
NyEiY6ADPAvxYdYHMLKv2UPgFSD/giPdf8eEsw4/ngc41COiEq2fE6FAJvO6y4Z8rmKeOyo9pW7z
SrB26V1dtFbvFsJpOKxc4EeEVCanvU8HfJotc12uioOxt6/Tuh6yJTlhN36A8trCBWNxhUx7efXP
6DweATiXz2xBBSg1GAXGj4K6tGYkPNHzbs1J6timNcILeSqW8uJynbpuD3WW5C0QFGrgTKmgrWow
G/AM5Kjo/7eRiyK215d8wN2gfMQfm0vp4xoLB/RuWw8Ve5e4+qvUFZKMkWWM2/MRbnU1/9sdBDsL
b78h1GsBtzPAjFxoTMD0Fm+4w/7TubJp+4AnC6wJ4j7pD7GqvTmeReDFsu7tnVjaqRQcaPgaDCf6
w5fUlPao7FaXzgerdo2QyqVtfGDW5o/SUsP8tt1nNUxAxv+uUuMcuiFyprBl38+qZnXHWEbI7TOE
WXBRT3kOqQ0DACaDqYtkcjJqMT4hLOXS0e+tv9edPPM+g0M1B8gg6O0BvqcGJFOMOsfM/0ZXkjOa
PeQX7LulxJ5Lj2DjlUY9MPZi9FMHcKJR2PAo9rr7XRA4+cbmCCtw3ZL1a4atJAoy3carkSSxQaxW
VNsSR53gXsDGCL/YmFkTMLdDeHSR+/xeBUhH5wakk4Vpottd6m9K8g5vK+AtWcwbONzoDBVS3Ycr
ifqfjCYB3V6AuDSVIDiGYrv6b8ljMPUswy2wacAhj22iadfyL2BLq1P4us5Podp7ojJixkgQQWCQ
2j0//NbueA0QlRqZvEfoAGmIjnSFostByYhTYaEdWUhOtSj4vtfTnODji0fVvKlNe/hJeuLz3L4g
SFertfT/N4qENN3aWFGHvnB+NaGG9uYO9cfmowvla3WZ+Mlxl+RlyXlTmNYrFVK4XbFm+YSlMMse
uMovNQOEa0uInWYw64vCFsPpfABNC2r+5/jF+aD1Z/pJhgjAkjrRXtpxbG5ticomI39ZJdPQBd1A
mODyFMiBmTkzU0KLhCudWUYGwSiZOgsF4m6lfd6h+qvhKWiTaJg9DKZ71DXN+kR1bJaQzwEvco8z
2vU8iW4XRp8XIpqG12BtKu+bXRWLmgMLIn5foRebWAMjuRt3BqacvkrtO4JDbsrwrV4bzLFTzaHN
hRabIMb/6cjLMQIfP+abxSpGCeEfIIbAtVGsp+W49OcP+6zC4Fjzf+sG7lnTAm8dFAg/mqRWtWJw
RzUxvjy2YDBV5bxKQkDR+ILXrnEQxYejCErkMOhczbSIhD3vVdMvRXJZDBixZfrZ1AY/czbXm0Yh
DDuLzmp6hUW89O2IPGrl/zLo2dAtqV8uL5kIkwnOVb4vhyIoInUsxbTtED/eWWfIuiofd9M0mpOd
xBneiIIMdWw22ZF1fDO+cG+0VhXxmxlevAVEBqcCHZSjudDp3gpNCU3lu7HoClDn1tdQmieB0ObX
T033/fn4fkwN0txSG8hbfH87hXKd8U5UBTh+5MkTa0kYOp/f9fr6oG2uUELChUd/PGSt7LkEtBgQ
A00d+RX4q4v8FDELHkSwhfqGtV/Qh/ELciCvv3nDhy+0K6gQkz1qAkKNRaASDVUmW14IEqysPTAS
NanZRINugxti/FgbrRTLIYbXT93i8lSrcFtbNCRpvP3trFCbsMEIK/JVPzxADi7LiyRCMEBVtP0e
K3U7gIe7+CJlArdPzH8VHFyUphsom8oOSDoCAkBjlG1fooRDESgqWZGO8ai5S6RuC0gzSBmiD5UO
9fFH8+ZR1VO7ueZ1KaFC/I9U/MujAEy7tWDVPCE5X9ekhlTNkytoUlMzJ8e1FpZDnIU8kT7GxnjH
2rjiRTsybXGvo4r3q8YSR8s3+yZ9ljQ6/eVC0yPdjShTcvzrOpllF9MHHphKzO8GhzJavRxUJ1Xq
HqosVEzYceqMV36abKeQw58UhEVLF/LIyRp0MmdqYu9VqsjU0UYWxs/cdXEfyWGYXBsR5dxB2cOY
yWZLZaeZJtN8VZZEMfZPmIvnT5f2vhemAmglS+fbi9s7TDBYX+t+I+RgOVsZIkTxFzNfmKtTdlk7
czkrbvO5a2rVtluLN5ED6zF9v3uAkBVR5Z6K3hsBhHgwfh71ByK9wJ0kXyrJ3PwfAX2b4ihLOAaY
jB2A78LDrx4BmOy7pHqiAklUvh1lBPVZdq+CMKy8t17PYXXYgUz8swEAdSsefIF17M6lQ8WDTFuM
3CE2w2+CA10mnmN6NmzKXyZjUduy3SUKLR74tm1L47n1SihzWWHX0a3BW84vVV63MxodwzxEBpVt
PJKuddSyiZbd/13/37n/igJsezN6aAbHk7KZqaYov2MGgkOffA+fYE3rOq9CgX5KphqxyR13Kl1y
l+TaUdYlfSZNJR5hzIqD+hsyIxoZeUQqezXARHtrZa5psVFcsC7/X+PUq9f9AIPgetHlL7p+kGuA
83PX4i4T7B/uGlz1HVxPyfSZlmNcOF3Oirbki50d05ehCldkZdkf1lJxKfNj5os6UiQaEQePAL4o
z4FgNRITLO2qPQngHkSz5heausxY9qEZ19+Aq4irRrxBgnBHB+pL9xC6AqNPCJhT8UKH5Ejj7eEx
HI+NUbCldl0KrsjCq8YJJevREutBFu0wRlEU9g2jk32tovm6Y25l5mdXi/0Jz09/H+dJ3HEiNVK0
L2zlNh5ZJvZvDRrDBmNhIt4pbiRv+OPhwYPtM8j5bpN/o+ywGioJkXBwkOaPif5S/SCZEKqhTRDh
6W376RdVX9hfXdVIrePcLM8XI5zVi+ns0MUcodpbmshcjLSllN5fnLU1df6EuW2YMRHF3zB5cOoP
dR5tVD8kZyB641QCbiLilT6PBo6kKixngA+KTfcR1PjRRB8LV2kKAR/6GSTqUTVp63CxWOGA9Gc/
/++09UEG55FodR9W2JgC0iCnqOXKcszLwqDSykzIHjgrBZiG7jAyvIp3IG19VqbwwlpyzHnJRKv8
MIHjxLG0Nc+lpR7GtPuhROqbHUcN3vrGLEfpid9ie+jkv6Df1WUqbkANIbXC7MwJ72G/eeOO4AD9
k4zYQebbXDOaeAdDaYT0pttp62d5UdDfeGXsTCGvXIqxYTXaX5K36i7cNbsYmK2BH9O3T3lzEc2v
dD+Is6NArlaOUn4f/tJS13grh/LQTkwVK78259fplM3imPHl7wCW08RKgRFDPPcK0CIY49u9v8JE
zaUlEr1zlYWuvVe9/eymuLFTgwqHtEv1jJO/KraE43UrNlAH6/qPL68qmNxVm0nGHCHInd0jt8d5
WjA8dAFKh5JI3V1caVodbATwXPLNQpiyhWOOjFn1FD4YIn7Tvvke4KqZIxIMAB0Qh0tOX9pWerJA
tYcDAJeEMr4s6pWKuRTRWKi3jJYe9f1GOmyW53pFdt8+T2M8wgMpjq4WAe+g3uY4W/XLCJLnH7gH
TOQuhy7WS/mLgDKpTbt96ycwhSaOTVC55qLwvHd2yybPQmQ7cCQzx2q0bzkUnbDDGg3262BQiEfZ
T7mn7I7SNG/ZU6NDawdIhl+eXTnuSaNSx58K4RzhZ1zoDuhiYnTiRkQTaUyd9OWvqDKYciQod2Gq
4lBCXhZun6/vfMuIQjOBvy8hiUuLCV175ZeLjnXZfhSy3ZBJmWvKb4GP2z5vKJ96t9K6LKi7eLQZ
iKdJ5pvw2au5Lai/McSkefhIrw2kryXbMQHhkREelKKVMAmwUF64m2djQxytjAkOtIY0+0A0uabM
Z9/13FUpVdpPNdOjAzsfRFxmmp2Iy0u0dvN3Dy5Awx/GpL/OY1PwfEiphC9ICrWEdjxOSiiNOOzB
vIaXrAV7lY+myOOfcdpbL6PGsmZft7VjvoV4xCZJ/3zZ+9F0vAgpR6eTypdBZBfeHu9D/NmWHZBP
v3ZYQq4yWNgKtYiTjx4s1ERyjldR8hkqT95uFwIKNViBsBvf2o/kdkkPd7LVyCAmayNotFOJRbEj
WEc8lWv7D8Z42bUXAsgFIh5zqgKGWKHb7uK14pev3d+ksUC/lowf6tze1p84kexceB+vGUOf1Y7j
oQkag1/M92cQYZ1H+gD4gtdoDlK57stJw2ecVkFIBH0Vr/zfBjd3jf39LNzardENaZQH2APqtpT3
ls+IQcT0pP1AGnctfAcKha777xIhU08tyX+snG/DjHHPwEWTbnEjruDUMMv8fpuZjOn5UKJdNnT2
GfrkecKUumCGdDtEYXdJ2Yt9cmDAps5NuLKGTJ4w0OvYlQ70+fCiThHPbgkva7m+NC+cj1LbHmHi
jpHEBoPC5RRl+5fdHeRYmYTBDFJnC5Blk4YIZLErCNaJTMhR1tyTLcKtwSiMcAou3vx36VXmrzJ9
IVanVuk7ZMqIIstsu7IByMY96JoittuBRbX8EijqTkfwld+G2VN6FhivNhfEtgnQLRvLVbtGn9Js
83eBX4Sua/a/CChOngyRdgUZ17nUw3tbtvSksroDCzQVBQvjt4rus++XMt8z3GiVo8ue1rkoBSM5
wuPWcGDNMrJFFxD21CYAhYDcykZhEW8ge+MVWJiATtx1Nwefs/VltQlrH6FsKmenPaBWbrCEpyzd
NqWwFr/yBmvMPEcvlivp61ZpGW2qPk72NskcupNisu+UymSqUYQYKap192hlc1/L8Ogu5BvonC36
vslISJi09fEdOb4DwaeQagDIEOwB0Wm7T1ABbJeZvExEVmrcl4wlj6DdUlIEUztRFR3O7nK6V6QW
3LP5RH2ICgKwEnG8AJBTr8vFe08uy5bbyTYyDqTW7K7I5XLoMJosSSqapSOjKlWXyE3HvPf7DP9t
VRGjh2jxZlYur0kYA9Q6VrOkNCllfUWyf44TFutgcGEYyKsB0+qPSUqtjmWXRMk3pHF5Gux5DWUU
LrD5XhTwZ1RWSmW6eqqkhCrhTOFx/AvChZ7LhSFhoy9C0dt5+owZY1PYK3ZshwejVvw47fecjIWx
/+J/IA0kicd5bZWKEPOeu9EbBFVs6YRhi9N41rtYpmWC7RUl08I4BIvl71WDUnjsgJjgG+ELRW+U
SNXFhRFRYhCh3WB+FdEU9hERCHp6MaZle/cSG6RoaF7itB0yIv90LhWoMN/gtVohHwbJQi/yP4F1
Wh2EzJqitOfC6YTn5iI3H0jDbVV36Gh+vn6lLQlA+Qot476QT5sf8eTWwYTFQ8LpKxawn2syKv2v
rjgPVXwiahh1G9hBFpU984r0GmlVELkGgv4XSho2ZstaQsZxanoxrsHOtGfxH7YYXpjYqm+bzIY5
SQEGYrgMYh76YQiZkF/jHcYWv3TNLDiUsIC7wgwSNDAXK420GZ6DF21Jfv08bUQVzpEFAARlBf9n
s9yH05ohNfTcGdK4RWQXSJZt4vzQCt6uEPfESFkMxHBmOQxZYCwUmssX1wXThv8STCBdhKZhWaGu
n7Mt0FxtCwyc3YjMN68MHNwWwFMybesNd+/bs58M0Bw8vDWdCeEFEYjCZYK1rhnbU9ULYq3E4WFZ
BY+ZMyb2vzAzrN+XHFZtEo30aEaUKeD6i0C/4oGK9vXqR6zRnnFsGLk58Hr23rKoLRfDLDItDsv3
FA5sRQhSouqdlx815FVm7wY1qBiXDJpMRK5fK9IBqXt8lnk7LAjbRRn5bSacsRwclDq4erG2n9jm
yityRkhfoWfZIk6SkVD1BQwumxUGSjokgGD4UiIBEay0IPYti4u0Ir6o7+8mfICFZn66P+ZmyH39
LRzZ2WlmvJSLVshdjURovqI3rr1Pb5M9BLiO9fk2fO0EGSThWfG0vv+ywkohDe+WmhZZMLEUvYmg
HlvebAC0OxMeFyGmCBz1iKmFHYP8JUp1uOD2he2OZngMe3VcGnh+GbmxcvEKxYvziqROuNDMTZ56
SaJBwKRnJuUwg9HEfpuyBQQfxK2AvIfPUoLG1+HU9XeuVlCdy8GmK6sfn5n/8w5WJ7Ww8qJjtqrI
zzIFRBHxzX7AAdYZwaoLjtt9dIn0YVZUYeIrcKUi7zPsG09w61Z7iZYUovJ8r03OIGlqxxEuH0f7
6NiUtY4VsyzUEiH0lEw8e/aASkx10tDD5sIDseibk+fFoRD/Y7I/87aDjNy+NL4s9DSK3TlO7DSP
caT7yCnFEubJbSBfFT2FrH0GzeU0TORWphorygJt5QC3Kal1rgY6Te3DbBZZKqaYQe6QhnNvXO6p
8D804aT7W3ENe5y9g7kR9fR0APZMv/fNWs1X4JpktQonU5Cw1P0bl7uSABQQkZLicuyzOgnz2vEX
YcCMA0LiLJXqOPvZZPrpkXIuiGMSwsHxAgLVsr1QOX3Gbheq1thEM4k9rj7V0hGrYp26Ezd6pJuo
ObTvccsrAxjwyUmge+TiEs5GPY08zgdIKWLk7ITfic6E6a06h/22Pc5av6aIHOTXA4UdnVLe6f0d
2w/MKhE/NVnwN4KRq6UDJFc89odSR08MjCCCeUAqaLYg5ik879Ya5ZzNFgcxoz+TxZSillJI1WmC
BMsSOzCGc2xTa4COr3AYu0t+fcAjgE+u+ILF/DzKuHTydYCqK54J2EaF01Ec4hqBaJZROrD+JTj2
hXQdT+DY6Nd2tPYCi5iK/Mlm35ywaY5rNH/rDYlHCntN5FRz0dAk/LJwF+zQd/FW8Pm/OthIa+D+
5MyWVOX2s/gR4dqCenZpye0C54VHYgKRnTT7+Oigu2h52n315EiIvup5lufiIM3A5UR81Sl+sQHV
AoAuVd5BUs0Wz7Egy88YP6ljvH3CQdXqCNkdD4zJICmDoamBPyUnzNJLG3be2sKlwAqGS/XTTce9
iD1xQ+nqB/sP7fT6WJYVDsX8/mAg7JDVkp9iuEUyARMfialgxwR2pDIIeIe5Q3ysKiEb/3ltEyDV
MjleY/sOaJ77ucwpwgVsxpdpTW9GMQiPy8QBtSaG2eH+HIyNp1epbvVJZAeRpWtttyAsZJQAijaW
oMrsRndIa5rsdKMULcaeYVU7g/Zqwq3ArZ4X4Hce0DxI50nm/So7I4F6N/yBd5NkOYveADXVMr3+
LR1SD5vnFu1oLBR02vlCzhCSkptZCNVSo64nMmVDLypVXrgJSA8lBQeeH7Ry+90Copr7ec/Gh53W
OJwSejfJQ/Me3lrnyDReMoJ+H4eZ7QXrkEIKjj9knKjF+nyzBy5qOW+YZyCVhPgnszZkUEBmgCT4
5tYHGafK6uXbpvv7yfBayUgP/2l/ZmQLu8uBD48R0aivegbLtDOehbrJ+eLomBlIuDyFgYkDh/Tk
KZ5LDcSrfHX1r7QctsSfphdJcywcimFGlvj+HX7Yg+7EP7zfNP1+ar5Mjh6iRXU2lkpsVvMY8+Gf
DCDRRP4nMNZIidZMWg2ejIJU8/wEOrNUp3X1aja2j1CD1waO/ohHOqWv7wXLxynOAtielaoejMiV
wByhIppEuMJyCERxXuyLNha0kLuGdhCl0Bij9xDlkZj7lAK98zZaQfcCeqf6+GDoUdjN6zvaG+FM
lIrgdm//DcvID1CZP9Guw95/218ianssJbEDyfnE8bDlj99gexakVHW9YZpUAZMVgGsqInPhbK88
hCbYtAsBg4sqglz606yca1GSJ1/CNGhAjPiWENV1Y+QauIhzH5H7jumP4L+bZWMBeVUJnG9ZF14l
xbiuWcUUWy1moK+z4ms7NTuCTD744uJfE/YmaNo5vUFvlIk3DWiB82alzm8V2X2Z7qWINCzxvaVg
SDNZ0ppRWl5WyYpkYPC1/4O/fedpCR0O4WJ1lpl5e4GUI1nlIbJwAyOzOwCLbTV4reFBbuoj3fSu
6eZz/sVD/tNLkSsX1QANzO5w3K7TFJBN5lD4c2044i9P6w3SnXVdE1w2RjYITM/yvi664o1AtfED
5r6KhYQ3Eg3b76dVtlPhgr5AjDWq7/qHiMd3yoa2svWGkinW3oxjc8Ph8jHcbq1Dd62j5I+YrvFP
sK4Zm2R9MmRBiSxdeQgWHQEDEPKQnHmLYviej4C4CiTIc1veS88IEkYNUksx0D9FvOdnzFQcK6aa
cmFp6mrEoaOovGHeJBrqVf74HTSZV9Ds9x7kb5euivuOycKwKt+TGljDdLah5DTuh4hDyuJb5O+5
xnKoialxOkB12F4sPHYpllEbKkx4a5i4sTgxIkapS65QcKpRO0M+vErjYFlbbgpgUvvJUbys0lrG
CimYhspMXIgXR5w2g5rXyBsLm81snyKxUuZSZLSpvaqcM9lHxiUMg61++MWz2J28XPzkRca07M4X
PUOtAoZVq7XBoUp8whlL/9H86nw6iRAiwmA5Ffs9nQjkX9PUo8EB4AOOpPoaKQQscESiP5gr0eHC
dAALAliVdDS04OAIng71clM6qN6ofWc6bp8iVFyna6/f/s0FGhS9GvU2+C5KlMfbT7gp/T03l+Rk
HabUK3lKn/LJX+rVmJEqM28EMUrDSZSDj6ZN+9Wn1JQdsNqQ+0C2DseF+tJq2QArYZ+Hxov4c5jO
hf98cjWGiS7fh5EJok6+TGzfA4Ls5cpMoLpCIVd9psmI56OuPJPWvCYEge71lIU4sofDuEzuibfy
tSFm29U70OhOIi4rh1JgWU9hv1AoJemL75coGsRsj3x/dcTH0Xhnkl+n2TG+Z7+IndX+QPa1bF0H
d3VBoQFpebzcTcCeoptQDcLbKw36XWm6WKk/bce2EjJKtnjpK83Bm/Jm2Ja4/KHIypSYE5E3KQxO
wkoxC0Xt1YBPUHDHRitgrOTjTdCRetKQLLfZZ8HTHBMjdiXuQyJSVxhqEx2lECeNTNXPsJWUKOic
+vndnjPn1KK2qvPkbBXrJ7JXnwR7bw4XwUKPYCD5GVKUupPsa0CwxqtWoMe2L0IgYvEDKREDpblB
QYQDQDJoH50ULKIge3s8logxdJUzVxhAftXVuL/P/B5+ntW7Ds3qDDRhZrqU6O4RMdKKQsqz+oFY
xyphvtZeHWE0fsUAwuDmuKilckWxOmXX2JBCYQFm3WUDM7FDhr/AWVdB5PTsc2lMhou6Ne0fuD7t
65ig0hVc8qAtJtPiabtHUW0DPKssMa18QpYf/wowIUbmmcs6Hcpy6WClp+Vumnw9ri+vFm7xZTLZ
91tNvfvnQkrJh7hWdOWLdERp1yxreU0K3i/fzcx5XN87l/h3llt3glkLxCHkQgdHw6qWu2KwR0A6
TVZ/6Z7wpBVUEqUAbkN+axh1OUfcnyLP4j8Qx+C8529/gkxTubuFojZtzGzL1QUOt2N71iAWL/I3
B8AKH8GdP1mXJre87UZ6EZs19LmaHqUfmbidySXjBBNd3CRskM5kXiuoM2s4JLybPccCCt1Cbmet
FeSm7W/xdLm0bkST+oRp/QxX11yYeIvgAEhGnpNRtMGAUMPff0mPHHE+rwzbBl0gYFfpNQbhoDLa
KIV33DX/y5Z0NXa6z944VaiI1oDBxdAj5NOdTySBbOq242Z6d4PHlC9+7sOYRvDXbntSH2AFiHL2
L0y8OW0Iu2EaZN8VGYw7LC8+ZT9mFh6FQXVu7N9k89UWTz7iWiO4F2IVpghIxf5RkP1jEV9DmAdF
UgrsCIMzJKT/m0Dk0ezh1AWdxb2HybNOW3Vwi1gKOw60i1wRApUmqakmXs0WkRjSQWPPaGEvHsRm
U3jwF89FbPmzqp70oobyMxEuWGxbABjF87kfP6zHjjz9gtMH0V8B2hdmYzbnH2GVUQzytbYlE2GU
61bpuqluqJCK7nd6mUy18D2Q/9mGjm7WqUCgFybPAjJx+Nw+2mKv9tN4+dji8OdZ3C5edZD1izPO
8TZeRt5MpsQ2O5Ghhu4qtxtH9kf8bVDGGSpoCiSQSQAqIrCre7spsQr6A534nceZgTPpDjaPoqh0
9lpoiTtKmc1M8NvGgZRDhGOMNlG/L9MtsnhVY2n6ek0o+OWLukCmlhZQP3PIGrjLl6lo2uq5kToQ
FRb6qEf6hqd4uCmjijY7FOR46XPcsCZ3DYVszTfIHS9OguQn7EMhzOkWOcT25nVxc4a5V3RG9RsP
wj1ohKPJp1klI1345kmIX5oJuFV9MpLZ/uVxrVSRuhDId1pS0wCBvCCFgKz23GM3NVE3KANAuumt
r/YAgDiwRX+Fnx9aPrtIEjaLN9MqRV6usjwUouEZVbrE3pbXwEri2sBBbSrTgT93+qKa0wo1Og94
63vGzrbQrMxDybgkyop7LiVe8Cn9BZVeztpzj+lIwTRWfNr6VwdN1Hp15cxjuXxpXl0rte7l1RDe
Myhn5hKiaX5un+Hyk6/Kw00tH2bA9LX5teb/hF7dfxdxYS6ebs+5Ms8qM9u8y1ZvHx60iF/hH2eI
sHE8Q00vFXIKNQYbxBiE915Aq8hUcKr94Lx8ODUqZXtr/JmqMI3V4Fi/aO4fVNmjbhAVS2EP3AI6
lzByKLjkLOrvpOuJWD3D/s/lItXTeP7goOaai3pZ3m+51nSh1mEdpFO+kBPtmIGp3ZksIJVv/MaL
wEtwLqzFtyVd+7Pr9GVhbGglnAMhIZ+s/GQkH/39hAMXFiy8VtxJYy7tm4pn9MA1Hk9cnc/CBCJf
mF46EUpVgLjbj1nfKh+FAVzkqhCWMAiaDpcDx3BT3vYjwQGhK7D5HZDgxCqisdVpfAEG9HClUV7U
yCGYarY5RFfQVhJyCDmiyzhBWgiz8dseWGURVM1hVCHDwWIfPiV83p4rj3l9pxeduC7TY59wxYzn
ZKlaj9Vx2NfPa48eG30H3I0g1rsFCAMNxL5ObHf1GND1TnqPPYXLtpg5ihC8visV4VlxYEeumwco
ToIwqM479SDlZD+9llBzVXu+z3of9f/azTG8NeewAUJgsnQqy0Ns3zEb1SsqTpzDmHNTk3+wWVuB
EUUlaH8cxne3VB6d0XLa0GQ0QSsxgTyR828XlFg2257WRgfshb0H7UCD89xCDyTPfEZqq+VfmJ/2
+6Mc0vygDPiTdvsEsjeYs79wugFv6PaKdeNYyxa9htswsKlnawJbQ3196NbdyJUFSK3RylgMvgif
0p1oisXPHBkqMwu/dCO6wN7EFLgkHRiKec/7k3Hrbg+X3uPY5ghXZl1Lhd1HEk/Cchy1z13gdr6K
0rAWcqwHE276LSekh/ePYKRPPNpi2dvTk+OJNVyQLEvq55Ya/4ScIus80v3XNUPKW+3uiU5Nx09N
nheQU/v4eAD9woNC7N70QV2rS2ZoH+zPzEIizVBtGvUdxZxUD2RN/Z8NeUctOzPc1UQIZUTGzNP4
J3t2AqypjtcToib7hzti8CRvmGzQzXOhEvKhTShAFpmFdGmpUxTcC740y7SCBrK0a/HEtZ5LJen5
ALKThAaoka0maiiVMBpLIQARrMxX0we0PDdY6Ch1sy92uHyAzJNQpRzDWVUbZB/i1Ox2VEThlXsT
2JxZPKJh3cg8iK9OnNEFIfpD3n4IvZJTo+qESoaPRE9u1249EjDp6xSsFtejCJasa0y1NxjAdzn/
L4ua10ykaY/DGmAJvoGaGXhqX7XRikHS4v5JKL0tB0eEZ/XFTA8KxB4WhDZDTrO4FyldGaF4OoDb
8TCmnImo3FcmRWjpSIyVSgkrtSxd/n6z1TTyKx4PQnuhq4ez94p29lAa+sQno0FP/iqAMbU3QgP7
UOFvF7e2940smw/iZPQ3/iBpArVykX2Bsq+n+eN8ryNBS1/PVBxov0Sx68XncAXQ73bqK+Yv093v
3JGSg/WWj8kTMftGYUepP5kOkwj2U6wR/ra/yfYIQPbZoYDigcYHA9vm+mzu5ZMWFSNIDjLJ42WS
SiAq75irda5T2a5njvDZ0/BQkqTw8Ss7MhoA14MWGHsqkcuBqsQl+4wY7YWgaja7kmZ6fPOfwk3E
XKI51HtBTo/Vkkv/RCoSdtuGqvOeIZ9YC6r6CBbJhW2Z39QGfKm8us3lCbVRXDt4ndsEPSOY0398
HVN98lmHqal1tHa3LBpYt7uQa/9t9mB+IEg9aPblsb69jut2mqvC/Hl8XujcUVuRdRy7FNGHwTnE
xCK6ND38llw6XGUq8Xln2jYmvDKY97HoKCVcDH1U84S3FFzocc8Ls2cMVLF33gnbzwg9sCNAdGdN
jf359fcN/hTKTX6//S7TDHTWMAKZfz7Xjuu5mUi+60mPI8lsf9MjsCVlASjz8gl/D1pIyU1wAECn
YEtre6T6ucS0YWQF11qEGrST1hS1KOzn44KAQ+2ivYUcLoqqaUwerTG4v0s2hT+v9Yvhhit4bijg
s5ja311Uiqvw+coF6qpCCS4ShxUGoN9zmwRn8Gel5RTByNUvSjF49MLxkw9aFQLJGPs6W1dA0p9j
fAj5hk7skxwWgC6j6EsDNzR+vfYNp5VfXNh9PuKvdNOaQZLiLXermBvighix38z+LG5va498Qytc
aLwLYyT2i0MDoTCDKWczFZNfi66LbadAmKdeXmIe6niJB8gh7QRaPwiyg5EgMBRhsHtvjowoH8VS
PKuxQJXWC/T3LhWFPX+RzS3dNMmI/WsgSZtbndkx3HT9nfzYuEb7x+GWI3afe/KzbLi3F1xat0A3
fTzQURSt9WlZZMN5jhC4mqfb9EnDBJgmKum1DdxmcYNPJ6mHCmoqxLbvyZuruVAO6xk3FeqFFGBo
Vx31Ppf6a9l1h9EFa1QX6wiksujVWasgZ8igthFNX/obZ/z/ajkOMjuhfTKMd+lH77H726hVDhbT
3jLX5YKL6+1gOqy8Lt+mPGv3EeTiM+i6OK29sW075rmFdJI0nZ7lTadOqwi7LsKcsBnB5LB0rPQY
Yd/fUgpOhi5eJOSuHRYrYG+B7B9gpG2zl+quyWdjwK2TIMXphswrwF9l8H6FK6C9I0zIuFwbdNFu
W5DrqSKaTBoE7tEKtwslDW2sM/j+MnJatlt57bpnJSO9EURlVX3W8BkXFZqn9ILwT2bpP8VC/wwA
H/CBx0c/n79hkELmfO5Ttm/VPSJ6Xnv7501OW/pc+NLKK0+P1NOVw30Wuz2T/1fPKNDy8NtYsMRq
dWWJDrJRntYNLMSk4h5dLrbSw6GPjUFZE/M/CJ2p94G8Zdqq6F88+n5NQLtHj+yJJ05+rHSi2THp
wPrgm7MaXtFraqxYUGqCKI1gG27UqX4uiIPF7E5uW5ft0uTXE6mg1iFEAbJdCbnq0tTi4f3se/47
MNdanqS93DhnMtOEa4RHYE1AR1+/az2A5bp6jQVfH7NZ6CnaxcMf57+mPhpA3vYidSDd9JNXWyaG
dfCxGKhHNanl1nG98DelJP3jQUgTWaIpLoyRn8ZSEz0fmSOlAShRpRgTsV/Niuj/+aNouiwmHusq
uMYXeInB0cOw+E21FdGxi5idKu5ds7qP1F/9tOAQ4yJn2S5wfFyl733EKedac+k/IBjCjrVoD3tt
Ax0cNAOqaQxHk6P5UjCbp6RIb2ar8x7JMTu+nDL5vm0F5N4fboQDzSvqRaB4mSgUPnRNxp78ATI+
y1NmyHC30aZDWSpEnIM6oKyzFrXiNVTqGMtd2QnQWd7DHquICBnvaHqboYMHrA+CvBwrfekuUJaI
MCVaxi4zAACVylX8fUqL7NorrimdaImuvBX8+63KQH+n64HSzW80jvKLajFy0fzBH/kalLlGaKoA
YvRq+z7YfRGBvMUty0h1wPCQIUef7tZajOT4AxD4oaJsAN5k2mjG6N+lCs6rVdJnzR6VPs5h2cBv
W/XwkTSrVmU9vOpIihI6oQYon4j6UiGkSS+z4b06FreQFwE/eMTPm7ca4I3UTfVuTQwIMp8ewKtu
b2+xyd31irzA2/CfZ5TorexTU8W/p4Jxe3yNpRheykF8fxv33MJqpjxwKoGwcva9qzX3wBgZc6za
z0zEk7jXL6g/3bsSvokNKHZ9WXe4dQ/jR5gOIvpso/icqQLKVX2OAFbx5y0+SzDdttc7G6a+9d3A
tjDgqqk2wH7VtfcYszacE/t4zgyKEnBlZrZGIpu8TOjj5zExxINiYbZ1m6l+1MKA0rmA/g3HhHRK
dJR8NkCZx8PXo2stsWKu0YV0qz0g4LtqD1uscLbIMGWZ3M/Sq5825C7wBjPHV3Xfj8UIUMDMykKa
GzZ5GCrXLEQ7KGRsQJIDnvCfLaQYXVHiLSdOvs56dRbOBNyHZUPZCqY8mRVWrB6eFhDSuwRNqkz9
Bhs2htKueYxmKC4zx1zPJKKH+WjTfdHXrnXyobp5d+WfY1/tsAleuHTaas2JZPREagkxZ9v9nS4D
C3MUW70S0RpnwCRKzyzq5hiGA//xqZn6NdTPYhg4J4TJFGxvwQdgmLu0BMM6XxKq9FlP0WQyd9Ga
k2K5cg67eRu+yDK8hidVz/dx/mL/543GirkRQ/hQcko2J5k/CO4dLmhJBawJMmuPjFpJGCaDlbfQ
PhcApqYOhS1rv8gliROkrIO8k4IgBOUQXe8lB+ZzJqvwd7L4hiN397DpP50dn9TzzDpqtvUT7BIJ
CguweLGNxDLk6pjySLIgvgrNokSxPw+8dTrQO92dW5kT0BHEAobIOEBHQQzgO/uAT14uShgvhE3y
V9DhXV8d6m6Cbz3sYXRAAMTTdecorpgEQDgtUUvFJeK1zTYvGhLdQQDxydDC3gAHFkXnzxBjJ2lc
2oAatIizCivNaCaaybNoUB6lDrJ7TW/SLCu6K/bekInzz5CevsSzLeOgZnxsAjCR6MklWOxqyqut
1yxBrnTyEKT3qTaklxQ4EfSopYOEXu3FICh7anak5nZUuWGcD8FoNA1cCAYdzD8ypwKHIYRYmwkF
U/ZKI3gVyg24y/Yt94txrg7o+SjwegpYgjbwdyOgD/cdg9yIdyDK4xUovIuONgNn4Y24u9Ss3OMC
6sWz4HyiK8TnssPlodVEpFc4h1maI2wS/a1xjzHdaXCEQ4kdDuIZT7GUBEnTMtQgn2akzKiSoflW
ErdMEyWVJ7M4/4Q3m3GoPFGyaDp5WOEpMQPGjnUnr8sYLQ4+FeCFw4gQAfTZuDRmZyiA91w5Xqpo
+vjZLOYpDzcCJE3phKkDffZj8lVqnNxiB6RfWBrfoX9d+uQBZ9khpUDYoM87/LGgEfPrPTk/nU4R
PLVLHblkkqxg51ZIO94pSz9PUFTHU8VHmIm2pCG6ukLjEJRcnFJkLOHTTCdPO+pJzYfp3RSlwTfo
H91r1nlAwXv1PirH3Ox+nCQcccQ4c+5ZT95Umc5ihm4fh8PMuq9zrbx0JIlmb674S/yYCZJTFHWL
RSn6Yp4bmI7liHG50e+ayf6ZdylAkQDsVJBCVTAJRkSza8tI7TQmZbA6TnyjpDDjrDQKTWfJUwvd
XLg+YWmZAg4Cff7UP+gNldvKYNSrQtQORJKtuYOxSudy51q8X+s8DSzxVX6zrbnCC7+8kqZo9QbO
AfM9Mnn5iX1MiqTi12jlLj/wvnf+AaH0CMs18qX/tEbDB1fK+BcfwkWI6SGDCrfgoBaOCXsgF2dR
OddC5+ioEITaEVV/e+k1XGyT9kRZOBBFr5RAQlPvZ5sue17youPnvXlS/U0mpkd/d+5j2P5OW2nS
MhLOQTgRBZGkkXqkh/aP5uLHrZtUEpaT+dcLIfHFkAsSlSF8l4ypVgaRrzoDIFvz7jewHh3Je3UH
ZT6cSISjLbsBNPCvTT9ei1U8k2Tls7q15M5gP2UKtxQ/4SeGJwOIirWlEnYF3WVZWgnqyX3mDjsM
+mwP91VY3beyrcHfL3PeQLZLIBjK7opYKzCI/kv+jWC1E1OFHQGkbtREJ1KMqJR3uCoY8CpBzY/Z
xDA47dN/TOohtooFZtBgYiV95C3qN8q3Ug2zE31CPXJ9D/37asBE6GYQRB2wt6vk/VEBJ5E84HkU
taTxMo27Iiq2nAQkFKxygId1FfEYQkRKSHqJYtmalCJwLuAGavSZGrkIAR5M7lEjE/7ZykK0uxq+
ZxGM7GjW2Hvc2g7C2Ox52LrSfP1dt4RU8ls4Ino2Td4oG2fV1t7m/wI4wbYP5vhH9fX9yewArX3p
K2bKBZ4YXT0PPAYwb616Qm+xDlf0sA3RlFM3mr/Ry4UAqzDQSe+mGa38AmJYZiZMbRivAA7FrYP7
gL0zmODkbyZ2sqBO4rPLFfkczSTL8ksJILBwzoqBphSTWIvlDCFywygTVh68sI0OdIZSVHOSbRMC
ceOmhDKBmv1AcCx6wv6jUNq7Pi4WRs1UlW+m6BmB9zPIFXd6fqB18L/i3HtsgWIl7zBvwqyQTEzj
2lPGbINDFtXl/x2u3vd8wl2xSdxpcCnIl2iC0QSGqGk7ANNMU0lf1bcHlMA1CFr6X7+BW8pdssnp
ppPNgiAwyaV6mXUP8GpCs3yD+V9zJxZTATlWnQiYBpEdczqfu+UyZk/yoDRsqWAoVrWIYMImzoPj
JevhFP2VPgYLdojo+HfgxDB32txTHFD8fg+szh/1CsWqacR+HX0hlZ3hpivjF59guifVl/ZhE9gC
5n9lRQgfbG2SRdFEgrGeKwYTFZKNp3MYNo4Gow+3JpDORwdrmf2+IknGg/VZI21/MrjRWsezNGm4
Vah9D24kmARfFr0Fg3BRvTC9u3ISjBzUMx1jD4LV74trjaLpv2llmwIVIFG6Pv2Yv8q0+NUk6N9L
+WNclDAJ5I0VAokRA24kaIUpKIzb/kAkaIwAdJ4c/bsXxrv325a6LzoY3iXMe532OEOssrnWCN+M
EDvVDc+dF7o/UBYhrVRS/6ATNMzdH4yYGLDvKZaNFmDvSC4ng54NdzGzNov8rtXbdVNTX9aqBKjF
rp03H544CWaFv3McPfzo8lgDvsVXFRlKgNe2/qUqz4sKDnpApHrlzea2rj8/odTmvvwFTagB55C2
ApjKzGuzw+KpQNkCsAGV4TvzuihpJBC8JiZombxs6sn00hY51xXMpfTsGqp8W7gV4e3R+QGB0ZMe
1Uq9/kHpme5s4fXxb5CTGcg8JUtXYPKWRRW0g0pIp48HkpBnSyPiQRV6ab0ISprVg+y9XE4WznxS
H8f5FdpefDTf1J/eyaZF/Reu/sxUPWP1aX9uydYffhlusS3pOuVkgVTdaF5MyBpPmAOkx/wPARJZ
BX6aOJdKzwmh9omR2bcmrFGuGHiS7LztZGB/GlhRWjPNgwv+Nyko6TqDxfqFE+Tm8Knw/Em5ybMh
/VjBJgEgf0e3n4RXthMP+Y+UbrjVUn5j1DqKBO1KqjABSNOAapQ7AVWtljRfwZ4D1BM4UnHleGtQ
uvEOYYdl9wMFZ+1QMXFpsAACFPagaky5W0/Qf8jFCPFkashJlTlplklpew+QzlU1+eJo4K5cLrIv
T1lm0cEZ0jNVGWDBA771PPVE+NgGYQWOWkTaNVvSdTzNRFqj0zFEiW7gaOFjJLgHSdnLfo+H6O6K
g+/RhUKDUnjlIZKAoq/v4c/Q/gjqSo+arKW/LrXr382ffI7+WYDm3tCQCCmJq82YkKPOQtbDvhA/
ufyJZLNOQOSqcCRd+ojmdTi1rqaLVoJ67JNYbAZNOCddTXFDFTd4ZAeS9ZkNuQf1TTrSTL18larE
qwfuT7WJxijD4R7F+8w3L/t7FAboBbX3bfP33X41a8mU35IZBuYTOR/4KpAO38rD9WlStAT5UZ+U
eEAeVocRC5Rdy99vKtUk51S20CQg/b1DMsgcaY7TU3J/bUZcy6xs/F9U1eu1MXlGWXfOb3IOGgEm
bsM6YBm73pb1Xb4aZCwcxE0sMkA/9d+G+bjDzCX+lPBDwLPBaVFZxNM3KUmZJiqkw2krjgSPDikJ
jV5qRfasGBR1o1pzEX9YpshvqqILbXXuvfi47VeEMVUe2xHK7YhyjtEkxD9FKmiyypox8BxMSza/
oo3Ws4xNd0lmf91NoiTaDSVdU7tb4AxZcOOjJKVQDgvF0aqgY3O4Uy1pdpnG5A3OJi+3CFAScIAc
rdZujdgAcS71YbH8wGn9fwHiGQEEN7rkhf446Dv/HOZPf1pUgJ2GWGeUnPEooU8z8HU5JPa5Gi0H
VK1opkYU8qsiMz11LD3w0jnH1UaiZzMJZvOwuQClCcusaCHP5JqY5CgqP13ZSH0xzH46bu5/ZGlf
iz7FpJadJwRoSkM5+QkCY6bU7ciBSbpgBqtS/pyhm32IOT4CcWj6KPDk4sMQwbkqLEhhmuJ5tWNg
ncsVy62LGLBg79PCS8a3T39a9hXeUzVt8JZj2RgWFfjPSOfoZ9bE/knpdFtQjui7xy+y/vpF8bhz
AQvWl+VKiO8re52G579y/GpR1azqQyjl0s/T1puA8TnpHwJCx/xOoqAXe+N34D9YLnlV2k1pet3k
qVorZabeQQH+f3nLzLJMIlnBC6qafI8hVdVHEU5f/hvxR7f2S4K1liLTnFItL6XAdRJHmek8vtbr
iS8IDan9ZNT3RhdA9takZ6Gb0i1yQ6JNrQjhMRpOzA0aPz2lt1YyHSAaQsdm5oItNH/Xjx93NIwu
lLVg9jhV9dnDpRib11us6pdzcUHLaEAicBUr+CeZvNZ2UPDXslLwXkzxwIhfdfjG1VQiDgGqkuNb
XRYkw6/40LVFmq6Z1BMKpQ4l+2D9A38TGPc9acTkzBgVjdychZLTMKcxySg1PNx8k/F1vHJuSxxy
IGLnRaKLV1RLahruaoh4rj4HUEJdhec3rJ18icqyF4Y8LUyd5PFy76rg++ZwF8Ah80s9OO5T3KD4
KsQ/Ff30/XZUAmuqKghRDyZZq5iEyc2CbXTiLwXoakyKt+SJ4WqN06K8bsAAfLCKkZa6ulHq+uJe
4lspc9vfLnDXtt3LX/qZh9Tzb4spfn4ASyzsKS66fJXS+b8JIhq6k9yohmRtvZPPLbCCN9DBTYGS
N2yyTM0idiya3YkqX02CFa2L7WN1wtJtgtVKo+MjgxS68/cLdZ/GG+CXXcAeuc0kL6pkO81QVsGV
vBS1exAFxfX4yG994hl484Id/6pBcqcSFO08Y3IVrR3sFMOGpRT5FL7VTqz4Mh+Ayuxxo/ug6e9D
kDmPBUYPGtElxW7AwLzL157FsWTRE2FpYnEJjtTxJuYorOdKFLcK1r9WcHrzowsYyjDdFfJDhv20
1btNSGsHasGI4KgvvNfNRfDCM7sCM3FQSADctCHTT0na0vBA387t/XX/Kvi6M/AJnIB+Xnx0WFDI
iUJA/mMBTur4Z5XchbCXcK1oOmEnijGh/qFysxIYTBSv2jFg/ztBDsQVKrppxKZKTcpB3Did+yXw
Li6e9MXAFSlWro8TUM9NnOtTNnsP78FbdjKnzpjgT59b4Ziyn0T4KyaQ7an36RVxu1hsm9EQ0yDU
4ccVRCDng5slDJdgQBfUXQ36tCbpCRn18CFlgXT4t+8fdLj3j1k7PS+dxK/zrOQ4/F6VqjOc+Kr7
8QyiFIZaduZuBglmIjG1P6X0RZTATubhu2jKC28fwVwXAqvTFSQJLEVpOpK/A7/1kjX1oFX8UVMb
VP8DbsITPXtTDwXOog7lFvmrEeLYNuqNe7hu+tIXfgN3Bws/ipxdkkTfnw6Q0W1FkktjEIGZ2H4a
RxGwxUqvUH7JUMHB+uJ1FF2MFy5tzcaGtbieXavGqilqPJTT74CZ6qdqQc6RgK5bf7B1dQwLaMWC
U1cZIqKi0lX0itSoPmR778IZGuYQpyES//vFSAut236UM12pvz8RqQb+JJjPFNYhaCzkHgwkRW7R
aSEiVzmNM9iQWvLNv0v5xD5vFraep+yhiak+pJ63PPcV/tw0E1za0n4rVt6enuZ3CxTOlrKtm0LG
XLaCRUwSDxKrIEBnK5DHd8rbUz1sDOQ1tG65HsCPP5r9qC9kqeQA8W8MamgCtWajrLvTDEMhqf9F
Zu4ImavITSQYG8ZXVoOrl8WNnlHpXq6PSyay0bnRrpjE1XeHpf2e5EAuvSPjOFduuzQEpqN+FWQI
aA+n3ysD4wyh0GYB6KyAbakhLZvOGPOoW/dR64zgFFI+Ei0OXioBa+odhkqSKfIzQhq79iF48qhX
jQsz8OCHyc9r+sUugkNVEMBgn14REFSvKKSjkatR40os+zLmLbyCk7CK6C5DfynzjCKrlq5kv5ZG
fTcx/2WmExMMFBMhjD7mvQsyoxPm4VIYzfoQKH8yQzrbTnxrTU+ciPq4IIFsQ24B9HkCAJunvocH
gTDihsq+o4xEK+tnfjfPADKgSoZQrliwardIKoZ26XoLYtXeElmoMmEnTz7dH4KeHpbDuuDGzruB
YXCaOwggaNFPmmN7VxmQRZlnRogne7IqrB7jdm9dqykK1BnIdy3ZrUXiQ4PeIsOv5NMoMG6RM6dF
CUj1Vh5MrDA7uxJZo1dNmkxGKfDlVXMvC8/WvIniEkGzOAUHJ1jSO4cDMr1GCOl4Dl16+pCAo9vB
ql/I+cLOFexaznRthlOq9ERIdQB7BLP2Jq6m4a6wvBDTvty+cxxDArpf2oHXRyZ8Vk4Yas/ROPAX
FkVwKiT+aGzg0HbueHijFiLEtx9fXC8YM22vcCABu/zmS+BG7baMb101cKJhFbQekq/rdfRsgsjZ
BdvYhQ3IGIILMoyuzega3RNIXm1w3fWqHsIny4m3mSt+ZPZERO9Wiwxj1p3+yA47qdEnVzt/VHEX
6jTClXYsCtdL2d4heQHpP/4p9BxxB00hOeNNCDuVxPVgEngf0FzTp2F2eoGVOo289hskeltFZfp0
Tn1csjjX4fJOopHm+zi0/lI+Wbrs0Og3RoMY7P+3HlwqmLu7XtqB3pm4ezuYr1XP9o7zW+vmVrPP
vNiamA7pyg0zk6QDhqSZtM2BjbepDBiv8brXbegyZz3MCXk4Mhh7j/OuqCy7FvbKTEhFIm6WP4Zn
fRc+wx9f0aK752HIMi+PUo5uLYqEovnLvofauINDRAaVdptxCnjIi0sdpROg7jkdELBqnZnp0aZ3
y5wnJLaVjrAH23pd7aK/6BJa+PKFuPKG2Nd36urP8aW9rgPLn73GIjqW5jTrOrgMDbxExdU/Nrh1
5G9JTaI14otKypfgk+HRTTuomGHMMkjXNxlgWz/BKBAIJnqWgZy/hcZ+qLFFYf53GkisusG1aT5W
4lM4n2gjcioDPzC3QqDlQWTlYY1eC4Usuzf/Hwcn52x+D8Rlnq8KgxfWQhDqh359WNC7AxtMqlHP
6W9Hdf1fECp+eBWGz7UyOQiyX3/J7tF3FztJwJJVya1ng8melb6oS9RLUYbdEmM6Iefc0RXauaBl
y4Ns6D7bL6Ep1K5z2mErU3pr+B/yKkJGZbYrDHbMg/Gbh6Dvy9GvDaj2YCVZ7o8UeUxIGrZ8L53v
NPv+aX/T9u/aSM03Tfq5xD7dWFk+QprHe9Defbozs/E6F79MA+p4APtc0gv3YYHAQn0JCTDpn4Qh
zY3hjXzxjz8/3hbcFVhTZw7hVJzLHcu943rPUUiw4eLaakzqQEzePQE6Tb+Z+Drhra1/8C29PX7N
8FfNgZXwI7nRyZbH8dChbPmP1ylQT+1sTKJX40Z0K2eu/zqopyYSJJJFj6VkBftWPIOz2y4oL7wa
f5R/wru9NWPXQ+CBMuGdDBE7nul10+uDZ2AB+cvbCkTtvRt6lJSzR+0vjNCa82+pJDCWghdH9UwN
epaCVav0O+s+UoyX6/kNsSjlPIwr8NXV3Qv8jYzaJip3SJD/rj5mQgsbKo32Jdw+gVyO5zDo2+6D
/PvOPbjc1XunL6dysjRMiWfvf0N3xxVU4mu7RG1M5T8eYp6KynVAPjREvhLucH/lBxFDVRB8sPw8
maiTbX0+Kr4VBYWN/nMm5a8pU3mYsQwwT1wTg9nF6+MPImuAor6F9C/mOtxjV1LVvDO+tOY3+E6+
v8/kfAZ+Oq4Etpy9hNBDyrjffk1HvwRUjiETdbbcf3I6jatJVVzDZFeg/Kgg+ZFH+oYo5MpbV1CA
bWKYqu0J+t5A1cQQbwjNDMPYiYY/LJHEvo/6K5eTmLmsH8JfQxaQS1vrY2jc0GsIOgfZOpRpEERl
v4k72GyHGExLMePYkU0nlal4dQtt3t+YmM4czGbOw0iSlUDiPwNrHK8fhvO4B2yntIKQ3Lmmmjf4
kEg/I0BnjmARJ/Bj7xtHLjzAtvKIqh0MQrOmmu/jIVVKEo+QFfeGxYDfXSSOPWL9Sk0w72MbzXUm
gKThI0EuH2SJKANwv2nCjr8jz/TaqHwOOnpgISX4LBKadqQ0TzPTIaQvCQX8zobvRcmjmT2O5BgS
Ry/3j9DP51kA7YApzJfKEysKbUHmpiZtzZxZjQEuw7rfGiFmwdmA5aiyW1N3yoCOmbrYBBid/wKg
ZmQ97Fgtc0S33xABaIxfj0f0wazlbndtVOfrB0VrzaN2Z/AwU0u/fzLgeXWBM4giZ1URRRPnV1m+
SrEETNVMu/fAP5oLzGOT+6ROmCfMRJr6+RY+C8tdnMuDCFyw7Eur9S2fpc8VJgfK72pYiv+kluNV
Q+1/pd61T2M7R3ph1KktkT5LkE4jcqKJSRWlCLT41chw9zVO6rDqOsVkA3S4WTwpXvVV5ZqNK47L
CULywdMQoqzxrdTFkxpiywy93F8Ga3Y3I/dJzQ7ESIEtzdD6FO/BrEN01hHBoXS5xfENgIwuYlE8
1vW7PyeLMlQxwR6tHonJCyMF2IoXbp5rXs2/5aHfTPtVfXbJNQU0+JoD0Y2De+pDpTuZxlaSyVnO
xH7UDw+8JESfZUaOMSDgYe9NqWW54IOIgrn/HvDjFZ61TWaWa3clgbMQwnV7FFgI4iOqBWIDmk8R
PtWrTQRFoMBCt86grHKpxqYknny2Phc+ZzcIqt6hCSfUT6pA0Yc14j6n5P4jStyvQG1FV0tFm+Fn
+b4sgjhqCNnJrCojFqcbQTfZ0A8waghiPYIcnaKOp0QufIuS1VmAMC26SQCk82lDDxv8XnJ6TK8X
MfYMTPLxmONHoJ15BlWKnfMODOYV78U9o7yDxZ2cKr6JJV3lqI6Rr4Y3Fh2wY0Z5aKvZkUhI6/dp
ARVJkKhrZ8fSnGZFdFa6FZ0kWPnhf9vAI3Ia/nqTbnaAqk32Dzx9snedV0VZxThnLglJD7Tl4+om
crPoMOUkVR8ksbeTKrKtB8F0Yh1wxyvBwDFnxzXmmvksdid/FkhxflE+wG9PZtzVo5CvC36gyU5l
2Kjkh8Qq79IlIEWfRA/9bAmVgLJjgv/FT6SRqGbCwOvx2w8vMlMri/8+r2+cZgh3YhyjvmLI+k2m
EPEyNMC0KYCNHdZhmazAnoqKz9Lokz6aohxxR+FzKkU39IbpJoMnFcmsYDaEpQTaXPjSYXiYRMwP
5gPXtF3hKgxuiHuiec7ksjJWV3NpaOuU5i3FkhZvE7MGueDu3EJJFwgT/77mCU7N+N5ACjqYbGNz
BnHMaNorWA5hYkzSB0Vj/bsM9M5FwSn4zMtQpxo/dmflq3C67C2xPyHyYhO9k3dTqsveE7+0xaiQ
avXulA7XScwTwKPsAXhv2jSU8uZp11ZWcaRFGHpdXcNaL/WiCE6b+ErGqDDYnQQM9EBOwBIKvyo2
TRpvZb6P+DQbu/OWZFELBzehRYEzV96DWLxjPHOaOfbxLEj6kDZWjKRYov36JMxkkZLwAtljv9gn
jzjJQsUGvX+L1j8PugbrczDEu3hm3CXBvi2XFhQkr/FlBiLRb0H0pUE5muyTC5bv/lHbPmud/IPd
i7RKUPvX/68rRcgwnFHECG//Xj/9mOonxQtfO3PIZdTqX22JhnusJRLIzKRHzCO9zq/bzVAxUDMq
zr5ulnPu39bHCbqBf66RCvl+aovoscd35wjxweWsGbYXsRZz+r58jv3g/WvY+5phbt2p3NQy8lF8
THnQ7/y9Q/5A8Q6+ABglOQDLl7aFEdH6Z/qymWatS7QNAllNZTybHQLdDJxUX7OXfcGpkIsuEftl
6rhLjGIDRUgHqHdKnKUogWyMYbb2rhuGuXxwtee0E/3sNYcCRH7e26qZ9cHvYv3KiK5FHvYQ71wl
ud0UaL9+39zlivyq56P0t9pBHrbNYfXhKeIJqqrgL48RH67rWfoAuE+DJvCiclTPKTXgfYmLJ2tG
1TXh5hZ5WOUinrPttnKN2KpaBd3u72v0Dt9GEl1iWFmlcXyMOVvCpN9GQwrtNI4W7uCybd53PZlX
dC30rLAjVtqtFg0F/BGlZrMnMY3GLiigfrkwiPL9GyAk7qXkZDYgNKwttm3XkUan0mGBOgoWGM6a
Y/ulAhqFU5jwZqHFI3VWZiFDz8/jCKxITS35dF/qXlhXypYpX3EGCzn3sm7KZetf/1MIOS+aKe5h
oOwcYSJ4jchfPYcVmt5D6UFFQf/jQ1fYgC0cIW76v3YqPUniX6JzMv/ciz+xwqVYjYQMElfGerC9
6b9vaJrYkr2ubd5xB1B64BcYrAgG0Bj0p60pNAS+IElQlEWy7QC2foG4FGdtLO4trkPVzH5hRl/k
PmoVns/oiCopxFw8CAbPC1yfY2VKomgOQMS/64xd7wvTHifYzHcbMAnX8GnuuJBGD3uc4ao7TGmD
QlYUGgtRtQvpAThF58Z35nx6BUb1082ohgfVNMtkEir5cl9wdPiuGHa0lXyRH9SCRQJkBA3WTb3E
6LnUFXzcy0AiFb8sZ+UzFFVZDgJeg/ANHHxbRwtk8PcZj+pGJ8pDsH+6e2h77jYLSXCEh7ikMSXm
MzixYwoxY89YEjH3Or3ahsNpmIJCzFh4KowAw7Xs742O8Vsg4jQ/rs/si5RUeBYG2Ipuzi6LDs/Z
OzdTZzBH8Gk0KrpnasgJk14uiEj6bOqWlkM0Ivsk0V/tIpoSA9NmQEx7nYJ+0xyZ8omDIBPZ9Rdw
uDPtMhsV8iHzxuBFijPr3c/Oxmpx/cX4NZfLRj3D41+GooX40odGWeoaYtayBL2HX7YBfjL91Cj9
uM5Acid8jI3f05PgeFEAx6ppSuhzwCeTQC51qO6pK8bhaiBniB9a6r+41BbRHenR6dK4CqHMu77v
G3JV1vyvLh62QIQ1+X+/ZB93ETcUqBVXNsTWWSqbzoczm0YJ/H2CZqGtBmRLLXtG5Rt5ZSURLcBt
VTzVSQcOgDzFCCVktZRHk5+2cHqwXYd0+55Y7Lu+1J2/hqCC1rcxbxxvmLJImB1YhTaHYjYRrZJy
KzZQSYWXpts3I0ucJ09S/Awr/1xmsGkQIqIDPxSawP9dsSVru5E5t4jHURbJr+adBwDTy+RXMJFz
/Il7Hl14fR7P4C4cVqrkWkPzya9tXMc/NnLHF0Mem/J/3qf1x6ayrqmAsQ+D5yAh0aawziS1BzL3
h3EdTdF4wUff0O9Ms7hfZf+c0dNYipIHhoL/PySHhtD8uYeClUcX+14NbfU3CDBgodINCTTpgYkQ
CNK6c9bEnrHxjT1ZNPnWr/2La8cBItNdFvN6XJqNAemIe9g6EWIU9Iyl43H+ExkfYjvIKRLd70A9
NGd7vNcCpL0yt7fROPjlnF2bfr+Qujm1bd3gK2QkDpoXi/0RktQepGHHO7rGoEjeYNtaRU1Tskx6
qlFrgE32zqbdrrB4cGXwelX2Yr1KolfuWZrrilLwt4UhMA7w2r1yWII/tvvc4A5iBAqVgat3FRvG
Mipd5TB8UasuW129/kb3jFK5oHAnZVJHg2waHN6FT/j4VHHw0Kdow8D76rTieAkpmPra7dOF453k
NESgOklHSnmon3OSbbJdgbE801uIHfKxOt/NrupfN7Wq4gSedSmFBAzHsDs0KrAzJwj1Vh4EKnSP
0dhYjOcgYofqWhF9uhGXIfEdcUIrUd5Zcd4CLkuT4HOZbpyZtcEQ3NJPYkiX1OF9yN5a20neeBT8
xPwLo3TW4WhV8zAHws/E/HCJoKARFD8FFEa8OWMKr5MVKiemS9CwBC/xpiLr7i4AsoXFUQExRLmU
J0Tp2UYHGjJ9X+SOZddsBYAWhE8XR/9Z2K+QhPUbhMTcpVU1XOHO6BugND+2neMS2yRv7peZCADM
fAZlOwFd3XpIFnK8w3IsIUddC0UBYzp1mvxdBNXdFaBElinsbGkXBZlnqZHJ+qj0avJr30FaqvKA
YK43k46wVHoDNGhzuM4FTWaGhsrERbEEbTTc+lznnVYWFOoawIVAgxctf8fcIht2++z0LwrPmzBJ
SDWFXJ67rdbDPu/oIoUj8MFLkZLZntf856DEZFtedLScaa1CX3BQdnbsx6BMz1SHS0nmGNE7YmbG
ohrTEmwnj73ehEZaK3Wb2SZoGcWKcQQnJNVV1xphlB/C/BbfZp3dTmkO56MdBH6l1JyZxp/CazW/
h+wUtibQ3IoYBrgo0ht6+WHtYLvURoJKJepcV2s+KmXFp7BrXGMaiWy4gLaJ8dmIjG1VgpYzNvfF
wyZ8Hq+7Vz9mlDPqnzkJx0e5jJqbJ48pUbOhbFCwKie5c3+FNSumv4xBGlS0QPR2qQ+EX8ywzd3Y
cr6+W3bg1PHKTzv8TRrmiz72jOBBXyCOewuM0PfcDR/pupVjRSe7xFvQI4Ys/YQcMeNSADFeSJNF
RvrqRXo7kuPwaX5nT90XPHfnVHZhC/wKwWYPy+OZpruVaHPRaPXH+w1BH0mE8rdoqvQJb0WkOOsP
s1dqeM0lm6M2GPHkSFzi7uQPwTp8Fz8CEWmLa1VQBBUFO0W+nSr30FqcMrGnll+NoAv3gmSIUFVr
+MIJYrCOca1whroiTbS9vIxURf95OSRmd7Ro1LgEBe9Bfsr+iI0O7g2soJ+2/XVT5Nu67mXoz0UV
LWJv57EcYxeqlFzlfcuCJB2V0luu7+Db4NeZpCsNGNZIat+btV+jxqeBnrcTl/AaN4iDnEjflNW7
c0S4Ju6zexqQeS3uGInZ/PuhUwrsU4Xq5coKWjezT17Wt9r1w+wyIsj7A2P3rUiEHupNv1wQtnKz
ozeajTEZnUVKhe1VmQkcmXQjZfMSmTHlqSBC6yyi2gI2AFEkiecnKaBR8rFfhe+kimroF/h25rHb
8S42qqSxVuV+PNmrc8cRLhX44FgHDPHuuVyKFgZZ3rCKl8+FrKQFcDoe3Tn54u+FkxqPc5WXrRt9
2aoknntxhLQIJmPaql1JyIt4V4gSXYpc235d9gKs+vAcBhrYdP0RnI5aQxocQw5qj1DmieqliHqL
OUE6L7Tay0fpcZGfWLmizb9BK3TxxS8jw6t+oBFJnScjmpbZEKqyT/dvHG6J1a2zeOhjWUWEyW0W
iAbYlOYZlAYJIX1vGKppRaHJ1Nw4UcbH3ODjNS2bZ5uy4vj5PRFqY9WMFpnEoKdKCaPgM63nEvRB
eR0mMPug2YpdCdEt1WYdO8lezdUUNvCAqo+0wzNuDVGDxNT2kEvfJIiENlr+V8e+us+XrcoiNnSM
W9eJSijn+hB0Yy6M0paqsxzbgsAx4GbsSGGddjGWjf/KnvTzozoxxg6CSii0UbbeArkjjgLq2D64
lWiqsFDzYr6RUgkwIxlibYE610kds2cnZRd26HMziOX/uCTM5O1i2w04inFdDqgU0mje7O90MkBx
/vErkSmDNMfF/Ln4vM2ou0hChfar/eXvwN9VoNFd+x+UNqrqOMMrRloGOtld6gIAj5VfnvLRmpWh
KMT9uP0CVGwB5vCUcQsZftP7sBKMeQrL4b8bOg9aKEUVTbtHYhk1QWXfWtm3178aj2DSmP81QRvn
wvKoRwAe/V+sbEnrfFymG5+dbuJwEdCogBY6jC3sTdnkcFY8QJDnq8ZwVCGIg3Wm/ioMWZGmVpqn
jaCWWUIZPCPXI0Yct8ZxHToSP4y0yN5b3iBGuv+QVhIstcqhT+cYjSXPlFBK8Izl8meJUU4P9fZK
UmxDOnTYs8hS2TOqlAEliUOljZSv0J8e5voCutvPjozYATqQcQsL98peRq3eVbTaRo4vO/YeVUYB
HIvbpAYwKPu+qOP6EgCWQHuj24ou9qaCevZiE+cC9b4c7ZwRnnBrfij3srOeHr9chc9Qs64FbVtb
08jpTBgi3jUeaEB+Kxi5pT5ygkEc59d6FMIWMd2atjzzynLZ8Peovijw86pnMuWCNM5PsBZoxqeA
g7SztrnDJTQ9YKZ1YnljvbVO9YeA8RvyQ18BItU4MFkuN6ClLAZ80+svPBZs5ru4XMaHf4ZGW3mk
w6ckjHy8MjahauVJ79QxcAnmM860lp2d5HjQbwk2m4l6f2/oiMWM6ddbYGDNErP3S5uUNFXrSsN1
aqNEBnZplsruv79Wq1SdIabdMLylJMxQYNJ4h8OBSWpOJSQJXtD6C7FWI7A5oE5fS+Vrm9BlhONu
b34I6dpU9HV9QH0RdJA9YjlrQW1chm+nqJmVh/1xoM2rwYQoqUQzoPTAdQEBmtjKoZtmHnnvUO/2
wbjlip4TV6Drvzdhp1Spd1UvpFFHLM+IOdIdsHhSdKkPuLEF0siWjU5od6C1BqA/tmzD1fkvqD15
12WSuHAcgoPe42K7uOd963ExeddVFgcQKLy2qn7PQ4ULJrygGazgm9zrtxE5l28jMmNswQZ4F64F
82T6VSWhcMDJ/nFThTbPI24shpkQrAyhR+culVW6op1pC+5Bjy7QNCEZ6YSGa1p5nypKh09vMS+B
z2jSUUUdJC1Mcdn9T9IxNHAu7eSAFh2/WEkdhHHsB6penkdzD8GeqaQxy1YrC94IhB6/b5en5uRR
AvHlUK2p/2Avom2WToIcz7V3HfG6mGYsvKIZMqYJtAePo5ayTpqq6foidFZRdQTFaSOqS9K8/7xZ
oJgSLyyoVKB+LSMQrGCqxSudfYNg9IBUNZTRq3QmwmDbyX+sWyJvxCmB3NunokV9aqGwI600Xgco
wI9LkVTdhjabVmlzE5RVktB9aMOFIqbJKG5BtTtLeKqr8vXUt83y1bxtKQyjkdyS/Bvj5bFg8izj
Qdza5uGyTM0qOpgXCsK1EwBPW36ehPa00LeyJEzFNXBgAl41FAC4m99Sj5WeWnpxxFd15VenjBGE
Yk0/hg4nWq3f1Jjvu8XLrUxKji/fxXrPR8ddY8JwYhLqypesbbIL5jwmYPggEf+I6VIbz9TBKiKS
fbd9ZulN8oQkoLaRepwYYdbtY1gpEYjnG7ZWR2TmId8cFweGUAOGEIRDOyP/hkQ/uMcTtdYVWey9
CG6DUbQQFAuLwD8JJNMcxyrmSK6E9UxzjJhvzUen2rWLmwaVwS6EThr62oJaYeFP9pJVDaUekXj9
tbmdViRtEhx5RvnvRsUYhha4BPSZIU+lRm7TIjVpczUIj6cF/9gur3y/CnxGMGeyLSwi/57WF6md
sVv7UxDpL4Bg7tLyH3+EX43cGGX1QmbQ/I6Z3afAckBsz3p0lxkw7tIdRvS1NahOovVKeoOe9H8v
X6VJ/cNY2eDXMyuxkSOtH+yg8Q5a/c1F3QacyFDGv0TdJ0bXEe0kMIYLy2ZM71DbXYX+QFeWqii/
SoQbPx7rTxzHKXV1fd7mjTqhuEb64nMLViv2mudlCqPoaScVSRFZRIoVxTe8Ebr7iDfc542bnpsP
n7iGMCWQG9lE9C1vF7rnDxg5YdYMkS4O+wuQmbI/ZlWRh5dqUghH4TwLUoIwqZYy9hma5jWzXGLg
18imIVXz74uEQavP3VA44PYxuX3iQqRXbAzaavZlfCIi7ZKqSH3bCDtOnvF1am+iYa5FRNK4kSNE
3EhFbQJjykDxiLsUmxzVxW7y33if6nzArzDED2HgaMDWAK/J0TkbzXAai5Q9MOawrJUb9YYgScDo
reo6V57Ss+FeKzCRl0U+ciNmYEJneXe4rvFyPI0zYk4J9HZC0GIekd3KUepUwEqGJzFeSD+aCUjS
vTHz/wbmFNLqak2wWAfdAvFJqZgrxGhklF24Z75L70zDSSVs758y8F71QyYvI4R8k0FKM/jLxOmX
Szi9UWKZa5sE4qanfNqWkJQBmJ78kpOx3UjPf6E5gl745wKewd7ccNIpkAJQ93OKl0HFTH4Z1c/v
wrfXvBwwyRkc8RcYVdNQVPd8wzvmkyrDhLnneMTXu+PisD41k4UMag9wCEUQ9jcmoyjlyls1tWHh
rQaPFn7d2rBEEvd4oJBSmD71P6BMpe0700dJzuFg1lejmnq/eBzXGQTsh5pfospCxIwB/Np6BsdR
68/rcxu/74qQEl9K/XSJ7oIS4j05kALkG2VQXCCOBQAuk54I517gIliu16yFYmLjc4EXODgb4/T1
7Odnx//2iZvD5Q3YVN3ZYXgwJJFoi6+J1ADb5GsTBzgzPVBo41c2zeBQSwIEyKcbP4wYFNqwDOMe
FMGoz+TWktx6c5ORtLdq2pQLBAULbEqWyOCHQofe7eM0EXk7eepTCo6SNzU3G+EpsLF9qQI2P3nX
83Vk5EBKvBOlTg5g3jnegJZ9VK1EpNL66yx6tnUj3nRiZu9PNruJFv6YIBELEajjexhXUuS6mLhQ
cgR94xUukOZprBTe+cUlOVrQjH+lSYUnGXHCSZxZL8X8rV7vs+QYRufIMls20pRocu/7ithSmkqB
qbmfSNPxi+n21Hwz0dYs61jSlISOLaK9avj64rPntpnqiETNKMS5KPZV75FUXoIf4bIItzzwgBko
BxdKHMcyq5zKs7nntdwx6hY/3Na0t4w8dZpoQjCb4xoviCFXla5Sw3znLMDyET0mSEAwBQuPLsI1
bcmqYSw7M82gEC5BLjORDfWQfs8zUBOMN3T/O9cQpsvmhvJG5wpm/2HlQqaOpYEEr6nNVne01TFg
11Qsy2n8mq+cc1MKrYiDr8waX9atS+3Sfej01EahPY8chL2cU1d6F7PsSXg6AKerxHO02aOJJVSh
Z5/TikjkKLADLhblIi0lGAczTBAhcOHO5ucyoMbG2DYf9NQ4dQX4TLUESGVJ1WtqZR9cebCKRgiW
aX79XIX6UK8Wm/7KKZt1IjtQ0RHN3B87mhamYRvgW59TIKR4p3vpjv5LiZ7VwyqFu+vjSC/JwkiI
4XXTAr/sVn8xNbnqJImEObzAZ8bh1pKH4m2CV7AZbveR1ch0aVME9puTBvn+wHu8ENddXVw6nIp/
3qkrJccaeHaHd1baUEpxJ46IV5LOG437PX6G0yRTqUJDgvkp22PkAEWt5FUehjrM89Q7euCAOPgd
INdRqZ6nRr5YgHWGokqbyrv2OFaTk0QQAFs+n5tY7al0R4EgRVnpLSRpjK7yRmBQW3/Fw1b8b6ov
zZ19j1ubWyglsODlrFwtWXX+b8idzKde2JGtZ5PXpV7s1KoZV3aQ2oInHICM18mzS9SMLJyE2DgF
9yTea6ys37RMKdQ/A6UaCboiHXwF36yvZB1/CL4VZe8/+FBUc1bCuofQNzfHTknDY9I7qkOdamRj
nvjP9BBF6WCEWi52qvLACc7c4fspW4GXQQ2WKTCkmLx/w7IXdnVIy0fSm/+i1pmJ7e7x6Et5GO/Q
tkX375nLJ3P1WCw9vnM8iasIIw4yY0dlRFrBG1xVOOdoaCSM7xzZJL8dIhKVVuUbAVkYDZEPrjfJ
KpqVl/FWz6J4j1iTHBpFE09oz0ORFcMgJxDfxdFPIwhU+pzUjvAnNptAbp6k/fDUoQDDH8StH84K
QlhLo1o6gG8j6pCb3xPveNDYKkFhWYBcM5SI8z1ycnGOuDaC7b+keFANwmAyddplFo+itbSMZq//
wgNJr/plq6DB0sO7rr29YwB01tJGwmf5F/W2lKYtNTycurbjs2v4FWbwuwgPcL4auQQ98dFg5/VV
CZwP202KFOSbfiqd5pbmuXPl1dk4FX0047QSXrfLv8VYApmwXBphsaVbVQBOeS2PfZyDJVTELMO3
u8mGsW5dx3DXQ09WbNu5lxQLknqAUaBS/UqdEhM3AkoCMCxLGBE4kpVfEGu1iLJS/6B81Uwl3DBt
RIGXW97K5mJGc62JYHedPR3b8cZi6LsvyHBGbzd4radf8cwr8M6hbX+G0Upi5/aLobCqnciC/YXC
jL0wXBzsg/+1Nw/zdx8H3e1DYx8Vy+6zM3mMkH1SivdfzPfkADFYc3Pk7WTd0d7T0Sl2fbOb8XJE
GQATDZHVILNbKxluJPATGCxNUBQgT8eUldZ8xYYg3nIRiYFDN9vL9xzCru5nsYbwCRfqFzGmUzp5
XySMaz4JbLeVAU4mdgizw0hRyxZ5qYP793N4vdAk1jeJOJKJrc1KzIMR8cHGGtf9es6LWPkC5cQt
IRd0ZQljwHUg/8EgByZX9OgJeJJEfZfIRPM3LiNUqfAu8bp9qIjZ//rXrOzdYO8gmVArhXvl5oiv
x5ZGz94TeEWVuWcw5YcuXb4ONWSOJwzIs1mHIAqWNmIBz+8djZVA/wIPykmj5QAx/SIhQfq6j5/Z
0/DHUzrPIcXUihUAEss8zONaPnJqSl/OsPotIjOMkr9N/beboSn0c37vbB/X/M5yTlSHa0PFt5FS
aBCAUtku1JGdUmhLcJpfl4rB13XsHCQD6mRoLPwiDDbihoeq0Wo6F+Bs0KSgYUH+13d4RWPW9Tio
aAxbU+P9YDHDRAojcGXlYYy1oN5hjOzwY8A5YChY7mmDrdHQKfLyriOpvMV5Fy8Ns7+D2jJb9NoY
+xqAFyRHPFkqgSCCRFjdYqIcwHMLggVjMpXySHkeA1pZ8zf9nwND0uAv+FiSIUUXSx0l4ysR9wOV
RoHy4WDlZ0PsLTtZOGhR+SNcBOsanYJmU9UrRt8i+o4ftTvPMbSt/iHZfhvorwfywx4pAPsw6ziI
te+smMa/qkSEaDs46hWkOWBLaQKpmhhc1OtTbpqvb1rRiBjbey3BLE5/Z1vgIn0vGYBeydK5aX6E
ZHjilujZkew4ZDyMtxcQSHf2CNNjstwXITCS8GVHZKM4cPKga0J7PYVb0MlFGxpFLx72i2tMC/hR
gxJ3y7RpvagMsWQJRY73ePmvhb9FiTEY9XY9mh3Xppi1UAkJ9lPl7ljPZlXYD1THPvXY+l5YNgLo
RgvZAkMt7QYIWHTTcq0VbxS0jkauSO8Vn2hB2pu0l+Pgtccnrcw5uNnQ2ST1eL6ZwLzAk843zw+W
phaZlU3WRfHILNLQXXOhmeyGwKiGXNqyDQKQGonGp5NViBG5VHqB9yEaAUxMhNQJu/PQFNKJahEl
xZcnIaZ+lsCXl5YBlWrHpIZN6p5ATiKI6aOxVTcUrE+c9dxFy4iPXx+9f6b6RDWHPOUrJ5Koh3PT
5G2rvkJh/ERmMtiBxCYg6Ifp2an9EH7Bh7+0SJeuhpNSCX3nzok9UA2CogH2HhDilFJl2fqECp6p
35Pc1Pl8twTrlXwvaKAOh5wHaIXO375yxQdGEB2noukECzJhC7aRJsb6Auni49RkcWwmvFdLXJRs
TkuJX5Jv8vE4hJLcDyeFs/+xSQJk6YtHzePtVJOecgpRnz0Q0eTvZYdbLiVF7+Q66f8ZowS808kN
YWBxzQavm/D50NQRoMT6il8TmK4aMxSlYLljhgoLrf+DiE8iJc0lEVBKFjVd4sz4H9Mut/y4Xpna
JOoUfVayV3ldjRRom0Z1UA0WrPSEolNNyD8KtlLDMP7/vwFcXC2SUoJM7NWR+7cr28gRfnAn2ODt
5+SXbSbmZq0eX1Bbo8BK/VD2Hpn1/Y7x0mBw3IiKWf/3J30+8edaB9Wzngbx0+DDOn3HBdtbcqji
l25D6Y+bkIeIkGD+s4vFqpMI520nv4hBiIIyVs2hEw1zwGnLdIFLri6exmm66kaZxH9z6z3dRmLb
tmZVNoxR6/QRQA7ch8IyPVMTdiVfh+Kmth27z4cx9GrIQApK3P13w60XkAjqJzFovTcYJitojmCb
7rKN55NRK+PmN+KWwb5Cb37FPslFNj2p9hOhM6afbs/K5jhehc4aTXSQ676pY4BXiHRDKkXWqwGX
kH25rj5GgDsAosRYJ1yeUBZDVY8hqL73y8mxzrSg586/oSXAufVEVgalUpv9UBLkgSf5z4omxtnf
w8vTwn0dK8WZW1fsQ5NgedawchkmIRa+6B2Q0g+o3nX54m2UdD5yQn2Y+0ioSJZs+po7RrB6r5HI
1XfEvvwxNLOeKZs40EwJ46tN0/MgA7p16KoIrgZDX/rdS3NiFraic2p7ngv7o2z0eX/K4lZ931Dp
bOrqzXKM/H5mSp7UXqtHtup6RCFRyi/WneIa6UoP+FhN00lHOgPMUfzJbKMew7Vp3LbrroTnzYyF
TYf1FV6VqhOMAvrqr5LlmUm+E7esBAsN3m1WnE/G/w9kFdp5WrimVe0NVoAl0UFkb1EzC7kVa+yu
wYgnV8tJy65sIC3O0TrLrxJtfJuiYj/Xj8XXtt3+c8GT3GrU9TISS/7p/TBTE92ks3kzNyCWeV/H
OQVfgQgA6+w7VGaK4NMomBlzDqS1z1ggoTEmXg8pUeCU/KrN3PU3LXg148dOpHTxpG89sDbTD/GA
ENhykgZEcVcaahErEUndduMGf61KByKBGQJxMXnw2dhHrt+16YzoPBAh5cOPwEl3g5mOcAkN9BUe
NqlCwUKvaruAh+3upTgCG23aRoA+SJeze/2qsY6sVvF0sGqc2wMXI4FNo6vYEpX0nCJyUj9Aw/1A
Ew0rYc/kqBpRAxWXnDNCndEUntVavnSLvoC6qNUBSn+3eirUO99QenKF7VOUtitkAnCHtzxFbTYP
Rg+TH6akrBMPTrXiynnT7i4M/llXuQe/LEtU14uJsqavu5QD+xziKO5BgmUZtiLPM2txCwsUoHwa
CDptmhSLNLJmcBotVTgJW3NIIsH944FzhHSGmlUgrxbn/BmMrS/pUNKuxXf53X6fBZcKtClAYI1C
gwKXEFUAWH2kMab+InMGr8781w0EVVEdPGUcmhuBt5qRsn7m2AKvRkzCBx7l8op4JpcELW1BNJPI
cpVCfXJyGOR1Z6zOXCMiHrxbq2H9tVnlxZXGEb4AMZO1DQ7C8Bugq/HU2NLJsG6ymErCM2+krK8F
r6MclhhVHQMnCEndmsZucGkdGa2yJTmJ26wGOIXC/VjOvPPFYfZawROGpUHTzMnyJV4uLQzU38wx
u5um/cQUbLzLxsx9KgVxfnK3OZW/91bnBaBHdcwmPine3TARMbYdKBQKWsLs7Z/YmcEgfBgC13Jn
CLsjU5SX4F9xfTq9s1O+MmVSp08vY1FKvkRoRgHz2/Rb3+07Fp/p03WuHqBFU2SUT/KzqnA2rwIe
yJVnWN5A+22eviz9iBoMxBBOkR7hXOA/Ew76dpGpTiGU0zGSvsGjh1eN5rx8EDCnrqQNvhaJ/93G
FxtkGwohyaPGJQMNCIb2fJr8pRitCSHCc9CvV1eSmfcV/li/JjrR0E0k4BdfL4wi/u5GhHffGdv7
ilC3YE4upBjUJWWfld/ecER2WH5Jb2JatFAKZxjxdAlnDTh7K5LT9cE40lEnqcKXbD1m2Qwe6Fcb
FKRoY8RjmITrq210fPrw1GGl8kikbw+cviuZEWROEnemX6h0gxPsJS1vn8++wTu7Tz28122nzuo+
XbKAioAgdHbcXnoymc1r6Lm203Npq0g0941ooE6LgY33XIfP658H08ej1Uw9/ICA+mPDNqP9b5pE
RgRIOfMf1BjCYwy0YZ7kU7Mz6M7ZyAQcOiNOxd7vhKh2U5bGlR9+IpxYNllZITa8P8itOwkpLI6r
93InqZuMZvvLSq8Y3rriFevmH3kIWpdrndUEFQmWK1zwhnoLh+UPd4XFV78Ji6hHKgZOvWPmAgVI
DJORe5ispFhioR9n4v9ny5/f6rnDX+58teS0Wda9HKCTP12zoBVvmqeP7jAlX//KcIFlLXYX7pR9
J61SQxHfVwPC9nF/nJwcIySchMLkrXFvffzgb/ldK8zzs91fnNVmA+kyByIL7SwRi0GVokEmtu2h
rqimwaa2bGH6GVJhsnai2urG3TaNwCWMyzWxhqVu9Zpd2bPFNuCJ2WSGbwC3U698RF1U0GzgqdGu
r1AREjftaWeIggMHeeggDx3wUuEv6Ubzwu2NufxFAloIEk7+CUCkZgMzbQN7OjRupfo/R9P8vKrt
Jxm7J/t0ssy2aNptfgAWxRZ2jp/8KyNv9UvDelg4MtyqPXQoVFdmPRSUwq9cwWConodpuK20ybY6
4DJB/VW7hP0IafllgfKnBTlTAPbRDEOiFU2V5hxY92HgVvfG2sDNdGO3HPZyszDnFMdIPoTsSl0r
wtMlhmu8ojx2gHMxHa+7RJ++b7VFwu34X3y2NoT4NOplt/a34PIzR8f2yZf0p4K4EZvHq40ChzmY
QlaYFqWN1CuBmYXI0WraoO03fNsz7VglQYwz7JY3zP1NRNg52uCoGxIVGctbCmfQV/Z/QYASS+wh
RC9sP6JpEhx+j27sxVhmOrCofmGARltYjsc16SZTPciKjv5E3SbmC+ke2w9ewQFdcdUh1SADN8JP
fCxjgQ06PAS6Bc3PqJs6kwsDis1DOxL8zaLvFfbqR07b+6b/hkuc2oKc8C4kj+0zLPz1ThFc3rzX
FE4Uh0ZO2ZdbSm/38QU9fLfSRU1+ap4hWST14IntBd04bthbyx9dVbQfmBryiJgawIAh/3Snwhkb
PanfiRI1igZFJhDrhmSZlvsCwkihXDfiny81Q7wYoaPgsqMuyumbN6iKnwc2KQidS7pbUZUVYK/g
ONMGtWhLg4bME6agF46ihjopu8ZN650ucmVYt0nGlpvrOHxVljqrsPt2J8tJ+10h2AQspI1uC06z
1mufOo52O6eWALiOst8/o0zyP5nXBOxvvM9l1bhH8GyGpXXu3EQN4jGfW1LX1pXNTVDjhmm6AQ3z
GTsXAN79OUdNim48rSogcA2wrE1JumLddyirxeE4w2v6qYq2p8Pc1vZ1wC4PFbVK2Glx0MbOAeEI
e8RD/MDtVgkf+5SSpPkheJPlYqMEY3GVFT8/Wbikydi/psBuZ6myQdAz8MSJ1l7Y+Hk83mfYHL5f
m8dFXI4SxYZ3BlpWi1doqOmHcw9su/YWkntqrGakJnwFuNAywNMOSpaI5WEIMXey4OPfjRfdp7cg
s62D3BFqXCEb6AUyI8WbsPq5kScNIjzPVHH2bVmh0Je8THIcKIOajSbY89Y9NssBIApT8l+ZRjBo
9hs9gQ7daNMhk45LSoJKipqQabuzGDcdDjzZhfMK+Stxi5M24sfQKi6rDGfLVPUCIAN1GFevgVnt
se+Yw5EATaRjeBnGxKCVFod2JzqkBrrRLIvHeuExQ8i8OHT0T/6gPAHGL64Q2bgndf9AIysSmyTa
egOpXIKscSbEOgPFhjEhYj/RY/jeE8JNnCV/J4hpbp0Q8fW3n7iuqkkk10TUm/TV42pWntgP6J2A
uY7te9z78R6z8q9zoPtmLw8Z+FT4T121Sbyj6MDQ2HRId6bqGExQfpYlfh/gCjWmv7wCQWIVibyP
lcMm9c3CoGq+g4Tkri8/8BTwM6efQ65NkkLmFHuUzFAZqOFBilJp1XxypD+grvfzxLg/IOu84XS5
XEHVGzkpez3iJHslNGoTrAHrMzWvNeXa8MgdFHzP/RLpmpWUR3JGoF1pkwciZuIaJkkX7z2M9FZz
DaOJ2/qTt4JXDVYUMJz/eH4gbEZjX3DCAJ1e8J+fNRBTbpe+NYoRtSahuz/pn2E6izVVspEzpPed
U6JvmKEabhGpTDMj2UZhIOQgCgq4sA+uogL3/wFb2jzYeH/h0BKJqHtVIvoBBwPnMIaZQpGyqZxd
gY3mUnwShj6I1L7y0HYab1qcntbGRomBhdKrbqsjhALuBIAlYPCXa4lvf7zK9RSOAe9eX+qo+RXg
dBIUveR1TF/zmw3QMK4w1dBZ9ztoWu4sgUSA7fPQjbaK4VCR1wvFqP024d5p7Hxfhvv2DgPebrF+
Tit0E+28N7+iboVMnhWufttGnjZj/AJP/PfOZpSHgOPYGmdQXKtkcCGvTy+fW/vsD/U12bJCbJKj
TuTdJUHrr0HAXQkhLIlunQbjgi8PAkYPBf4AMuOywlbdMvZB+cjyxTXsbkaidVd4WjjFPjA2tnZR
DBxUnNawKavccO2vf3dPqe5lIGW+46IjZuCfLwjRfDa+a8BBBMM7nxPB5p4BNr8yy8e/8YL/EtUH
0sSehXWEQ19hN/uH8MxgId+hzxHUoqwxUYMRg76wAAYiQwqfmsYs6bAblkW++XoCHi+AyCpmi24Z
ELMQ3tJGbu8n6UWlz1DvjuRvwveMl+4g9JuNPgIksp9yO7OyDtH8JsvUxdxYhqNtVDCk9fEYAAWx
77+h/tx+RDw3QMx9YnF9psIEwVkkcMg5QNUhzl1TGe6pRJ5VJG//GxEYF6pAclYctYbAhOhevX3c
DBOunFUr7AbUoexEIRCVYj4Wer0AEepVShE/TOarLGMnjXPcSKMgHrWbPpxzOUdH9QUIDZf2qO61
3vNCiNboSI/Cscm7ZDrRf3bw4PEUgFpB318ttJ2tgeflxux1Eqh4A03y4nclmKSDADxu4Tj5P10a
DtEOfG5cErTCstZN8J8o3Ne5bjwzzNYqfhOYE/9k+sTxAfpf/Mt6tzPtttw2u/CAHLJ3HcXYdBtS
Tqawwx64Le/9I7Abg+hD4bPRbvefyELHq9wlLpYet8ZfnQiSTJzdDUz/igqbgMH4QmRxwCk3gH1F
MTL6umtQ5cbHtecN1ObrWaxLh0ZDszlHn7iPCGTA5k2eiQJbEjGBnuTIQDMbiXTjQrCY13FvoS8V
3+pGXtczrx7hem2naC3RPRl0WUxCvT02+bmABJ0VHGR+fL4w1Fsaor54DELvHbe7s0NN5XWMKGDe
VwfTJZbJEX2I2+LRQeI40Cxn+/agNdOfIXkajJh/LfwzR8LqJU9o1+YOtIq0L1eFK6P9lNbeMkPg
MpUFn0sFWc9aKrS0G/ZaIsf1m9WTJWPTaxtYWNMpSKOPwUCkQXbE5qhb6r8ri4jknUxBAqUmiAfV
kDP1biqbLOxHK1RXoThFjjzpDn+RL6lzp75q2q/IAZtHB2DriyH6SRpwHg1DmmxhOYGBePbYwHfs
AVVrgSE4AOMnGE/3AX6+fITO9aPszv6zHavHMer2tQna+PHmXB0rLV94tOcE7srdCYX6Fgd0LKxX
7WMEZtHqfD3ATbHRKohCT6y7B3pVQSYg2xNUycTt7gIg8gPGdS/Snq/DhbKM+oT6u3EKeqhJLNNw
QnTu6kjvmmG7CAWkdifozJsqpwZdo+KvnRTmhlTPkqZ7io0G6VJz+EWy/GoArG2eZjkkyJGc8ECt
BMfNL57MtUCZeOsuuTPUIhmwnaAx3k1HymKSrRqgtRNx1er+Se8QcMnnEKJ3gRWpvThnL6Fz6T4X
67u9X1Nj+j1AsyOR56NtgbP0B72JSYvtf5EqKF4KvAIyYsU/9QYTDznJbgn9DEdhccT6J+oPY0ew
pjvfAnbnBbzlIeeY7nIcIhY2/e2XfFokFbPdO+MPPdgwC1FIVv7I1vK/VM5eE0kMvJUuWWae+lBc
WG+v0Z45/4coVZWa5ZiXFZ9yU4LfnptC91ER3VnfXbOUobMatMr4tRHRC/NwxvgMjwgSxTdlLGCQ
CIIwg4jl5P4BoL6qVzIn6yAS7JgFPUeZFvOofIsY6DC2q4D9iwvDiFqD3d6aZ7zmrAroqVMbbzAM
EAqOkryL0Yw+X/FT7iKMX+F7Gr8ZRTuLrG4/FqvkNTEvvS4zl38o5vQnIl4NNcixqLkFeT0hifdu
Eg0E2ZxcLs6ytU3GsV1jiBAOh0sV9IoUUmkyNXyqbwK/uofMQy1aazG+JVPHFS7WIeGWV7yLZICp
o//OBOOCYtj4mxzt+Ad+krFXsoEKDXogCQBx8jX6RYI+dPlZmAIST2huLOt3bVKFSM6U+3kXjn9i
M/CK7TvteKc3evK8FX5uzsmxoxPDmstRNEV9g25IfqxsiglRRdP1toFgoYFweysMNwCxI6GgyemM
jK5oRA/7YoeMFQ0K4f9oqLuXqrmEFqSc8M/x7GIoDCYMWQ3QYFQGwj9d4hPV1R82+64piVrjGVPT
ZNgBOxXO1u3f1aL9QFNAvBdnGX3b3RsEnGNvhhW71LGBWNULTxhHBa9W9raqKvSBMdx7dww7rFj8
rOy6sz6XNf4yk/YzEmkYOWBc9gBqi+gVOAEIFr6wMqbQ0wyWJ+mm63EiRyTHHPVKLpAwKAEpK/Pb
KIgmURn2LnthgEPx+7ODhPqzc3UE4Zl4r/p2mE9zg2qBMdQgnVV0NePUdGqMkn9Cs9ZZ75JBpgdP
C7LRt8kNZp4SR9+VEkPTt84p13B3tThR3wF01xXICLHYRMaZSew61ucfX2dqP5ImumYbHrHXtkcf
kXnSi6iLiF88uYHBEgeKvfg23O3qq7ByJ3XRa0zV7mw/YkqxEmWE2StFpQF60Rg3hzQdeFtRelhT
p84grzIa3gOeJyfQCzDvIBDPFlLQwkitjpMZ1fL5LnVOsDxXbp6q/K/FueKQFxhmzvGfqP0Xy93X
zb4eWsczF8DWnUnNCp6OasxPSFrLNEVw85ekW4lBcs9MqEXcdqJgIuGkpgmof99hbwzn2aN2hvIH
Oamv9VzEBgySiqYpjjCqn2ex2NcJWZZQt0g8FSlGcrqk8GsK6zlNYJluS6LNA7vnNnMButeGT44o
IjoAxeA3Om/N69m7P0b8q6pw9411GhBjjUlddyzV2FSVBX1+IOnCnQRonuSudQ2otc03hMHandEk
Mks3Yvz35hNXZn63+D2UaWtRdbOM2avq1cWw3tNjWYoyS/0kTqVqLSmHgzLZlh0uGARe2AO75l0T
9fMhYQ7bmUB4bkP+uMPLue32jm//KL53ixI9URa6BbSlUuGYTTxpoL5bquFIFyZjsSkGo1Otn5qz
qzhB7s8kSQxExSkMaILePvFW96BdMtmCSW52KTGZIz730qu1DJy5rH6sI6gYx5kw9lEPFphnYbw+
jLDUJFFPqUfgvhxmxhxtnHPgJo4qVt+NaHA2hR8lClUXuCgzPb73rC5rjEKjC9RPoOdNt1eoAH95
4UvnklExhC2/WpesHDhxUbSMz8nFYjN5M8Z/kHeQ2bWfZq9QkxbsBzGUhev8bc7HmwA0QzbdoT79
inOUzKet5ET9Z719a5enRO9TLpEwtlPRcvJfP829FTS+CMTCe7zmMf/lgJX+/UqHnnFsJxWLL4oU
oLFKZ2llTdYHyA2thOXi98PUJFFHMeeE98PGQP94k2Ezn7XOY5F0HmmV/uH/z81s8bl9Iqo3v/Dq
BG0oD7yVS7tSqnUYYaBx/Z8rHbphug0QWYrenrgukyhRasnKV6OzUGo0F/i6iejwUx3OapMtS0Wf
Rf6/NsR3nvISrTXuPVGIDVfc2kfmcuv6+b1/7ypup9dOKYWuVJD8D4B4KTmJ0w1RORwd19q00q5p
UH6SuqWcXN8YzjqM/ZvcWnKqBkCWF4kypoHJVRQRg/bB7Qpvw1qZYSRJXJB5cuwieULs5KVYTLt6
u9PF4N9P3QutPYUpkeQCOfU9+jUrn44wkKZCmS3dsJHydo3KzhWjNV9Nk7C0XHa2bzD1i7ugW7Tu
hahNUrgFd5vfrGESyL0JPAbgFTVZS9ZyvYZyMQ+PECVGCozQMiCT89/y9qvQ6ar2XqkHt2EtVQ+I
FrcPO4SW/42stu36Htt+OpwjBBDVsCzMmfUSBwBh9QmoGoUNCFrSXy0bzcsag81UI62MHBbggDGB
lFKDdgS/F0uL2qhnRNMaFGMunBuqTlDVOyrWuvkawTshVFyU/LF755BcackYriX23oJLtufL1kbU
I1SAYisRp8t+jlNcq2aJusCoN4MYEFXeVDK2Qg/DKAf/Jt8suP1e1Enc8ECFrxCa9IicSSDAVcZf
Wo8gPwbvzO6ZRvOrXCZXknFB/TLaJZAI/2jkE+gwKp9P833yAgL6izEMI5K1j1fpvqyoRjBN6SPR
GbVefDyqrOdBYRZlJW27+NBG1NQUEHjOdeCdham6Md/B/l6OyZbJy9Map6+7gjJkWX9IOEJziBJp
O/JwiN/l0hjdjx1oDKAleM+j1Hp9w3N6jQ0DKEGWDeERqZDAOk6SO09B9HJ6Qg/1WSSWwUj0eTFO
1/ZoQJX+uJHVnfXrDtP0Skssig3sx0g/AYapkvXFX91gsGicQNqdynZ/0fRiFASEFLwC742agrWA
elF/s7VblrBBI0GQvU/lBghLPdsA0nW19W8CHDt5Z8sSA05QQTl89It6/f9d+xPNznIgHSz3a/Uf
M+TCg5VXJ5vxD7Meg6jOgU1Z/u7BlUW0A72IZvWT7hrvhmO1UthCWbkp5+DE21WhboTNn1AIv4jM
Bb1ampFf2z0rfHpE5ZoKSXxTEHww+ffgPI/ZAsv76hdLOQpIApBPUvABo7qdaCOxmfrBFmN4Cl6w
UjUEL89zNBUZaS5wLuJWm3LEdHnvoVHYBvlDTGhZVXLbvC2bOjzQ2jDbCm1hUan0JZgs/GRYnn4G
HqiT3Mi3g9sE/xPE6h8RXQ7stl7reAJK7iYuATjC/I9LZ6haGHD+WRlbwCYmTKMiqnIsxUOinfrQ
uYPUgWHuksylJklm6Tx7LCVSIAGBnZcXgVoIVD/VN28OyxFOHYGuWzyN5nC/inOK9hXrbRoNspnt
Lq8Nx/RxvzPTqwkguwkIcxqH0t64aaEtfpmrEkw/o9t/W13Q0TGnEmSp+wZ2NTNzuTI/o87KNtjj
vLoJY/lVAMPPwn+QveeDvVSILAasSoUPwg5CtbU+40u4SRH/upWGhismtLZN1L9ef/yy40yEEeA0
GEJX6GAjhU3PH3xZVqXnjuqz5RrU7rWM5AzOJGFBamblpM0VwzXFrgZltajBtwzKy2rUu+Pm4Lnp
JOO31rQFI6t/fqVmzL3/MUGQ4vxgMTa74Arw7H8Qo8/C6CfcmXbUg0+otHHnhFSP2Fssgn7MdCHo
ktCXI0DWPJ4clQgy0T5EGYUnVmCy6LT0js+EFfvwU5PZSYuegJYYoWXPSU8WJtXH8pc0s2wWNjph
bWKrZjz8iDWnYMPMNwu0xcx3mAy2mitxinFiogkSpOiqi72xxrbNEfU+Ca21YNsI1iK5Ms3B4EtD
wxbAwMCS4bnTJ8dyzz4Sy+CFuB5LQyNzq6/pZIaiJYIfXtCP3jmvkp8/Mfhoydz7v0rmgCc9Bja8
A9m7cJYDuB9w+3Tk3H0ZGR9RRHSrv2iBaswwdQKtOHWq1vw1soubO63th1gkZWbRxQ1K0SuBBMJX
Hfk6r2hRf3oi97UPBHvca1MBezkmZt3zPTjN4GFtG/yDgYO9FAjCnRND4ILX5oX6SCJwdLsMicBE
ZpFN95+LqgiAz1Xd8anCKq5GvofFrIhggHygoKeHJxpp4gWNT0xTjACtA00zF8d8Yh3zeqZ5pRRr
z9UJq2hF0sQHEoU/9ghxlWnRKUEG6uOnnZyasuS+OQzmlaw4hGbmxNFnTUmW51syw6UgrNZcVRdo
Xo4TQ03RPB+uulVJwP1BzHfUp6mjgx0/VVFcMmS9pja8h6qbDmBpcclISrKwn3qoeLYTuTi9H4Of
HXiOSBHiVx+5C/xSYe0L3NwYwmJSBuxy/Ola2zfNwiN2j6KiEZNPQZy7ut35EqMp/tHZ34OxHHm7
OOjbkdeC5H6PnpgbLudtBGUyt770eGzXxSXLXYrnKyuWLm7PtrRcz+NOk9wIyFBLwyeMhQoz2ymb
Ct/B2gXjbMIz1Oh/kGGfZf+Yxi4XKkNL0t9XkVKEK6cOkWq6OEWhw6MxCJC/6YawjgI99Lf0BsD8
OyLxj9yc8ocTH9FkmstHPOCcMhJX71eWuaK7rmQvdMSyqHYQWfavchnK6xXlOc7GjRKzdhlGhPwH
GA6HX1HGpKfIVE4A2/xjCTYuci771PA6IWejB0o0YQuHk1AXkVCPe5wh5o257XYtAweai1K+CRMS
2HxTjIuu1ftVCexFNChu8/45lsW+GIvH9NfqezXT9SJrte3R6eJO1PUqom1TMuH1ox2oMFItmo5b
I8HmVYBFFd90vXv5X2UduH52PVEv47hJlusnCDkwCJtNoAO9aYvgs03PVKsfp/HvlyM0buys5pAW
8bRlwh+rpEU8LFbHK8ywvVYHHEiIJVLZb5hECWammvkMl4obsDiHC01/0MGsyziNsrIBQ8Tih729
10PepL1y7rQpLspSScwx9PERQSuCO9J7qM9w7xiYW9HKJwPyTobWRyvqTPUdhr+DcUj3BEkevqZ5
xogm4ZX5ZRlaV1R5drKUCi9a894AQ8neCMVoehMxgytzwzXziVqE7CprPS4xsFK6UobnKvUYlUjP
DGCHrO6ckHpQpBpLQrWO+3TFV9N1AJrWcHByMRDBCWeiIUoTELmyIv7aoRYfvF8/xikRFbCAdzRE
RXQ8mGV9g1aQ/rc8PTQfkdbAXuFkQpSDerH+dvq2TomHawNmqMsFqvmWL+myvaSUScjxCnhNDx+E
eJJWQXcM/mdhpkXQjpxfh0zHI40OFfhNyffuCRo1M1b9Xvq/6u/an66SdqcabN9ixXOS7yXfMuDv
YuQL6wOL7S/7q5MtDmjj0c9SVJ3VnzMKx5uge4hHlHVp7Vx9keghtw93jc0l1qnEjoYDuDMzkXUM
VahQkF8XJzKYDDCvYTPyaXNGh7jzYe4jAYbDrs0jBtEBhY1VzPrvI9Q14g7OcEekcZbaIyD8yAI1
kFimfxT+ozTqsRk3JaGmn/S9M9yWlcJERfaBnc7heLEpdHOwiORlMHFGSOWr4xI+I1sjhOl05N4k
yZBQBpwKBqekSFknhbsvLxoR8cBKlF+QbifJVqeWnnFPDSHtD8jfxtY3c5eb1GT5dg088ZfxcfeN
3r+HyGEg299E4tsYhS4qZdqTqtVnjLFI6tIB62TleCh34XVxNbOkdzTvrQ4vmrCB+OZndhmuM6DJ
s5HG5c/Adifpy7+JglEw9pV+6VWP2GImpuaZrxN+B3PVJFR+aVA0M5UbVygRBQ2bPUrfQG6DULYp
aI4FUQyosDR/bNKPTwtDHNl0bCv10KlUxoJd4lNyjvWDaFXqAUSsmM+PC8q/TfxcE5Brl+R3pT/T
BUdyvUtMMWsftYnPQpIjniiOlqSvGiLl21bkxHZuqId9WvBE9qPg8mDgtgjx3pAnqQnoYTI7w0y4
XLO5WjcsSDPso7/L+vibHzPhSsC4g/8ppmBjuOLzqZwUcpI0MRuSx4WOMay7KERqmK8vbzSc6OSQ
Xjb5wr+eWHd9WGJQO1pJ1r8EDJmLiLbL7Fv++ONvNB7yiLfbkmGC8s4gbfYghgHZDfks8QSCuoEc
P4hOvrQXx1kTU0e5aN2D2bciMzsSJN1iG2dj7dVFoizxaxnsGxUjqm2/IN+5wxpv6OYUZ966q7OD
DeJeH/O5e60175VDZdbL+GYQbaUAtZog3ZrqUY6wCVgpH8p9pCc8ihAmswqtUIt+/cDtdp0Sz8oS
moJpKbmegZhBESrz8u9zkbfG8awuhlevf4JTCswcBFVMT2sGC0Dq0+6SfaeOQTAti8f0u58pgM1F
48ZtTYztY5lsC7NKuxSDWQIjqPmGe3xQWjBZSVv5MmNNQjEZmMYX5Yey31lZQXhA2BzS/nBspGGB
jVsPut99aFAs20+5bGvWxyn4beMTpye3A6Ks0iEXALae+vwy+a9jqAYMnZ9JODEISirPNqFcACY6
ZQkYo6Ru+trQvKkOJg/Pk7GzXnVMpRnKHp2M41XKyA8+4sm0Ula5G3pPsd9pWxu650oCYpSrGLbo
7SL6rQtL4KLDJlzcKt+tv/EIzzIFFCiN+QGmXTlFWPZIbcsPbN7qzDG7dmb+nG4q0iehEgIeffF0
OF4k8XUHDKNrbjoc3ObywpfIHlO69DU6D/jfS3KQIZ53J3qNvqiCuDnwlpmJ9gxEOi2vgB/w+fPG
I8QbtdkC6BYzfrcBJ88wKeg/fHhz9j1MttJwkDOnJhhlhU7oNlPCWWCHXAFLAFmzwgTIQ1BTiD/z
TIpGSdbBKjkcNidDqT27bksYPm70BQGirC5xklJbw4m6yAYHMJkjKzs2ytJgI8wXa6YVz8iJaiwE
vZCKL2CiSYJBQrmcVEAeBLeOfnCBix0jQw9JewC08iycphlilxsprwFiT/y+Gpxm1q9Oxt93+X0M
qRAaDwTIFc8bx5NwFsTmaagkSl2aG1SdYEkDOEQ0+SWzV8glKA5ni7c9ZSLKNZc+i+f3jIy3GdzW
JfDgw9IcrOyuxmSRuNTPvztIW2IHxl4smGmcjMT7qOW4SjWLv176cRRHwWeX3k5PzWwFuIsEAA0d
/81luWP6raxikaYyLBfPWBPqsLi4EFNHGj9m9VrBIEINoCI8x2Pl692/fS5BvXKCAkKXSqJIjRUm
fXOFjbF4Zh/5nOuVk8X/aZ0YO16vFr1qJEycsREcy6WLSBHlF9KTQZyoN/Q+mn6s5jUjvACoctMX
wri36Fz8yQTc9XiSl3d3Not5fs5WQlWVGU/c0aMnfckR4qoywVa5WOgVG9d4P40JxY09PQMEHXc2
rKQZjhlJymkzToIAkMQJCiqWqcCAV9lt89Hba/ZpVmZYnu/e541tvZMgJ5+Z0/LzeZ14Tryb0hKn
jW0M+C6WAiUfPam7XUpPKTEvs9XH9xGxo3X29wFuYpn80A0agJdz4zdwfmpxM6zzyOnqKJDTIHUB
44AubftCYYaEo45QrlnYR2HwrsyWSJUdS244rYKTFeiz5/vE8CMYtV5N1MyzYhhGjzB7ZvvXNSUt
58t9eTFgq96bqRvLwn9XUVfYdkPQS8//0M+b1Aqjv+GICVYvRSnbhSAnQ4XMRYhkC/2SXFdEVibn
pseikW4rkuj0FesXuti+RtfKwDZFdcvsWImbuK+xvTYArynCxZAwBbdcioBC4tPJ65PC4OICqdTz
0rZ7JqEng5zyHVs3MWeWEGXZlKlb/RaGRGhYgENSK9Br2GuRXIaSGj8r9DZz+2v7mgqJh1QQyZSR
4T/974QAFDlIHeWtS+Qn3ChH8H/u6Qn0RYuIWdzBODis2TMZU2t+7b4Q6O/ywYksb0VBF/G6bsIg
TK3mO6OYANvCk9I8G/dHclvqhO989eFVYHtFqosDmIYXkowdGlheyq4MyGSG+HV4AJtMyFfIIuGP
b+n/X8GF2YwdaGBqLMoQyyvZAtuhNtLjbptIaB009DW59mYEOUXgOnwTgTxeQ+1wevvgHJN3V0zZ
Wh+GdUC9IxRnVW4C9WN+YLvbf2VBFINOOFAFO1mj4IQRu3bescgI5aNo+QoWHIqVx3Pvv/3RTxql
TICQYAO0VuFZamV4eJJ0DNji7L6mbAqae5SDIibqni58+8txZtNqx0wHmVehbwN35NtSkdj5P1Fx
uLCDGWIynNmGlRqa81Ha+rJCJ1+zKbR+6Obpkvgv/OEU/PLxdd+TwTjkuhz6uKbq2mO59njSUXcC
zbCdJyO/J7WuCymLsZchNdg2IcdO+QIvsFXkNt8oj3qL5udEQ5mrYCZAasqiPJ8B5WO+I07K3K8h
u3fjJeUh/WB8CG/4XETbH2DTfn5Etr27XwV77/99BbKu0qQghyaCQhN6ICnv+Kw03HduSIGMOPrH
w4CvUPKsQO0WQAXe7hN/LHGP8l+wOcLYTITrIPKNtTm3QCx0IMq3731Cif1wGMnLJq6EAFnlz/kg
DvPTg8XzJLaPhMVqyQIN3S49akT2bEXVOJZwxJ3y4oBQz1Eikb5ly5+hGYMshczHsZupSi0X91LS
3/b3VDIsuneDCmusWwUcH4VIsO2gwKD16jNyLVlShpnXyI3Ts8L7q/CK0azK9XI1M1v+AGbiPGj1
R4lVAFUepNuNn423amXo3hjmYzWpbX7PijwNj4oE8FcQkB5hNi7rwnk+oooXi9elwotT3ViXWJ0a
Idh4dTnWAQ6uc2eaaafKMKMeud5IGB9WMqYrhIc9c8AtSAQ1rZCFqbrJD4ZCMqVa446XNhFhvLQB
9UqlmnkKOoGBPlyeWMd6/YTBqGFRykKJmsugAcH7MEK+tV1tubnQajhiRGcyxsuy6T2vFUzuE+tg
CWzEOz49/uZor8ekaIskOFNlgMgGDsHSm5h6qHn5whGNNOgGbpMO88fXAkQuVNXsVNH4a/vRacIK
xHwNU1PdztV6SkqU5My3nG4+i1uEWJXQYOn4T4TpeIQ8qlUefvakq+e4vW3DVgmeoHeQjzXwiTHg
jEvsxZJWdmZuctj2EmaFT4/jt9Z5tkunpUjHKBl0WTyogJ8tnvb+a/vvIMRwGWl7r6Npv4PIQObT
ft6qdJnUT1OX7cN5mHtj7lbNkRjhz8SvYD5EEVR3vKLBIPWrBRq2/PqPFxyQYx0ZuqPQtOi7g1jw
D57+j+XdHlGBYTS5BlHRrOOjLrIxdVCFXpE0X0s9M8W1KRWJwJ6Qw0n3AP7JHKqMBiQhpcwWdMJS
e+lcqrcN2ZYwYorEsK2cKRHaQUkdcGenjSIMRBNgyPRWJ7GeNJ4R+6q+iFrSEknssop5yI79zguZ
zVkGm//sUKI0oLJtzU7Z3m4ZKLzugZG+ffyyTEQGwnF7uDWfJRJBGtiT/8/40ainYFQECxyJYrV7
LhJMCt65i/YwA+ULQLYfG/2hKJ4gIE2k9EubiENdt7h6VMCFBrDqapO/tkA54XOG5/diGW7Vu2rl
3dEaVLEk2MJW0hJiE9iaGgwBwUg7T0GwMUHZcc/dF5dbsVJDv3n7EsP3m8KAncv32SfPSHRTP6Iw
v1ZKa4j5e9+i5dnD9KaJZRzJHYNeEBs+0kCD3nBbYnm/CJySHoUetLpWdDfX0cRDMmil9in08joa
rjewV2PTRHkBql0mjzKB8mUwhmo9pbVPdXyxQfmhhwjVjo2x0WoWceQUiJJyyAdHp/ULSdYydfXv
BBWGsKw2qyoj6uwVP1qBhLHD8iAYMukAhJH4kRe/6gjXYgdzOgf+XCrWhYEjVNABU0NKk3ofSpsi
jvGMG1ukjjyLZ/j4jVDtPQQEL+FiwF8Sa9Rc9UBU4yFwToNuJ8TnZk5ZE5KhQPAabasV3KD4UT3T
mJgZ5onrQy0XyuPP0ZKPtFt/iW+fRn7jJhdjRWM/ijQNobMlwnOYSOVgeY7Ti59J/aW8LN1POxmQ
keYsqYk1zqbHRg6ahJHB6f0Bo196QfADb1TiXCXnxIvdvJ+WJCsa9FqMW2NlUTCWMG7TkumuzgoC
5+21lj617EIvlZVA3yJwocfOB3YB+7rW7+h1ixZCtnTJcfLlvEudrU3a6GUJBTVecb8JwdqSRCSy
hGXcH2KEHg57K11nvH4Ylel9nyf7Rl1nqF3r/nVOopT8jbAynkHHMqGoczvovZX5lzsDlH1dSJAd
NAZFyTdkaIaY55bPnOlQ5IHxwrHbOO4Rps2AOc9iTVB3Pug3n+2iP0u3mQ16+aiMt2XIPjL7DGrW
QEflOgWBBZ14Mnfm/qORFvGgFJI0cQ/+kwZ4LOFN1TP4BD1hx4oNm+CScqIDU30Ywwfr/wKNlYUI
+8O+8Uor/OWIZIv56FjvFpVo8fErM8GE9FV2ZBacf39dpJx5QHhWHlZKylgZZpC3KDSq9OlaR2fB
TmYS/P7UNQxM9SMdncgANc7odpYiithzcgMX6G+t4QC5C5fRvLguhmLTBdKV/SXsLL+n4QQi7ZMU
5YTzWiC89uI8i039P1olv/evXtzolyCYiBStFiTmxRSKT1wTtydOT4oGjAp+SItMd55gxUkjEecs
4sHKgPVMtrwPM9d8JnRQqW2WHzkkHvOWrH3jKFVNZAlKfbeLUjmyiG8UA48GQZdc6ilXNF40kq8i
PROMxjW1vIZC8bEeZC2KexUbR5XgKJPO/smD7QfPZWh52Lvg8yv9foyt1jp8GTmVkK33fr//yRfa
Fl2bu+Vu4aWM4lowr1hX/2orhIJaSPG+cGkgJeIhBO+G4fn/al1fFLHImOEKwlySHv0ffr/Zw1Z2
GNclMds6Fi0yZ/az+L373VBP71dx5QcEtEDbNxbXA4V/cJmNUm7NCJITWkURtVHhjlwFQ5r2d/LZ
jregtAmPpwUU12dDTcO2Tu8a9Cs8i00rxDP3sFnCitHBsuOwUJJZfID8b9plBPoU139RUY7whr4B
snlio/YWutgQl+Ch215ZXSAuk5tnPzCwzlRn9VgRxtQ7YXTPICJ91Y86yP4SLMLvrP7IO3gNTVBZ
DVsl9E85Oyn2FXMitjzFk32MXB4npblRlyPv/mFXqlgOHAJ1CcCTHW2Z+zpomTPx0n1eebyxtNZf
Vt+S8IQXWxsvvK3e79m5ylK4P9MShX7pErvxqks13//btiHmHE8wW0QwUIiHGgJcKMVY2EiFUEwj
HPZe5f65D0tAFBIraJUw6VXhjdKKbBBai+rIXH0n1bpFO9laDwIm/8cD4RY9544XyB1/x5bWb9ap
Q5KK0A9/8Pj/THc8yHUaCUKnHbCAKu+OSEUqZXY3xwjfVhYI6xBqixWUZ7VuczIc+1TXI3evHGQY
8dYb6Eyzv4U1uEWSCSUyeC1zPP+AcZ2Cwcfp8sd0dm/mKV/M2cEK5UXEmq7I+7iZyXAzV7MheQ4S
8YFL/WVAOjQXwX2GF/+gUn9HVXvKQ1hQZPTdMoMdQ5pod35eQS54Eiv9TvS+2zv+LQoQmsuFX0uo
ZDyjpBFJX1R4jR57S2Rh10lTIzk4fKex71uwmg8OAv2Ui9fp0HXTdn8ZJoZaYBDQIDXDwIa7BIhM
yyC23Gd5Jy9riC3zK7CEEQt2qJkGDAOKT7+CBsxPmTerCA3niqC0VehjULblLmuxvX5r8F8+Zhx9
NaSXswHanwDzerTfoxYKVoCIUQtWn089HhyIrVuLPChBr2k5SE0vkzGklhHeqnSEldVSOREhXqIi
934089A+K4jvvO004wwcYGMrAlnv21zCMhP+APW6rZjuRQvZOZsKwvXqsJcmOePs2L1D+immvJzW
8f00v71L9qodMJbv5p1gER9KZ2VCk+Iapnkqo6lUSnWPUCZd2N0USGNsyjl7pXosTsdiz/s2HKnO
E0BQFJOwEt3uSvfqxjTpEKbO7DBWVgfvZLkxKWo8S0bjjf3Xht4kUjNOAutDMiDM6CzYHzCKsjuK
hihVsSMAQ6l+KJ4VTJwQyDJwK04vCsh5gF8T7izO91RoNpOQYA0Tl3YmpX7HgOXK+l4RT/VzxY0t
zN6WWxSWF2EPnOVEf7bPuz1Qn90n3zWbve8jfGWopsRERzySrk+d2Mi2A5ijn0THHALK10e/1QN/
7N9v9gEadZTwezUdMV+1twaukrq/vPbHiGipoYxyTqmjt3dKVjNIfBCWU0kF6TpBAyFrth5Y1/VA
UB135Ovhtrjq3Ak+l1JGjAXmUXAeD8/y3tj6IV8kGiJopaQnINDcnEH14dGrg46t6/4m6IkBFIt/
0X1bHNr88b9Lc82XsHqFXohx5tdZS9xUQZgNlZhgqm12wbNPifdBE9dtSs+fDRqQ8Ckzbq94JC1w
U3ugYFo2g3a62P9IIhtDOEBsBaM7la9sDO9LfRushFO6HA9XH+dTngfzdT2hrbr1RY/i1W3AUsAv
DJVQZWlHsy9gaksjjed27lW0WO6D+pxzkUosuL1fvZFHfKhJm4MX331HTpfCJgpmfJzRwvc+5u0u
jqvYIRyGSpg8V05VzrJRPSJHPahaxnP6XErLCqQvcXIceU9XOkk5sSKYu1zSw6DRorWPKO0vocXK
MLnUHbdr4RvS1GwuSslo3IEa2teGEUBKU3++s5wWJie4pZ3CaqBzorxkFoGo1zIdGHMIk3a8c/He
wUuqoMKoAf7vHySaGc4kU9gA8SI1XHWnH/EWB37MBN3rmAwqrHqIkPgsDCx8fp9657d1YG469olK
LK9UoqYnLsihc7DiCWenE7/yBFlemqZ4y6BVspmQ+dSEEXQGB9iFSmE8QbnHlImvMgylUF/zVLo7
7B5pQeYiDFVGOzCQVdKIOK0RqYK3UToHSMyI6hwJ1lDUwVkhcsadjwxA7t0IOBPY9GpQ1oCaefSe
fhNIgWYUZDnubiPCW0vPYPaRs/CacUzDb6JG2aUlq4QYhSvsgqSYGuPKdIlu4xp4fy6ApqvSkSIg
i1TmN2J3CimIRcLf2D5UwsukulrYaUYhU4t4CngqeB0FMReT1eS8FdZDrDnbewTaMm0UtdC0e4OK
q5oldDGGNzNEvoHB4eWGHDtAp5mFrmXvun/lmB2qcoCVjafxX4kWIUzJDjJhvMQ7gLeOQe4poccH
n3AmXCiNXypKVSMXJj7LVTjlTSD1r+ismoih8lK7tOV4wKKCr9mBeAdpP/9KKhTqmn5733sfQuk2
UoCMFzoKmdsF1VEJhLwEr73ZMd9B2b/Ncf3y9u0HmQSg1Q9CLY9gvLBQPN+9y9tc11gKex+Ph8Xw
l3+DmEUbfqGc5U3YRpKuKy7pdm32ClhKlTAJ7p3O5LeABFgyinnTTSHOg0bz5vfb38xairDSTvPl
v0EHT/K7A8zfTyC+5DJYSNnM/W+p60OxsuEc6Ec0lZQ9LpHT6VvJ+zdPyKsFPWPcnlykUDCz74iu
JZWzlgPutm57ap6iyKENInkPs90bnQFGF/SP3qgif+iTvPS6iKTO01nQiwK3O4PVXF/apQwiKwiz
DOyXML4ToJUfc5ad4aPphI4rA+2Uv5CSmZdwWdZcVVJHiSoBRUPZ2GWmFgjmhoF8BgFicUuhUSAO
qh0YDzzJ/ok0m7HnxWHXF6AjLqkMB4jh5QqA7vrFUh2ElaXs8PIPnsv6E4IUSb+1ZgVssA6t81WX
OJ+577U3G99ImbpjbNHX0wA7LmLnaJ2xeCommeb2MpVE2WpUQbyTuiC2zOPTp+BOVYmvsiJ+cioM
ugxk7Aj6jonVO+nWcBsNQXfYEGJDt8UWhsrucGN9UTHZVWeIKKSpk1X1qP8z6zlxtlDb/y4rnaxX
S87h987amqMILTB+W0XwH0kPNwop/GoSar2MuZrLu2zFs34rQ3Ugto7oKzK4Fru9DMdYMKmY0bZq
QpIVLn4xaERov9RcvJsBHGDK5bOAUctIXWoPOtRB83SAI4TQbsx63+C7BcIuxIxH9IrFZtHIq0BP
xvK4UwcFqJTW/ZsBtV7hjLASLFKn6TrDoUgL4Pb3uVLatKkMFTOonGiIR8/E0xjFeL/zFSYmNxW1
XIK2cL+AxoAYeg+a4AvPAwWWVgklPCQhvUZsr4dOaOtxs9NVUokFwACK+4QElzruOfn47w3RNvHy
K89t0aSVqoZ9UwIG9CUUM/vYxwMDAsTU7KqO/aulywf9jw+X1noHVFo3ARUrz+K/740EvIzLR1BP
sRikel9mR1VgcY6DHB/qGHU/EfDP+VDZjDX9KSTn/qpJHJXpaxhMYeVXs5qjMwVyJWo5vQPDEPdz
TZSBxdzx4NQVdwfqxSOcsB+nkldhdUO2YUS9EQ6SqPk8G4AlOB20rONluaKS3my1g0qJe4caIIOK
bYYPw6nh1EP3KfL8mpgy/3ytjz8cPM98K5IGtkOo+4IyikBCihZZ0kk8Qa1ouhqmVwMwUI5gnoCc
HOG6nxMN1ZoBmXq2EQtZMjenG/xZNXURVBfw3Pu263kowDRK3S74oHKUAIvRTh5hp60TXR91D/j1
s0cfwNUOM3hyKcgt+++5vTw7sZCiAqcQVxduIXpyEiUTp4z+KNHL7oqb6yifkz1PMshKfD8VRAxh
d3IyWFm8qT0oMApU9ncnfkj50C8JvCpQYH0rxAPP/aWfQwLEEbdCJXOWAOPO5j/99uM9DmBRS0Mr
BUdpRBONSVxjMSB3wWm3aM5pCI+U9P8/93PV/+3KPTJo8EfQUtTCR/bIWLvlgbp91X/7HjczGFlI
4H4vya8pDQNU5kosvhQ4Mhnxy97yXZdv+fRTOqid33f2cmGh10cE9yOQbTn3lh4HU8EwzfAY4jmZ
aVCLq59w5ECyqRUA5AX6m/VHmqsbOv9q19UaO8hJ6r/TvBW1EWvRj+bfNfKqme2jXi428RtoTDE7
4x7CIalqIOvKjXlWZAZRbETt6HWY0OQpKTWyMS4h2XqoYmQnPxIKf5TOYEvWli6I5OqHtVJMEA8E
HaOPSV6EMVERyjQEVRk+nkyhpr+dcvkZDPLvTvqNr/4biv6R7cl0Qmw+V3zlwPRzqNRf7AANRk6Z
JmBTo5yCtAWGoqOx78MEMARFRfwc1g8m/AZSuuO4VUnIkoAyjbo8x9XJKqhbHiPjZFjGKh6mx69y
LzlL9J7UKYG/LI3x55Qtzjj1dzcuHd3ICQt66WlpXTGPgmjpAah/PqudXzF0FcFREVYzYDObnAlf
gnl6Mvto6RTN882D0iDpfY3PGNkXiLeWAb8s3O+b09DjgTPT5I5Gwc7M8H1E+YFWvkO56tW4gs8v
bBB3MuKy0Ledpzm3TT8iZgndiuJ5rNv/IMDxMryMXU2qRVweiDgvyWIwRfFgld4eItthD5wclnYF
Bnucmvy1n1cpNcpjC1Ykp1XRZfereGN/nbDMG/ncJxz71VPilrG+i7E/Sazrux3JpRxkI7ROicO5
WA+cdaCSV3F6bejRA7teYLVs0TgCJb+M3XpGXUBbzYMbOj2l4liaAbL9noyhu6hxV64YEWrid0M2
yalyWd5sjF1P7lMKkKCEzr8nwxdXIlqjv31bfpQbSOnDU138Mgc2aZfxjlEzRiTDk06E5KKKoKlT
zt91xU1YY3+htjA27unxtYbCnjbdGmS1cLOrjLfe03CMV4DAqzGlampECE+gw8M1JBe8+QSndAZb
SJfZcP/fIeCc1d/6KKBBpCoC/5o/Aa7HcVANsbC/f1OmXFiDQVwMicF6zzXZFNW3rdi6UZSkhmlj
CrUMy2/tu6CSwIozLmHGYMSALxWpwzB8WIDRsHrqluC68t+EoZUdgEuuvC+9mGaCYrEiljLxK3bE
WNuUXc7Pp7FQD/0WU8BaDVFieGVje/89iXUoAOCVAfGoOQJ9HeCju4gSVVDtX5ptMmfZuRrD4Mrz
PL61+aWxGA4nJ6U3Fou41T3LmTLD4D7Lg+YWwZ+NJRV9oXCYgtKF5ZC7A4hhFkVQztiUfZC5napL
GxxN65zuxdfn11f+9/PZT64+svckWkQqwsd829hBw/PzgXz6lEyxKU4dvW1IOqp1rP5hmGKuLi1w
VRxacC0s2LMxBP2mPydPQ5PzFa+ySfhq+Qq6XaSjdnvBdsplMa/mQXg/sKKYO+F+69cDjm29CQX7
Mi+/oofflEmfTwkYDaeJ6UDwdG28JPXH1ur3YCgm8FgCG/ajlX/VU2KmF1uuEI65DgQ4DhmgjPV+
YtF1UpkbXHMZPWNVdCN4tSbsodxWnBxxZM39YpoZfPHghBzLojn4VKSAN3VSvcS7fvlY+8OSEQxu
DQESOsXOFabL8MTGLA2xL48z/Y004kT0eRG2zpUAAzu5f09xMZJzgozpUZNbNz7lcl02+8Hsmpiw
+1HBqgZriGbMJy8j68QJ6jehuc1PVzq+H/GNm8gkwv9Y39t2awF4YwTLLB8dy0LP1+m9aLFKpizK
XdeogCIa5CWjMnTJT231zTaiUDimHdeZ/WW7KLKEgQhJFQnYci9HI+WfZlQappZDUCeGrRjhoUBR
5898V1mD/F448ELUNWy9gD6+9niV+3vrPgu6ruAfO4euiB7YNo8K5FW2PIHcVo0XI3k9YwL/9Yay
qKyabCxIfJ/EhcdEQPgpKwex/sQZFymtMy4QTvxTlXVbx1Jbe6oo+Srz/A6e3UyJdUawkkkOUD8p
vCRrZgQpJz19HIvkUob4I8NIQY8GbObCxL0JpWYrfMWjaIqh9jQAHtC1g/wN78LXGee/1zouJy0b
+5s9W9iL154RcaPE5Euys28CFrAlueC+vKkV8yfSoNy5rwhgz8MP67fEfVcFiVDFDiDQgI9LHwYC
xCszzYghE/vCZjZAyjd8PBy5Kp2FPMxGjl85H8CTp4TTimbCtV+ZU8+VNCxPWK7/jjQXhZXeYzPt
rE6qgjRYHgqFYpzT3aUl8n1kdyK+WU2PRKQPQBfKf1MkaJIgQ4nqYkCg2wHM9+BiGV8De7eJIR/C
FxTyVK3y20Vt34t5WfdCDa/4Qp3ICcJZPNf7ESbuBdjcuqrW9OiPpwf7hEav+oXVXQlWcXGipcuJ
pDHaomo2bAVRMuoyEn2KL+neOEfSHMhxVEE4gCvvot9zaW9IsxoO+2rVOFOw10dtBg00yGiPUreI
bWZbkD5AIzFZNTWRHRVk2xw3LVOs08E1eabGXOAClduLiwfzZRwvFVeBH+8h2XNwJktmlkVObFJR
EdAWoR8+8Cri3o4yy5aVdEmAzdwoqMH00dSJMP9cPLdDTMkwCu0FCaYLFZ85hjB5j4QTo8XBODsC
gvKAeOUZ4VERSgFeA+oLfvbTeHY5xp43c4jUaQf3E+0Cp/K4DkZn8sm0oGkAym7bzswzzpLStUcP
RjwNRoVpfa+OLzJnKEIFl0hn/sbcWP4Mi17skomf5HC8HlFTLySNZSMSmn12tVC+L/B+BQJJHDsd
u7PBriSkzrmDn2228cs1qVvaRT9BreIjK3UWB2CvQnWxLQE5flIbVzCj9CeC+I0GUjFs+LL4BjNV
tsU42grGrLatYZy1QZXtMMLT2cQ9HaJkQcsHIx7BJKmrLC4s3XTlSKNLXPAN93Tcy7V9r2xktjPg
gVXaNtTTWVidavQtbN2xt3sydfmSskRItEBtsTw7nn/AlK+q8WfV/3TMRbq0fPn0tBBqAHrixwyo
2qkN65VJ5cpdjyItovDO43f/K97gYdvIlposIkymNVKpqZO1Nni6HI5kvRknCI9YrkiVxz7VD6AL
OmAKy1A9YQYrfTAsMurM2REh0clJQzE4s31hsV0o+SIrQzzypSrZKNZ0OWpJU2n7xgxRrELKWZeC
qRjWFRUmtp2p8hYPX9iEMKxDOmTCcIkxu05uR3HhKGmRdMW1/sTpCQAZlP+jw/cS/aksS95VbvIM
eltSvooUxAqGVNNTHkcyLf6ai4MDEP5C/wj/uMDoMZVYXCOme7pzWu92+WeBICx0wXqjlteVcp0W
HXXzi68vTxQTu7FPg12sgaJpDTg+1xZts76oKKdFqnRPqgyXYGZbJElu3FC32Myg7Fk1RFhV5/AI
Ox7S4VxLv1pVVxhr7E0wHi46OXPFatXBy6GRaUGo9OuF7kfcVFP/xwfG1Ofb786QVHHCuiC2dcIZ
UcS9jugXigJprFjFkqA8HnMJaFVExx45xdLIgH1ssDIpiWeBIKVYS/gkQkjWIt90+nKbpu1FGUlf
qNBV5UXQkQPVLVdNBewQDdkJXfODw8H2vg2fUwUDhGlH+eL9oo5zEDh9nw9tbs5INk0eO080LBzW
2LLrky8vSCQ/VYaBOy7LVe9IOHmECutsYn/gs3Rd3jrMi9rx0pOxqT0E62wvz+7IcNW2tSOdQQp0
RZ3wssPn6lONMhexyqdqj2taHT02wW+GSWfz6JshHVrvXjRnmFmeGWwJNhvfNMcowNoKNBJ8FOjO
QKrNAzfHHdOcrDBWLpmg/H6g4plUNcKCuxMJo4WWDMyvtJPGf4nyXR6d6gUltL5uzsMVKjTrczsx
lCSVHfgTUIbHOKO8EsEi40ScksfpTXUTwQskeu9ZI8z63AiE35w6MqQ+JNXRluLFZv3foxiIvPiM
2gepqPKdYWjEEHWzuJp8DBAS0oWRJbduErT9Dkg4faazTE+Mbaps8/mxg32pEzZ+XaaacTknmczL
5t5UcSwyDAzY+Od6gU0aAbVNjThkfFoIiTuYZa9UR/MEJpaJa3F8o15s+07qHSnhIIYFIhn/snuL
XVWbH75S/Wk0w8VpzrB+ZypeoMq/olwXl5sg9U/UJnk+iqS1YSFAcmZAldISZHSUkD0wcCT4x4mO
JHFwL4rNDZxngGVVvneKZs/FRrFK/4NnuegLjmeHd+X7yTvfpPCplVugKgAyGz0HU3ABAk6WaSI7
xvSmKdjBbjmNwkS04Atgk2m56bopUmvW7XD9OjC4LpK3bd6Ww/PRRrPLHEqsD9Gvx4mTApCvk65B
9CVQvwbJkMaqJQr+4ksOnYe+yMJXs+JAUCBKREvQdnXAj6T29IP/Hgvd76UDxVE+r5xxl1HkZ+W8
+TF1CYcYyguDc/anUTUdCf7lMlKT1DGrzPBbQLKJBQK/F2WkWpyF6aMbX80572hLqR7Kv0zUDB1z
43oNI8ZYgpSz9AToqxtueZdZkm6apOiw4DVLWrilmHc7N7hzGXdJRqivtvjtLiYAySS+fJ3R1uAN
JgzzuQZESVS2ZaNvtFEYsI0aVfzH2ZVZI7ONncYib+tHbnr6QOldo3bIkaFjC4Ou8D/2Dzdrjyrz
VZ0+2IQqoeQ8hpy+p+EfjzlkgxP9m8wn+6SHL09nM9W5Z4mmNXYIeQ66tRnMT4JXyaa54SiXC3uc
9mM99657y2aRXQYl+QREMgrbZpXUDCi38+MugIjSDjnnj3IhdYq1dL5dX8OgwcE0ZBOAd2cvD082
afCHydBUoOUx5QRwmTZQKQTqzDwBwPv+o3qGEjLqoTcftPig3744EWJJuNO2X6/M0vZFkoqN0R+W
RBXSSWFA4rJyaLS/S3h4HjSyEIEczhiy4908YNj1COTln/LEV4I0Jem/WukMPW/D6f6F4aEbAMoU
sNOdV2dJwZyhzwdlO2Ie/w7l9x30ZZ9nI1ISX+jxQRvTK+2SmK5XFGydv0BROeBqKrJD/QUr+q7o
lO6Qb9U1UNjk/bj4OmPvWkfORRd7nVUG3k9yULAl4kBufPzG156edhLqXv+XHYnl1i0MISxB3tXt
E2q42FNTEddYRkk209gMPPUSW8vgZZdXQCvGnwpWWX2iDMKTzzPiQ9v6zFVnU4QJcCfL5Nz4NEr7
cfMBqcbfsFIg8temRkec/+lAqY/PAuN4Y+YkiKY0RvMGDyngu4uHYct4LbaVtIU1/S8lhH6pOnRc
C80ZoBo2rOnbIJRXf0rP+IbnT0UYuRlbYGFixxvzqbMAqI0lBMK2uALiMJ/Xer1QVMIhmu5w+b2D
4KT6x5FjjvRKuc4P4FrGJ42dwCV7Qu2m48y3zz4f40fRuEieh/4gWFIOG5+7lQEQfa3c/F59k1r6
7ooE1K7yVjGTwJUiJc/Nts9PUKqnd4U74kQ9s1vRfZaGCrPp5WRWubRTbKT4jf+t+kerL6RQkyKH
yhqecioZylzrGAoKUX+zj3hfYDLSGm+OrIG8ytAVhgpZbp8+yca5ehRdX3fhIdI2gIS+yJ6vsDAt
YMXrFF7P+8eT2+tzvg5OhxdKqODbQ+yost6QY1oM30zW0Fgm3hdS2YLuliFJq1VlKRG4y013xwzT
sCfsPhwJTht3T4ajfYSC8tXK4fAOEMJnsacZedIsOUqKYltbr1W+qorNwFPJRWbykiQJpJjLzMZk
pnSQOObuRg4VLug5KQhYBCH787O75cqEDymgr/m8BqkyyVxRUsYy2vsLdY/bNOmLxEJYQWHs1Zzw
ztJcfePJKBYLjxEyjiNSuT6tbwCPa+elge9FPhJ7ynZXVZpQg2WMC5bbF0SzelH2TFOO4Ujf9F/q
mRzMNlTvzR+8K9veDkbkRXurFjbfPsA+rxd6eh9O29sw0BvQFD76RzPhtFrOIFbs+LvDAZGpcxkl
HuErmXDbJ07VxgVNadyQ3+BbDpZ+SBx6qM00ZTPTPFFKQI9MCukylG0LBJN5gi5myf/WgsvcaJ28
TubHFmTsBfrL5zYAyFGyT4TUh+Y9BR8kpfR3YBgVTOFi6aWxcN7IJ5iPTVMD6b+LMk/uA87tPSBQ
SuS/oIXmy3MT9CLzg5SbyKe31wJO2+x8gyRrbyz7I0TsmsbxoVDJNXsuahCYi9w5ju/a4Zn18EXu
1puGfveIGhZiY+Pqqo3Vhzl/MRIloTFkJ+9xD/7Lyx+TGAvFs+QCtkQvhe7hUZTtUbYjVWYS6BX/
6z777pIm4TAKEOwHJpTSzP72CohfF2GpituQn0BaBIwmlUPyPkhgIJDY1kw8UcL35sWGrgnL9/Cd
lFks5b0eanLfeD0kdL29Il6Qn3e1W5NYGbTlztUu+WiP4i9+TnPRjkqbok0H295/5k1X1tzag5JX
fYAbNrkRq+TGofHGs0ZjBmYzcagdDKLJxSLKya94s3lccclwb/z4OCg+n64d3sQqt2//HBz82Wh5
2xytN79AGJljF/25P+CwVc45s/0ZJnvdH6wd1NIr3N/kXC5aCZYfzwKEdYM0XZUKS9iuxQPbgUll
fChUGYjl2s+k2coeuDyH+k8nvc3QUWx54MLrtM+18uecvwNFU0JcR/LuO2pxWQ0mzVrmcESmLWOn
PavWLZph7VtpTLtarBMmtcVlDkbJ6cHAICeUXfPpJv7XfGIpY43oVtBGx/EB2km+NxlakLURR1db
Q2/4FxfT08NZNAmhyAaW35XLPDZcge88w5+ibEP08K41EWVBcVnKkf+jnbRVdtnMKFXb9JvuxQDt
GSIUAcxzCWdK/6lxhSm56DrepMw0ghQ1fy0tsBwb6sBDoUbl8H56eCjx8jh1N5x8afJsg2iuM8tI
5w8fuNxlpEwBSho87f7T6A1AF9zYasSsfwBGqfF6dTTo+oNbXAISnFTDkC3NPuXvZa+nFYa2DIva
8PQCiawOlnZwOX0EZne7PB1cbHjVZzEnTWSKfuJFcO7v2D0JO0e+SZOuuKoBPEccJZvlpTHbkNm8
vXHqh9+Pzk6MK4Kpe7I9044127K3eWQWGGw/fLpTYRnIHc3pEgFsTwGCfjNNp4PXt9pEIoRL2CoF
5VDRGbS5BJnNQIvm7D8JrR80y8Exx3j2Rw/V4SNQb6+RUcyfZFlArIA1VcKdYorqVPO3mYXeJozh
RD5Oa6x3GZiDaVGNyJCPq+YfXcofjqyPMSwu2PMY43ya6o/LmpJBnYD2gDE8nw4JjBoGycRd3GUG
UFRl9yCU8g4M3DGVmT7MVm2OUsNqepH9lsU5AQnYKndMITTQ5lwGE0n/e2AFJ0T/HyLW3kQNERT3
WAEZQc08kh5187asZtQJblbErfs9nGMn+NKSRx3rQ8KVkyOl+1sb9Kw01Sls42x0Kdk1j5mtIzH7
lfMHvl+83GMeinCTOQe4+6RPJYYOPj4Wk5vQEBcOaYFkWdBohdeiAgPhK9UDpG6VVIKeJvxRzgOa
zjooJx7S+j/JID+0D8al3OPzxG6ZWbQmFlT/gpEaYrYrZgCJlpVu1WbonCmxFB8/liG43x2xyUsi
kJNtcxvWQ1mCsaN8fU+vYqY5JKzzmZA0OVRgIR6eN5vu29q4wIldVKiXaNgLPvuoGGisCVi5d3rb
Opnq9ZxAPEFCnl8n04kZodrawDZFVunQZU0wTk8QiIIGhSLiOpn7iKpFg9v+o0uOad60jYuuu233
r4vHEeBXZWYptHg18xnZZmS1iBM7c6lqaqBWqQlwVwsxzzOFiofnb2Bxc1xvHWqmRZJgCtpUHHd9
Iua6WrnMiDE/f4C7ku8O2qF8wOfFPEb2jjadSw2VVZgTeYI0ocL1mcRVjhhEu4it7Y0M6q7RorD9
eAOSVKOTTTDBK8p98L+CDNaAiA+K9aEyRfva3OEFD79m6AyBY33qg/gfhiIk9uTpp0v+gQ4TQVr9
GlxyAWI4+5V+7rDuaeW0eHMdoDMLG2y/yi9q9jMni/mPQVlNLMS79Tm1V2h+yxCbyW2MDJYKCRUR
yPgMqhpwqs7WoaICBGAXaF2Vd9WzKWYGzjei07K77hWlerIKK8VijAYHtb/ka870PWnOpGvxr5fl
NuR36vqUNTd2gwgsDoixB5QxKdpu+kZMtstM9hifQ6eYiMsq7MPK5O5ee1entmfZTdpovsjnwxOu
PdQwpDwg9a5zvpkMOp3oWWk3YH4UBo+QjLETTUdGO7LxBabq4tB5klxMlcYuMHnJNUrO8hzta3xi
HJkPmAX0qIkmYBcJPdX7iQASHqzWBc1nUxgKwSPjrnEhbyZN2VWV0oTSFh3u4z2D6weMbPK/O4wL
vDOYQfCVr5llYSLyAGeTcmxx2InkeZAUC7J9mJnZzEPo1BKJSQeDHmybA3ZNpdDWFoSaXJVsoADT
QXqJ4F33FF2FdG868HhZ2GnXLuzOtc+2VHtesD/rVRNuB27suHiut0ONe5aM5pAz5+Kburb8VaBe
YQxu9tV68b0xig3v3uEphfsUZaAfBFpzwc9AFcF/amWz5UBazcit2AS+T0mfwLvRc+l2WNf7atYf
el2CcKfe5bNr42ahMWeNHjkOqTLUs0gY65qcb64EtaXHvSPFDA7FfLaT4+FqGnMcRJ8k4/C30H+g
NIUhFx6VM7myV4nYE0jrJoIU+WZ7KAuE35ntSfv2eea8yxq5TtLSm2k9Rc8Bm5KPghatp/52IP6s
+/auPfaGSyl62bXmb3tI0CWQf/fEg9fy9vkwYd0Ufj1Nho9ODArrDwaksu53hdGabTpdFm9UbOM4
RSFnKdum7Ih4QDdskreJizqXu6YCD3czpaC3EbJ8DOe8oNGX9K3iomzIGeMNHPTTKXalde5mH01l
tI/ApE06kZGWqrLC3bXRWPLNAiakgQUis0jZGZbU6PX3pDud7GwEPKbln7j5oRNA9wsnbShJHrD5
KSIrTGqavs+6Q+C91STaqxKJRXL2iHAOUQ2jl6olThtn6Bmzl5ItdF/JS6jSAt3+YeBxMl4fmKxI
cjVe6FHkRtV8Lhmw8Pmk/hSyZNw7huHrB7T/4PCUaL41+ZuUYXgPdkAznfbdWsO9rrbDlMBIWoAz
YCXsFGlznGTZuHP9aDdGH/uSAfF41iJTfy2KmQRJ0mwAuaNBY6HYm4HNEQtoE1mtb2mfkJ37Pi5D
JCbCLVmXYlupH10a+NCFM0sMWOaE5pEPGnAH18hEcIbbmlAl+3Pfc+Pk9T8z8UHPfzAz7GZHGY/q
6RCxxZ61ioqB9DKkXgAqEJTiWKeeuA5+kwpAaDFOCLibN3K4Epo3HI4zLgL/ghj4C1MSEClzmKGP
3ugaux5LR93WpnrffS2SraB/9msJWOQIQhBj9WRdJrqg+uNPKf7Y8HSDOi34IV7Z8vJ8UqDXNlMi
u04VqhATM6PS4aul8sJWiFRlO7plL6ggn4TZ2GSNUHv1ZYsj2uC3bEIK3TN3zvMV+T41aYzMc52C
KIiXPM1oaw56gPnqDAz6n/twlLvHowrQFliEisJuliyCU33EayDkniMlLsh6JBCmtExOwqjTxLBK
SPcVD/YOEdV12iVccqEj5dZPEpQxjJVUxd8f+KmMv4HwIxKEjttUnXPtXop4I301kAOZhc4gBZZ5
RMNWI09YuBc0L0dqNkQPnsUvSqpE5rTqlVhZRMg5UjGCe4kdDzCu4Hp6J0WwMKlfd+KaGV859Nsi
Rnxf3Le444YZKzE30Fcj0PdkmSLoJlOk8DEwcWsqwOl/O41rvnplFgLC/tmW4E4hAl2ZJJJf+WoL
+4s3wtPcnZAio/yEDlaqtqUr9zR+TKRg6nrhO1J2IWnbGHzXkdu4RGrmExcde3nM039LYrnUuy1c
TJI7E6mE/0nwEeqvvtb6qR4H+AZacRlyMtBD9KOAbW1CXTXLlXixp7NN3xnVovJNqfzBsGoN6oBb
2iD/SYKBoTsaeWDFdQ0Eh2G/nlYzNIyqPGWnM7M2OyVaXGCfQg5B6aaQk4GM7lNKlDEuvJGfplZw
KzHXR+Lba+GP2q9JL2JNNzHa3+hUBr1jRrMRZIr1HR+J5r3SlJTFMHi7ExwP8m1ASKdj/HC2ER2M
rEtGAxLqQtVwNud48nHPQoH5mGMEr6w8X8vihjzVl9hhBHDVT/g0oz7s2BR3CXOxXr+iTQtk855g
L0XUgA0AFguRq4V5vm7Gnk3bmhkZ4SqG/0vBZ6o4vDNM4YmYvSDFypGAxhvbGZ5Nykm88tAYd64z
CJxIfvdsFIi7agJXoy4X92XbQrgV9nDndZnfLBU4Ft4rrCHONhKdhp4++ECDEo9A4m/cvZJvnwjH
JzMhk+ZZG73ccyeMixRSs9Mgashe+XEV5XNzTj0xwPJKmRKfrbRNV4yOysSMtrc7CyirDnDcSIaZ
uRQn1x2A1oZhyJZJSfXzPnRVTaxMJXsRO9LA+CxAHjWvXa55pyR2TgNj24cm5oeZTwJlYOmrBwUm
IBr0wBkxANqqfhXfAcyul5J8zuL5gQxIYWl+c5KIaaUNfsPIvfSE++m78LLivsITnPj9YFO61VAb
sEDg9+6f3uuDQN241ZUewR8w2Oyc0pm6iDkOi6betrh8laOy5EJCwutM5FUqGkDMfRZkCsD50FjT
YY/L1pNgjD21c0x1lFg06h1kPTMgVnLMTooP+tPRGeu/6eRp0lvltt9kPzmkWFDIL9qsJKiHeJEV
brSxp4pP2owf0jqkQ0UYUzBy0XCsTt3gC7dFBGHhbDw++JTXpKz2NkctZVBMQZTd/6NnPhKjpCNQ
+cnMPwvMFZuIARd796IBBbkqDBZL1DlBqNbpGTviIiNPFS0EptIRnSVAFhCrT1expwrSM2giV6oa
53gx6Z5YqTTV3yj96qg5u1hzrkwi//gCFf3vo95YdQcn7eJzu+SWavBHPwZl3hFk8h24qkUWfAx6
0dGtKipBK9fxURIg+W+ieBC+i7hGi0nEBQvsneB6aiC5pbboMrCr7U+4m4TOnrLAO6j3z4R+vUXG
DtysbV6dbMqJqhI5f4Nlnua4nKnZmGrkv0HSEiO65yI46sJZ8Tz+CBHQ8vu32+Y6TtbaZOA8LKFE
eLj8dxu1308VPCcH/tyLzhkI/6wXURxWlNq5mrJ6ZgHdr+kOjdHh/4SyFalX7B/C1B5nVjpiVlda
zUT/3TZWF8F3df17O3PklavhIiJ8ts09v76EsUHvbqQoV9Arq3NVvnNx2o5P5iN81VhoKTPV2Mjo
CkSS9ZfaLHkz4jxyOemCBMS3Ner7JNiZkhOg1XId3I3lcDFEnrXKXRRh4gm3IhnM2dA5DjM+pLmT
kVfuENEOhV/YUQxi5QYsm9zqW1tWjNS19/laT0z+U+ErfaDHcjZcsHtju48me7EJ+F/Fdr8b6tI/
zv3hd32gs6+MFlcH2dLWs+y08ZDZuhlga+mji/BmqwLgBgoNfZOvpFVdssCEJxujURJnNI9rkgZ+
YcqVCOjm1qQmCnB3+oaEmkwl9usRmfbILxxeKLpazrZU4yLAm3/uKCODFXOJ/mAGitCL67OCsvG9
cqqT5OLs+rBa/WNTW9G88PxWhf0Q3oPNKpuXzcPUVuJUGpce9y9XUZHsEYtko80fiA2lqmAGl01Q
iOGKMhEM9wN/TLyPqDw+J3eTsipHH1N1RKNMWj/IovFkrPjcNUcTxf24MrALBcMahlUnHEtbHII7
YtH7Kxmnv7KaqCX5nSW6SP6ybJKYVzqLzxVStMrApguVUqFi51nY3KdkVxU1MxV9vU+nsUXvs8DO
OJB4Av5Ov9soDwSwz7ium6/6vTwNTP8I3QX6mykQPVpzSUjCLrquB/DU6Z7DTQGM7G6TisyGU8UN
j9lGFGX0y7ujQdv13Zrx2cp6U6AYIH72kiNDF3CoM8JLv2jw9lOFa5sXddcX6mMUZKl566hsTTnI
YKUmx6B09WY78voKn6Mk/SoVmNEI0CzG846LjNis12G5K6irmi6gfgqeeKYHB2Hcg2kJcSHuqZ3r
zkwcA4Q7tY4aqPxROSuc/LEWGW2S/9MW8UDUNEnj3GIJ4z37Pjlau6AApu/Fzb3fLvML7q3eHkMf
ef5nnKUdgiNgaA4i792G9JiMZHRGCEGvQdz1lHBXI1wx/74hBovM6YIVZDYH6OLxEz9sRH3lfTFj
sNW/jYMLgqvR1/tfAMadFc+9qmDw/GiM4YRWziJyrP2sO+rrQlKkp1EcSzd3TYt41BgaKHBOGttG
ASHCjNqiQOtpvduGZjK9ML2+HXQ8XXe6+MSadTVENPm/0eUiC3/3c87Yc5KfS8lfOyOxL75HGxXG
RN4FOOGvdBVsUsFgKngFkErYZk41i0/tvcz0aqL4Mac3BoQnhzDFicJunEnZ8UZ18zLgOKXLfKe0
xm6Nz7ztpl+uwus9hPTesXaO43+WhQwcujpGj/OWISqN35AZHZchswK3kkA4sH/qGMAHIKvlUbGj
RobW/gO+w5Z6ZcvlYB0rKVxW0tL6I8qMmaVHiFUIHdx2+RHS+sTTyRmD64m5+rtxSXOedgDqZO8A
qVFHur8xpUaoIzt4TkuuEcph+Fzatdjh3yGl7ghz6wCfnDIfIQU3E7MB955UJVBW846DRSKuSFkc
By9Kyb8Bzk7B0uZ0d3VtdWJZXf0Ln7IzvHojdJhy0wVZBtEEoyidH/smZkbxA+//gadGom7d5Y+I
IpOsOqBDjVZnb2e5UZ+OASvSXQJek+6zSMvTeoGCNghTacA8qRqo+RdXeYpeO/f2X6lLFOHVWiJQ
btAo8NGqMmsBvckyzPytaKcUUue6Eyz49oEryL2SaTnoJ1GJzi+BaITUx4qur5XyV7Zfp88FNRzw
j858Td7UWrWWDAPuuO8LWB0Uh526qbs1f/HYq0FUK8Z4gXE383gfTtZzuIHSvOzvzfXvrWHGw03L
f6sJmcaLGx4vlgph6EnSoJNGOOIXXhuJQ2D1lAGMcH4xDhi6mGJauoKuFquUmdg0qYIpThqkZx53
n7leYSvVXc5Q91LFdL39awhJf6uaoQzZQ9fzoHf0RSIYR/o/8TTk8PvJIbzxCU//oW15aSiDDpjk
aNTPt2smUOR3AhEJ7rkYMEStsYsDcjwnTeAcFU0nW5a/7op2rQQMQvw62jemQgSL8uJWGU9sjZ1h
VCVV8/FwAUtxE0xg/6CKJKE3b/8Us41tyo0+hN5/6fGD/+ipKgoVtF4BMklIyTj/xbAophG5cWrB
5NX5DQvGW4i46bCmmvq/l5sQL97VGAS/GOxhrMFkEHNcKkR7miAZf1GKwvmJY3q9spF6bhWeRQ1F
Z5Z0Ro2l1hVKNmUMJb6LEx2FqepDwfBoTPTb3+Ux0qcZIBJUXGvYBZXwa4YmQOzj3ySsXqmFlMLg
uPH8YI0FA4XA4W7IRIEm+74LBDEJCRhQ0PMWxg0tbzgJ9cwakn+mzDRiDyyrysoZMZz227XFXtcF
8zDW1QiAf2P/f7DAVFqvl6uLa6vWvtgYyavcEk391xp0APx51WIXbPUZ18xZMm3I1dgDFIkdp97d
h9qOJVbzhW+wUetNO+Q+uBgw2P2pE5gOLE8mP8DmSueI+frkNOI22z4AoPN10gDzZ+rCpAP5r5bJ
7N2TeatxBd8bzKGXHvmeDFx6NjK+8qeRApl1DkukVNz5EXcnN84pRz5UT15xn5NaGwOv6FeHhcYa
JQAXlV8QEpoKu1FLQ/cMryjGjCeT2+kKOvEPCn2kiS4EG/BClw/vzjGOxXTI2OE7gTNR3crT/1Z6
Qp3Lq94fP/+CfxiT1GgGC8UShSrQCOgAU+Dpti1N5v4V41Ax7ke3HruXxC/fHqo94nqHc6EGNpxG
jrvfqeI9cPUgSMPap2VEADX6ChRNhoexzLeZli23iQ2+q2BFQP+8c+dOlTgr537ZqWPwOlSU05qc
0y2+/HchPCsxRRwGKJS1QKTTZHmxmyeyoqbWz4N0CHJ+ozAJuf5485a8Xa7rcB3cIwPOWsdyoI4Q
btdUIe2wFp4WiXuFlKZYuE7lxurbd0H/XSN1onE7N/XmOOKRDED1oWZ3J4VeiGXFonE8L7hgaETY
+YTY4Dxt/SrRHc04RUxK0IBXCbTXknngBF1+pPMYHtznQcU15Nw/UZlqYc3Zptjy3HHS6+DzLmOf
0gEvamJj5SoFhR6xW5noQt+hHdF2hC+hVA0VUgb+UEXKCMKBq0sn/NOTTw31DF+sLO2EMM/JOzIU
BaIZfSt8WgRbqS84wb6R6SknNIiNxDP9zCYQgvZg11J8QgnCObeTlyPpjrsupet+FrVwGynn9yMo
ZBFydWzYElMb+kT7SMLXklCXzbz+S9LtW8Db7EUCZn7W2K/WGQaXv3ZohfJsLlOBt0UU8o5TLinO
bIkdAMZ2Yub97WSg3aizxheAKFa7JS9cRCfYViveje/KZ12LS3Vo2Jk1GhV97gqFRgruayPM47LW
vGHai2UvUQpDRW1HUBIAFQVjztfgkKyLTBdBHEiVLJVpeb55XV3njH5f0akIQQLOMqYfMgRZ0Gpb
1f1vmgPm1VT/qW7cOXz8IVEm3iAdsyyANK7ruQnEkyouv1dwBWJOIaXaIlrXRN96S5r0FBgn+SA7
yeC3sOlHoD7caOpfmyzuik1QttTpMlJMKegb5zhhePeLF/T/0GZJlfJQ7idwW5PU1D5z7mUov8DT
nkwg0+pcMmIexzWHnfafp6m0ASE2MFte7bNRJJOdYtYch/ZySr2aT1lIvsS+CVwJX1HjH8n3xHPQ
Xcr2Y2xzhlVrA2P1gNg7jRDpkLyW8/H0tUAE1MjQDVdYGST6JSqxLpznBy3f5SdHoWCVjcLknHsm
Ne0xyD12Z+ZWW4BOeThrhh3RuOd0PLHXXTJ6CJs0dchve36pyNvKT0vogNrcI09ATJOWOWNv7lLm
qF4lgfFzn+qpNujQVF8BTZIYZqqcxdh8NsTBk6EQ7DPAeo+kJKRI9bAkuFX7P4lmSnilgwR4KAHi
JvlEGcmNQaCBmXm44oIO7anfoYt1SlDk/BmizV43cAfiHdo6x++9VIR9l3ojO2V/p39xQLarOi+k
0Nxn+Kphndg6+iF5qIsOD4Jo/VI1egKWMeJYbmJ8OjBCSSpNP+w3OuWyf+F8uiQP0HDDPXKRC4v7
pG6pR3/TUweHjX0P6P99oEYycp0OfkTQlsBuafRdqDZ98mmZCtQGgrQDIn8vu5GDZmqg+G17PZLO
VzUeY8KTsoOahex2tlv+c64zyUOgQtleIVpMfrrAWqpdT5kSTXctwXY6sD45YTk1lWdSToToJ+an
m/bKWOo4eSdDgtcUSwpcMvhVjbpEMScPQ5cdAfvTUMemCShSjoh6zSZl9mS1prn7gjUmL7iRoCOG
fFfXox6Q8UB40GALnudQte58YSmd/X2rTSgpLNJCl4Ap4a3xWwxu5/n8lmMF883LoYl6LoIeu8Uu
07ZRjH0Y3tGT5lkUtkfPYthR4C8uSbVulL5iixDZ5tlQtq85piz+g8X7z3VjyfufGKWT0Evm8/2V
GpPtv4Bu3XAXYbfwnV1t1bzSm3uWJgkzr93juP4WOD29s/WhqKPpC1t6U4FO8jV/zA4wsGm1rTBP
fx8M5VGkxP6AZGZEKr3u+O/xMfGBOex13YKXAUdDEuiLsHQhhCGSl9phcWBfbNiQaYkoJcV+MbKe
pZgR4mPGKCwoilauqYAhb+PH3WPEwAyiD+xf/mR+QPu61AyFaTLu97kp4W8tqhF78EkuoCE31mXz
UxDO5OUyL2fWoijdkK/DKORZF3sYbhGvzSSRefoIIILAUda1zg49i2waFkF/ZF3rZr0u1BBKQber
jH53qyG31Om96q6dgWe3KBvEuUxx40joZ0FRPJxKN8vQRvfW19gVkDV2yUZm0LrlgpNU5mqxy5u9
TxskjI/8kz/6ZuFyjeeLhcQnGLWQYpXu1YDP6IIpi6w6gjfUQo1+ZPHzPe3Be6fKmPzI9yxbMYfm
U7QYWpFVODe+VPpGkugmzmxAlW8zUfj9a/UUn/7OZJLgofhLPXK26G8umcwr+/l5Ezw9dcmAEbKh
JnIwsQxt5JP9dw5f5WB4Czgq48qlNpP/mhyOMVh1KoNYeRr/8jFn0KbLaEq1EzH116AUm3x/+jDz
jH66Sz8XR6E1KXdu0eIlxVTke6zS4hkQt9HdwdMmlornq5qWftdwi1GCUffdu2+1TqGWWqFQi1wU
qAnVrjwtMt1bN7zsoHMIxIpHkDZXPasiDaLNgXLs2iaRYFOaqrmhmcTmh9oytfHRgiI/KwcoqF+c
j9zaft997Tx1o0Z4inBmelxuXo6AppJX52CFkKpvNvaBmkUgV/Kz0QPPFNHceaBt/72uX9PuqHpX
VuY7PCw4YmPAFQzdAXSzwerhqUI1GHpezqLYIjOMjvoDmNiSg4cePTfxWcTN3xlFeGrPLKBKr1E1
pHJVQaLJflFweTrSTb81pvPilUhIOw4i1IOZtrDbPeR7fYzV40CGV/88Fb/djRBgK8N5zYyqQi7A
LgOZSOgAE0fN08rx1rNBwmky8k6rS1Cko1KRdRB1/HhnMrvc3ZLwzVax+SiN9Vju3m/fRsGUUtKS
hHRV1F6pMAnH/QptoB0YAwiqPn537Qb1ISD6d3izyH2oVQp4/L/Wu9bLIbxGMztJA1/DxZpny3Is
p67pfNpTefArUGMVUC27w416h49xOl6qATUYy9+qgqXd02YGaAu4HTHKsOQIFjOQ0sLWOotWOnsk
yX5/Lojf1pcJQ5XZX3Jmvr/zJaAu5KUXhMnbZbRAv/NixPBf3zYD2gqt66ByO8mXp9gtai50UIzV
rzg3WIklKFj62aWjpCGcRUZ1rIAYV7t2tB+ACmE69i/9Yj2/mpy+rXjipQKesB8QxAdTNy4JF8tw
uBxzCsx6Ajc97VS7ADLLgMtqgCX8U86xg77+1okGIkq1G/5qKghr7tP8TwylvgXhahw7Wyx1+p5K
XyuuwmFnMGOsj1jWtXNCJW6qM05d5/dsuGYEFJPIfmWXVBo9/Y92fhy5iAiqbnSzJQcYe5GjSjaO
iCOtW3bueDKxLbLMTZL1zmSxkXKnminQrzB6x6Snuq6aP+GjMutLa52J6TijpQhGEvxQjDalsBVy
i+OoJHc2TYzsOU67YDXAX4x4RwBv9A3FBzaemzdi7zICiSFkYqTmFgAyE1iL/ZSZwTEJbbh9a1B6
OAoCJkR8Fr+DlyiW5aX4BQ+z+o/MwBjlb6hifyCvwAg6gQ/Z67sBSRFbD0TiCyVnY5WLKrzCV19q
ETGtOtfPybYMNBkFcLAy81MSk4DMpGxlHnHhWk18aFwnBq8zSHR1dU8bQJWF+ap+hyz7dxWvFiEU
ReQzT2AnMhGwjZZLHWXix376/4ll8bAPcDrCb2swVF9eEkmXKMwMHdHc8mTsCt9qw/kKOKkE4uJk
yHcTQLbwoKR6jct+XDAHLqTvfsraDyuqzxp70sUHNURvIFys8vr+o5KFB2RDvxQWQq1I0PCBLweH
YNcskdKi0j6SqGwzUwJqaTDLQM6XX3T8PnIiyKfm/NkmYe74xjjwmkwtg8xzgp8+r2JT1VqTEXxm
jESX1zNoW4Oo77qIyAutCdS6Ghj52m4c42v5ZI3lavClYaDVD6LPlf08KUoPAT3gwNgQJDaJU3dm
/5885fmwvnvHuzKW1Bp/jrWhsI5RJxaxT+RVWkHjOOxC1hkcaCmW+JWvXLJZynqdMFLe8bnq/4Iq
WohkQ54bwe2uhub5TjbJG4J2c58c6Ol4Nzdj0OkdTXXPZUNUT+mdDKIUKnhFNB/kGM2VwGRlMWke
M7uuek5/G5oqcAryhfZMXxOUF6cCxZM0OI9KbJM7/BtY/iCmtdratpIVAz5+1I/E2T+swpF7RalY
AfIz7439ujUK9rXiiUc2oKpq9rjzWKQvKlNhKKQVHYDlnLU7ey1j4AWti2bIBWTiJMpcNEhtGsqb
fQMqctLok2j4C/jkvSivtGDM0KR0BWm4Dohs49pc1qgH7Cs28bmnggEqQGPPRIyVewwhDEk+CUDW
/FOB3Xmob1X3Ln59T+lSEIbLcKiWlmQb1IdTELD8KqgOQnlz9DpEL3+OvEEMWUw8P2k+pXazp378
DZGf8tV/tCympQCflL06HtKM80xMrWKN2b+fa/b8YhcszME0eruraajxWB0AWZioelVNfeUETgOk
yDADqwu5wJsIJgng0/dX9ACxVGBClYlij8maKd/xZ7YP2d8e2ZqA6PHE8t8uxad21UoL0g5RZVE5
RgZsj063g3nlsBqB0jFQZut1SDOsIFlv8qB19vPBkGCiqI5dJRTfB5RqJZcgfQx9lX+w3QtKMXNg
D4oOAliYMbRCqltFe+s7YVDHfw1O7LlwcKMXQ/lAOFwEtcvL9cjmw9Ns5rKQU+LMeIKqw1sF1w0+
PXCddwOiz2FX1zN76tNkk3lezBqX397koRNjPODqs4mabwPIt3dVq7Rb4bcSmSJIf3FQOfYg4k3N
33ryKgs03HkjOL1SLgGwOfN4faVDrsuxdhjizhoR19Pt5VBGAtA5w5beXNe7tQSyask8dAwW+D//
WKfYRyEXYvYB8u3t/StMt4C8uCj0Sh5EWX7eu8DIcQ1hm9rISSzWyiiA+AvsJO2QMO6cEMYNqUJM
fyEACvTN0kb9BEdSExxuKAH8c7nBUAtsuarB/zk/+drepUrwZZYHfuzX0moAUk5Qrrb+c8RLBy8c
JHnJMrAZGtfn0FZHg0qh1vLhRC22y7ud9UFyWkjssDQ3RJc0zz3pocYBhQMglFzNYIBM6tM3cDdh
ogze4KbaxqIqHjOlb1nSfSp5gLY9PXJSa5ELcOXYMCkQCvcJFFTi+V43K30HVfjOkHvgr7Z32B0r
x6XiMMoW678MpObnBO/gUkEqVS8+xaPZnJRtNPJJG6WuIk7cDR56xqcBSbCxThuERuPI1s79GZ99
7z2JDajYBtLi/mO8l0H4FoC3am/ggkSrmPefGR0HXsMvbkUmx2UoMIGrR8jWaau5nJ5djeXI4GVJ
q8GT16jmYK7BjGxs89VxhfojmJvQpK+zw6KC1+34KtTlYLXN7Y8hVw7vgKrYM6gsnWNjw5a5vdyb
S/0l/u1qaxPLfeOn8LUsKkh8rF0lBJDfopJhIzT9AnW8IofMnu8VlGWeyc3QPb503Vh5vC1Bdto7
D/bcUhNS55/i/qELBp2IEDAn9c33o5qaJmdOjk2l2891J3IQUWocqR16JZR5bOcZKNJqQSEUOW1Y
xqhrKQ8qUY51XnJWkXPrlEXzYN3STPvhiCRqEGPy+tRbF07AARacFNlWtJVGZe3YtEaM4iifMr6B
AnPciJgNuUE6k4GduaZTkSuzTzh3/IZsEiKB3xSXqIu71+12v5xnOLumLR1YeZ8rMexB+qfZEDAG
JpNjX3iVaDdIiIIMifO6HTC5gm8pNjXZKI2jzz7fiYsZF+2qx7EHhcoWkNj0O2ObrthfnuIHhs5Y
7cITtSgKTBw7MqvXuJKfHTT68INWlPEW8aeVUC00Rx7EP7VYFsBEjyq+xY+mB7A1ncQ4AESAfje5
9s/cEFxfUv27bsXRwa433uMb5y9uYC8V9cih9XSuKZtbGcuE7FMumyPUC99U+2FipHhEjpHPPvzG
hdwnx1PJYo2seYc45VmZehK3tsx5rQbT/X910+LuuUk8iYTcH2Sth5Ki49tq+vI45WVKgz67cMWM
L3nQ2h80tD9eaEJ+XUPqQ9ty1pyAOoH+UYi9u9bHp6Y5jza0I/jCb91Ie+ZlQWpGQ8gRZFTCdCN0
jeo6D1ALYsbmKwgj/nKzivd3+OZ4OGNFHlPdXGMeNa7t6rAKloK8hLYK5lWxs7jsbH7yDtOeeL3e
82X1kfQae0eRIwRckUlgMBqaSdW9JHL3nfnBd79X9yivtK67hUygCsbd/9inY0Qhjg16Dy1OMwA0
ysTUMmt4PiPD+fOkqvlZ8FwLA0QTtriU5YxeXlZ5/u5FKgPFmpRQKe7QGxMgJPG4/1+yK9ztwONn
W37Lb5ycJ5exdpzahnLK/eCW/XahuwinX/w0nFdUP71k0kjEilr25pqWSenV7D2OgfMMvoWBFaWg
5jWeRbzIlv8tM9Rt4gY+qxRnP2oyjVdhMygwyrfb8wg39eKUbWc9GNcP+DecLpEL27bG+6qWM9LT
eWD+MnoeW1Q210tbZzIzIFYiw1xlGNeEGhvueuK+O/sKMBMnxBbP+m/ErrUW36sxGXzMQ3qkXMyl
1lJqPcIVj2DfhJgU2mvR57ST+9BAgKUT5Ux5yocANJt8heCh17Sj7sC2JfTmm09UDrYEXPyPRQSP
+a0glPutvjfUtNJFxBDqKGmvBLmzuqk6idxBxmY6yAZeSewZdSTSyiEmKOac1NBTuQxj2CZ1VX7u
2z7JbXh5KyukWS06y1JN+S7gTEVOwrmCo9IXQ4/auNM+nc/M8ZG2zDFjk5/viQJio72XydijlCLF
JxplZ9LEHx8mGYY9BltRMJIt8HSuaDyAwmlJXx8Q9p0NVxneraJGYDWl2+tHysqAFEi60zqhaeZu
XCVmNISVASAwwoAyNd8atl73xb4jTIxl0uSAZmTtID855aY0FJBe0NyLUpkO9GneadbG3BTiigt/
n7iYwpjMta8KY1jECeYC9w+FNMyrI6/BNWu9LRgOlKCJsk/KHUXyIXy+MUv41+UvLoAjDke5j3fu
3JfhtQ90zoXm0FMMBHzomAyMGGDoAYBnCeVyCXGg98/I9eeDpT6yQW6U/F1wOGg+vo2MzTXl2rRy
U9Un9UlXJAqt+RIQMWehxVQdg+rVtk7fhwn3a36e6eMjuULzvzxwqU/QYjJ7LLFyZ47AX0gkdtnR
TwMMcusDN0YWglmDeEM8Y9FRg37j2p1qsZFA85Ku6+vln8lnSPzDqoB4oZTTOu15Jbw3do3vqZcv
D9xtqjXvx9lbPlUsRtuSpJYcOk+bIR3z59vhIHssAh86/cDoqUVAG17TNLbvcC1og9tS80p/HMgs
WRvxNRzGNoUNdqDXxKSEiT45psM5/YM2WUZmjXp5XpGpMp8K851EoRYzARZvW/UcO4zlypU14xjI
hbYgU7wMjhrVIy2S7hH/r+BI8kcdpfjlZbDkcxu81vrKok4P9WH0s23W9/GnVgnfNO2ArXybxiVQ
vhgXWKOFKf5XCuIrK4uck3B/qbhZ2pLCrHvjsUnvTxUALLq99q6X/bdDsuOXqeGGJ2UN3914ue1L
8y7eLGt/9DvUMWnEiPQRU0wQL1LDx2KQssc8hPpm7wMe6PrzkK7kqYYBogMYen7g+HLbp8xwoEzr
2FYT2Js+NR/wgFDNyqkxxufuIyp8d8s6uduTR+Vze4F6BI6Yo/CGSJT+f/WG2fFW6AfJnTTHa945
wVDzYkQ2vMP1qGTH6Q/UuDkF/HAk5Oy3VbaaEIOQF4DWY8x6mkN8hfUWSz3g98PU7p477sqCdF58
VggHwJmPvXJeKEews+8GnfK7OKkXFyPVWFQulXba4pwa+jksnlL15YtOaWjScXQTJjbZHK0xEyX3
CyoJRNIGI3R9bhuTw/QVw/8gJZZd8zl/8n9Sx7OTdTaTgeT8Cc2Wi0axFYQvov62xIX92rTRO0yA
yLoPLex82jwVgkh+qxYBFD7+DNIyAjMpGX1OcMcShE9rL5WWAWvqnjl8sqBYKrbh3sVX/lWDqXs3
CXvRwTgLTFdLiVu419yV4xhZtqt8xPFcS+pKGd1e2PmAUdDHw6H6IBCJiD5l6s7Lu4pHa93loQ0i
CWQRnjxTmZyT7cF86jYnYz7tllCNIIei7lNLk7WZOHvBTdw6yHZvzvpNVbJL3dZyGKo2PRljOoSI
/KIaDTFD+eVJ1eEVrIU/+Di2xdD2DPtbLyT+Zkbz9GlTMnnCYP9wmH0xo5s4cRG7oNFq7/fZax9i
jt3fzuOYZVeW36m5VwYHDPB17xxMX200CjNb2UoEvoAgtSJEZE7qrT6gRyh12w7cy9xcvlPU9KB/
/ddXdWXSLslRZqk5JamUL6WY+NpjQntfG8x+C6zpXSbZY8rXeK6XILJhBKJ93wBbvpFO+hkpl5ku
2fXMedOxUlDIOb9OWBl+zuUQKSYOHmKcG6ymUolyB5+HQzkQQa3JtRFFg+VbbJQD1+CjFp0VRqHW
pNUXCZLVO35j4twA1SbQa/19u0fMr1ZEp2dupg0EXvD3ciniMxTtF7aZVnJYANrVZH/Aw1Nvd0mT
ZVwroLK/WwUPIkzYz5q+lFv6MJ9uARkvKx/OECI1sgo7WbS2jzL254RhY7OsfDxaFhn1RsF/QveN
v5n2DzxYr82O8Lz1pxLNv2TKRck9aTrNGeoCd0gcZjzeFzsmX2b9CfxtAvlqvYOTy4FE+RfHu4S6
+ULTjFEIp22F8EZOOaRlzmuizLDS7BIYThGH0ERuy8yEd2j81io7nh8SYUNfD6Js0/Ce6JYt9lNP
9rahQLW0yiSZlqzFZw8l559SBE76aUn7awCy2YNtpuhF7+L0rQiEnbbZbdArgyOQR8hlLIqy0JZv
289tEdSsZnvcwlxvs3Ln2Lbh1Mt9SPNULq40yK2YjkOcl+GrhzMyVdoGMTVEbAKFih3IQKzR2DpM
TPH0UTTuxGtgwEoATcHrPdOyG4cHA7bfzUwbml41Fw0V2kDKRwBoebjPgpIUbGDcvLNG+iY6UmHP
wx+jHMXpUcqyoNAvc9RFr9MC7qRuffrC9pAo8Rbea9nrpTxstrbNvfUGN0j0Nv6YjMQUaH7QFI+f
muGTo24BMij5Et99K2ZNWYZLwiaADYfAxB71TVV1qPCiEjRSPVZY6vS702c2mTxAAcamR+EOGngn
Wwp01v/sI9uWQfH3ln/A9XrdeOrxuQnl9BraRHA2MQ6A+Z9jBBLel70dl6Gc53xa3e1gqSlJuq/P
zbo59/mO5D6sIoJNSnV1SDY7yI4UoDCj1pT9v3PbDdUjFTJVY1A4Zu3tP9LHc21pv/k+lzo/LGYM
/8vyRFaGHNXHFfx/7Mxbqc41W5Bpy902OlRRm9nqJg2WCa65767cJH25llVJD78M7pv4Yl3jhF0o
24ip011mLEdm/CL7OxDvmYeghp97Z6gXFwVlCTm02mEd5CqjxTe/Ffmf4krHZ8lhnTC7cGIBUM+J
NMZGxm6GrVtfbEgldyG/+Ho3IXLHOCENU9nUA0Nxl3qef+XYZ4/L9L382sPvgxs/zpGBS8srHiUF
cKgli1RKuI547E4nCHyAAo6HDoglXuleWNCnDSYzSwuSu7TOIWcFI46etOMlkYFXkfjF12aBT4GH
4P6sJ3DMy+yf9uiBHvhr4pR9G2+CQapTWtHRnNXH+Q4b1bJDfr6VT8Uhj1C2iWoQt1C5xy7+rcXW
gyZkLRvz4weJ2DvZGzQCULvGxgMMNs8Hr5mn7pehk6vZpJ/G1Il0DXHExku60Q5Ra5nozvWM6t8P
z1LHRfGedD4+GSeU3BzvjOumy2A1J1vfiqyD3mWE9llgKSk55KZ0OmJesTpqH08tXEWQEw6WFjgJ
kFwPhhpWLxYZr3rQX/Nalb05yjaHUhQM/SXdCyJE6/+ZIzaqJrWGthDzFViwVDQIvAGnJGvwHLs7
m7+u6Ea64zLCQ3VylKK3/EwX/+9jVQqNAIISRvYKByXfl9kNsWf4I06nLOwPBcf7BddWtn+AbEgv
13pPIC63JYKKcQniKawQA1N3aJYnV/1CrSLh2MkMkdLyOnnzx9Ejdm0B/7sZNzl+9gssFalQ4S1M
ThokLfwx5BFm45fhrg15cTgJKeuP89VY4qBJ+MM/iTRqp3pzJdRDfpVUhdk9aHJGPipfhDJ8ER+d
BmCHXlIa7SscxW5uxmyVecBo/eAZn9nICUvG2wv0phg/mhcXSY2Y6s9kRRvUH8RsUltwhkoMBFvy
fEJCDLG65kEY8kwu5s97UO+7NtF3GzHbTnZ0S85K918a5wglMVs9ZAf9AdUXMSVnb+37lK53R04J
pd0g2PpuozRwGQTvfU3jiBbLvsPgXMZq+9IRUKddYMkmD/NEbqK4/u+YwJjoEGeKmVBfJT5B4ax3
z6o1wvu6DgZbVCOulFDI25U5O97vWkZpOKcp3Puc3CgKjFUyZQrVuG3M/ipmXMALDxYl+A1jjqMP
hSnNoyOfXBhcoclzgzN8XdVNNu+4M3VFrDBK2kPUQuCtcDB7Xfhzc6lkiGzDfgscZB/T7F5/QHul
D1BNJlCHBOWiYs5KhHgqJe53cev/7p+DOnmJzX+c2uw+AdLRQi7wwNsFMSvxozqfLNzIVfPJabY2
AxrRGERr0JfaS5Y+4hqd1JnvlJHP1UKJSVrQg3xcaHFr021a6uFW25+lKVp9bX9zt48dZRJVcVFL
xGCQlk1DtuC0QkqaSWGFwsriuuZVkpaU8sMvb3yys69pmHPWkcN6c2SeH9N+9Rkm7b90kNAFxPCL
bFzDOPm0w19pl92iLtfHV0x0vJqhf0afTXJglPz46i2Yoj/yO22sgTQAeaNGuNL26qRgS99k0hAM
2bT+QzcZqi8Ba2095CACJT+pYJyu2Xm6tZaG2l2BYH3RawQ1x1+BpIG0KBQBJ0u5grsfyosxjFi1
eLKWF3B4cIc9VtUmJWnNZ44WxTTyTbwbKLIEquUnoVKXqvIaLHn7CbRyt1V75aOXdwhlOAuCD7or
tfmXg7P5tFIpZ2BxncPoW8KSb/NLiLzd4vtowXfiQNmA+ffRUPKn/AH8a+9Zm+/OXCVWCGZu9VBg
3Q0L/GThsUOkLWvd6fzcrywccuCZt3ND5BO2imMlXcNF4Qh7eDzjplpXP3nnd8sqOp1yEFZJRqSH
RwBpEk3AHICcAOF1BG83lRyEMQrlCvDYA7gpnMYg6N7zTvj3pZS0FzLC6zTJfLKZrhrTUzQw6usb
yr2n0h7dQ+BFN0ChFS93iz4t5Sq1J9+Z5ODj0Zd1MmvSGjQkWAfID35XOeRBc6X5X/rMB7ueTufY
oj77SC1IvfogNLUJd3n1gFa6etDn77AkJqW16WKFIGjLIkqfE4f8fYo5tV6LtKOtcLHt0s5tr19d
5rW3VoRcJ+CmzC6JBkqcujgqAq/WQ/BB8UvyLZem/MwmPo6rKIPsbZUeUduWcqxoM2B2IyPSeLPD
2tpveAWYbgaPTUgqinl3o5mNbtVndM31xJg1gCW3h/aDcGSsmHkREH/E6Xjfzu7pjjg+5SB9x+Q8
uOwrMCpjWuz1cUm06/2Kywe0dRKukGsSPjWAj6nfchWWCwxKAqwGjidWED5lQCqCH5onyOuPFhvX
9kJHzzsFMyXZcVWP40AAezB40GClvsNIgI89zmfgJyHDk6fILnG9g6fd8nMGN9koTvZ3oGyEGO6r
pylr6UtKaoEVxQbBG97aBea16Lz0eX5K7hFiS05dsrQm4b4DzkoXdBBCbrl8HvN6FLZlwqTKk7N/
zfCbYanu8v9J1XB3uQ9aSYemVny1YrGSY7Z7FujoLFDy6QExaNbOo3NzVwYrWnQgKjdzxjovEot5
Dhnzbcbpqsex/huGljd+Vu1fz/K61AmlG3kdNZspGwIsB4oKoCmhFf7R7dBic0qIu0WCr2JMfSMR
1yCTnbIsm0EJOesI6221qTwUambAS1AqQhM5UdFNuDo3zGOK32Erp2hqsMG8bZRD0b25Vn1666ZB
A4ivKOccdWJGSuLhjlUC4DNcpz6AxxdO2eAYLM0xYhacmVic6ZI66/LZNyFcU45z9hBW6vNxEyyq
kKCYNK8qp/lEEmvGodg110knDYPn937PAUUYcUr9BIa/u1SFhtHP9BN9M720cULqZyM43CohfuRl
qb32u9t2JEnzklMXG71esAe/8X/xxJoKJD1CKDNXlOMMO89Z/oaajOrK764udwMFIBMnJQj1WBcK
1QkLFPeN/WJTDteQdYfhgSIE1EYv+9jbPH2bXZg8BJlJYSUw5XeHFmqhXH1oA/tlfFdqs0JF2d2S
7R/Yyf3n4a/ZZMdCLo1LpmMBPNnRV8ti7yzMhRLhYKEEZE1g1zy590/F5OKp6q+ooLHqPlnqASWw
8OYEObFA1iijcFJSfCe5qVYeUzi66e7HWtuUOB38hxLKqIBo1knJ2kgULtuJC4O8UOUt8u8yZJzG
IydxJONLYOpg63jSnc5Kst+FI9WJThfAWpW+xtYHylJUb4/tn1B18k4o67pVKNWXNfNNs/uoJClE
Zv1rw+haPglXxuVZoH1Tfo/ONGQuZBH1UChx5OiySaehVymmVAetVTDZLBbU/GW4W9hTqAMljk2c
rqffAW3Kw+qz3hXOM803ev7RI4dfULbGYoV63hTEJ7QJclHsMpsKnt3aFmyY63JgS4HdzGcLcMtN
PelAm/L693frtap1I8WNx5G9bbkGShKLuthSa4qg5WMrRnp5sE+l/zAfaxtymAGxI/SzMcaMRJ0j
qzuXKuM1Y0FjFXP6TPgduS+cpmlsUtuD1/DCQOjqjfx2TfnQxZsUoQiDwNoGSLOB1lxlr9p2Cf+/
VJEcG7U9vvpZAxEGRiL53Rnen5I6pX67j4LKp5MxyXFPI+t5NhsXRcPNKtikvPgiYnyKmRSf3cFS
zvI39IVOp6GAvE1rmZJChlfgT3MAOLjwrl9jU6w900bEPj5AbsbdMlvTrorLB7c3EdrNj4i4msd4
lgLFZL8RX5mfqupr84zHlI+t24QMW7xWZhYt3S2Zm64+VXPl97T2rojqOME5Pu+1rDPWDLPQL7Lo
fnP6OJiMLnCDWg5QxqH4oVJtb0MizjCm/gXbKhix6Ky7yUDLhsdksGMJxWU2rDOAe2pYASqrdOlc
W6H3qq7rZ6+5jlnFUTtCL7C7r2OyYVaIrSikvoWnA5NnooRbbKvei2OjqZkEsWq0hB6qf73yNzT6
CBHo7qT6Adkb3pejm+0x/po/OE6gwF/AIC6IMqr2cBJSma5XCl1I9FDyKV4AWYP45X/RhlzJzsP9
N10gI1sBgG1CNEdRhk1368XpGqmMh95YIXzFFffJzUzLM6KpyFc7y4FGLPfuTKLTcRbwvL7pdD0G
wG1M3oredRb27M6InTNBnmFpaGpyku+YytnBCXo09jyo1Kat/7loaTvXSrz9pnvs0g2uXaUoYqkx
/fhhHkR4mNXClb1qj/oPBx1iL77CvbhTslF1GSx6ogNJvrUsZU0HGlqkd/TtCqwjUzQN1DDhS/Hu
cSL6QLt1RI5w7bIGq6MNltQz1hTKyWQHNsXLeEarZv0J6KLmlQVF3ouzAUgt10wYmxkyqt1w2Kr6
Vv5XgG/S1HoGRVgUJHnfTw0eJYoa6VHLVbPgP1HBiCPB4Wlk6bKon9Mk0wPjE/jTEx07mqgZD1uY
W2MeHI3KEb6SSKTYGV48f34xxNtSfsbx5eAqT16dhLKFMrvmX5wFI/yE7SX8Xn43GtHEYD8ZRF2j
BNSZHDMP690c8l4QO269Ib7Y96SpERVmJeGpibvb5Xvps13x5esLHc2uwSchoc4m1vFYlmatOL27
c3ZzbK6GOZqpt/I/CCV4OwfGVeiLGbmdu7l0HUPd8EWnBsnFeZ9Zl7bvdetWIcBTZ3xno0s4MYn2
6hU6A68Y5r1npbg7jD8HXAtbjugyf5vysa0oXlBAaPEskWpYlwX1OUrDte++Qt/KBgkTPk4CRPGG
oGk8UX4yJxvBchLxef5YiaKs70tREQ0bZB/7B/uXqc8AWFr0Kbjef0LSqHh2w+TvgM1QLPBhAwzs
v6Llh/VDt/D+pz/w6wUsdVM1F2q3jc0WYp0WzL6Cz+RqAn/aBNYypfaBKvH78aDRq3PxrE0ao+cN
2q5CDHsnjAlEweLm2MENt6QXNMg6gjiUhS24mySeqM5rqgsid9iiDxLGVEVwuzFjyG8hBwq/8tod
3DM1/ochyb0uEFfhcamHhQKd0zIwFrgEMZTIN6QajFJFsncvDdb9dk0SR/AotRBY60KFt9adN6NA
G2sH4QQEh22xPTPo8XRpPNeqgSCS041Tc3Slpf2CaG6QX9Z0JrhPnwfGFoG8DOJe+bh7gLgXZ85e
wPjlX/d9g/5d2k60/xMl1qWoVEnfIxj8CELdyI2T0DoUwrXg5hLOYfMeXFaAjx/YOSpdD+oWDanC
61vLs4WyQvSGkxNfMtwrt1rZk81Ry9ekRrmL6Dio/cv9uedNyeZE9aqmdSEHC1dQ2cULCHEbcT9G
kk0Vkt0OzQIwfQE4NzKV1W1JnpmFUmvzKXHvYc8iAuE2ZPZeZMjs+SImAcIDhppL325iagJDptef
H+cq8YXq01KiWQEl/mLvsnYl3JqMdcGbzolvJUR0nhedIxsvm6XJhNrRSYSQgU/fLi8woPNwwVG4
3SreZ5VFruQYrrDEitOgQfBZ3NQ14zboGzu6kvfaJ18WAeVnCmvd+nb000RWwGxNAVGSiWYpWAAf
qibHnCgGnGOC/sOWKRq8Mz9SuiwphF5KLTL8GbBBiclsYbN2cxvMeEkhEeU34HUZgNOczmXPzlYi
j4ty7InwudR2nKw9eSVA0jtkK7JOrNIonRhOc7YFWQopUsQJKlnNEG0P/MxUySE1EXxFq1mEbq4x
vvOhPP07EgW75ZSpD6PB49jUqf+GPu/g9NYT0gs9XokgUQ76+gID1UoIIQuPVPh+qdOfI+3n/yL3
15Khd7PgCD4JKzFj80steDZl18q+5Fbh6OkXUZoPTuycuv1JXTeJazuWlgzJgB682F+tPH+kKMSG
5tCPLurIn4t5NYMh6/1ou0n5xcgXIHfVjIjI6lNEWGvmtmIKVzdSCFa7CT4ZoRZWjeO3SEnC3+Eu
+Lvuv1PLmK1/hyEXoXBs4mWLv+JEzNJSz+bsFXKoVzf99y4TB7IRNdvAhcKirnYO3m+Yfb8zmnGo
awi7kEPTnUB4pGR4ccsnfFU8JdEOF9Jy+sCRoAs0DqXu12jor/n7br3V1eynxlv0guGSmq0DgFKJ
DZzr3+3ulLei+EHvyjVDrCiiU2QLGWXwLXC6bvUXyl3feDn1GefAPORoJGCro1qK2FvwFdqVNIuW
loKUPRcXeSbiGfSva7PKx2OWaheVudoLOtPJPL8+hE239vwh9b5UGOta3XbQ7B2bfzHlllx/rZaX
NhlqXPHrDXKcTvTZaHWsDo06wv8v+qd7yIvynjsBMnQL0jiy8hWTmGUPJd0I2OZpYP5TTkdJgiBt
kFd0nW0k+j4V1+5kQMb1swc5sKO0ROrr9Mto3zH1iW8JzfRIaXh5LREgYaz7Ef8o+TQ2saPsDb+B
ywKW0P769svjXc+AAiBKrWqaYtPYJOwO0sbJ+9WW+G1IMOYRjXmyNO5L/S8qY9eD+EcR5NnVGqbM
oszwwjwoUj0BPczfyVMppMTIJxx71z2ApawP9yt/k+Py3/f6hQI9ACQV+3eW0/Z0EN7YUijd7uV+
8gF2tfsp9szf0hi+UjE2LaHii5qZ7sRNFbTkW0UePKSi2gqSYQI/+NrcHHkPXIZQ8cnVMF/Sh7QE
IjCPZ8/KESC8OA6uPAKqrOaT6ZixKYUV2P5M78Az2PSWPM2h4a/SlZvLt8nClmpLD3w4fmn6NKBw
4VYvPU74bu0DHpdwDzckk6yVIUxsW/0sw0jFVT/48b5BFYYIVrA0Xnkfk0pOH3i+P5QTmkOpbGKb
YXcPBrU8q7zNISTpnBanQ7PnfZUI7WXCOtNIVUOe+9esPg2kXWA/7eUl/VMqwH59y3zk7laUmquc
fO37TEQzj21IoK4aOQqV52pkG+PqT6KW4Poa/lUD+lbHAYcQLDsCR8kMOzF9gNBuZMjgDkeMQfUT
E+VuMVxXhuoAWjzAPH1hOaD1UkE9oZkvTWjdaYYlJlI7q9tNajSKxuneppmCVARsr/1ofmqm+O1Y
rOPCFL4XU34yJHMBdVJPfXv1M/9u+qJdF2UchhpmXvgMEdzkntTeD9kb9ISZ03KqLQg3Q1dGW9Ts
h65nClHEW+KL6oMrDqkaa4Fc3BPcvxI2DcVPE75/ume6Jl2yaKre5M3DRNXX6aw18mwCDxduNxsc
3FFRvCqi+zaLZeNSw8PJ3n/5lbGTRHJlvsijXJ3acSCQ5pwVqQA6VyJJ8HmaqM1ZH08vMZzcqPzH
5IgbcrQoPEQjq7NmSDZ9Ked49NoqvVvh3xXxNKNFSaIXm0y7f9BDIK5/UJPao3qgydvfgA84H5U2
aMle0wjSaJATXi+yaVsz6E7qq9nMdnDBOMvPzYxf2oGs/PQdi8gBtq4BN7Nxq+vsXaqq9WBxGapx
fMTrpxLYTKlhlKxNZwnhCRMWHGzd0NPCejC/d1rD2XrGqbeab63z24zQKjN4Xf7SRlwNez3b0JNk
ZXFLsfnO0M+ARk9ISp0wpZ8DR0B1AEr4TWyS5XJR9KXTXVeUxtSsuw5eVZ2Msbck0Xs/DqTdvz6g
ur6IPE1Pe6StT5eLUniBkON82SIJaYXNB7PrmK1XEYd8GdN+HcEd/Qob7RXsl+Y8PlgUJSuZ2X8+
6CRV1pDToZeaZigLBLHpMplXkbKUvXhtlvkxb0sbXhAaBgsKCsPR7q81XWSe3pM3iDlvmq7Cew0w
nePts2ZYTMIpPGTUHuoz/qtyJQ1qjeuH9u62fU1/1/vH2t97ZCXjiXfZ4ZhxYM2/AjK230WNJA+P
fsxJkbiZLJntptBPiY0MhBH0CVuh0iavk4ViFbuzlcm5qWE7F7ommg4IAQWHfJ5CW+n2S7j6kbP8
YG4LzkXQJPyXqOJrui3fMsNNrAx30Ma467Ikk8Fcd2OIpzQpUgAyqaD5arkrS6h3iouGfyeVCydi
Om10ga65yHE2+PAin/QNhzSpwgGdRIOWNRouHxpLwLonAFzIcmdQte42y3EiF9tA68EKlOkhlFx1
QKqNNKLeEkYWAstmNAnZFpV1fbVgGAzJafUcu7l0NxuzDCRPECNy/hK+T4zzDKZWXUcQaVFIBb2W
eWSXwfOpp1DoIQyL2kojaGYugoEU5KkM9ci+7Ix6xDzhkOpAysylfC8bs/udyCfijHmch+unBz+J
14PpZr+NgqzBI8sZ2cL+Wz93qtmAuLTeEsgChVfH/xb6foS6OryYQbiGgBvX/d6dJ0hSqB36mqiG
LADVN6zweKXnxaLc1DC/LJb2eNNKEzh13nVkWAtZU46We0CP2fXm178boy3NUw6rB6/Vp74B8igk
LbrM6cUBM1NgfyOkuelSXaMeU3HXflWdzs8q+hlZAwti5KQXZNp4I+h+8yizfXA0CjcaUOVYnba9
7Y8am4ta9wT03zETRtY0DkhDzo+iv1xqeSQIJmGveahcbbVx0fXkelJjgOMlSPUHeupJdkpmRJoE
zoyNfjdP5lFm0SULB6BooldJ8byyRGsiodcD/z91McfcY4Lomr5vZhRwXRFIBiVCXwo/h0nfMnT0
FXpJcfPxh7z1rYqd3P7xugdLUAP9GfD5fBn2rc4RWG5293HfSqsOuRh0RnGsXdoUxti244D3Um+Q
24rvrASVwBHfFsLa+SOYYat5dSUP+vfz55hMTBR/1RCpTD06dczaNTrbbO2zoWPFWHePssHAlzp4
/DCDbm0vrzhTVbp2dzDPgp4K1+2B4Lxizg+LvU64F3CdP50S0YpWOs8/1yQzuhHUJN88ugfWsrmA
/ryP98BGZOxb8ie8wRS/Xt0u8MQJfmV6IyBuJB/sP+PLVASfyURukzSK5lOR56K0nRuUMT1x6XxH
ZPCaQ4/XU62o+yOMa0KJ+yxQQgJ8d0h7H52+OKRA9e4kZTr8TE4xUxV9FZto7b6I9b2F/m+UKX6I
4ZCdXJ0TwaPsMnMBZ92owP3lWGaqMD559eVj4kPkCoKqDoXjmkagjreVb33s8QL+2/h9MTEyqmHg
femo75FQJn2BFTRx5QMXFAbeQcifpV6x0G4n5tFTdEtN+oOyjvH55UpNiCodY9DYDabya7EII+MS
OtMu8sWkZazf3+lxCml9H+ZOeSMSsDK2NCAjDtkMZ4cpHBryay/pxJrg9JQ6ORDJk0wmBgP4DzHq
RIo7hzk7mH83Ng2SQ7UQ1rsxjaPbRMcNwEgvIxO2jLxXHynNlrCnOwbTfkGO14pCi6EcOpWsjksI
70+BvHLzsxZlI2HNWXT8KyWILyfk/H1ydM37HoksAI743f/By2vzG0DhKNhnD+nqsuf5A+7IwsNS
4V2LnWkFSz9+Xkx8Ys/OWX/fb+88T9Wu76wx6xFttDKJmmNtYXBStLGiCOHGjNRstz7lWSRMKgkq
cvr8DvITXn4tXLwNZ+OzGqIvis72BKuEH9MaZcj+gRSFBWmrMli7H8Vm0JonGQ3ZRhsF6jLLDL0+
mv9ptBfccofiLj35+kBO31vKeJ5PpTA0N4kfEIxMizbmrvz+nQGnCjetQFN4TqtP7xKi+SbtRKCc
8v8gfbVyi9DOtwDaDtJj+BhfhFtAI9LE8TYhbG61vDWLGzDcbwZx54dOwGNP8bNCbdKCFhPcgivJ
P9/n5IELAiUQ/Pd9Cde0nYgTaG/1NmhOX6iQufB865aX9waD3GAy+udLMfpFWQev2jtLtIdap98L
jzAgAWZLEFICsGFUBpM9lUNu+BhuV5zCeTVpvI63+X0oTqwNYwDnHqWyKRG/5g2nCU5FXmVIz4fJ
c9zAAXwQWms2S50h/WtlMCelzcIigi6WHM3ijqkSxTE+QsDK6ks/8oSxQ18C40nwbI9xzxTFbLhL
vWXuLLa4oULkNDfQPWi0HeRaDkrGzHGiFrvJbA6wKjQb9iIgO8qCE5DTxKxipIqtgznzvuyzEI+4
2CmRJfM13ZvLBWQFkcd6ief/ck8S5t8ls9ew51wqxh+M0Bi58NHiqAb4lyj/1+g6tM2PCdpHq+9z
4j321uRH1Ob03hkf6BCwpUIXDW7of1sA5hH3cK9R+fUavTb0UK1EJUvYd+6hETTABFc+QCtSDBgw
W19cQfMvom4R0kTxBd5ISuJ9ErQ7ReNmKBAFxIJDhgGNcOp2gotGRQDcNCFbKrCd6n6ZMa5FrvgM
FoakVlcSquLkKaa5ZBnlyPEM8//Kbkyl2mo2MgwZav6/FikI730I9m0z6V523D+W6XMh44GAfFVQ
o1k/LMMpR3qC2S55/lPj5/SBpYta9b8DgYx0iejdQCMcB8e3gbQre5SJvBebKxuA8W0DNbbwbMFk
sD09kDLJEWB2rcvlK/Yz4X+sInVPFauM1jVtXJzO/RvmIXGt7cNvVvgiYKrYx3N99DQcdryhYo7r
F/d3Q3zqZSLiiwEwn3lMs+WRzkTm5hJbbHUw4E6OrOgK6NzqxNXc3HA4wFE5Unuu21d0T8t6u29W
1ovDXhxDmB4sNPQfh4FHyUBGy9yr4nJnwoNprC3UVDaHPk9aB77s3Ny4ihBYBpjtIGNLHu1BpE+1
L3dik8WAu01aK8luHgjSmUOLfjZZYqbcA1EHPtbpujowz6cKp32ZVz/gMEGLeio7CAHz7GpmjXVc
g4sJj7OrXmBuNUy2JWHz/ZlHVSLm3Q8OdCExNkl+bYH/38VjSnKTXfadLcsJq2rqZ39oJ3fMb5gE
KSkUVchqd/W50PzStJZLZIb7wy+R8uF2HY8Be97tTW2rIiiNK4iZvNEwUCCB8Qk4/KgO/RafH3pY
rh9AepcT2T8kyU3nUuWUzOlNiX8RIe2Tjl57trl53OvWkh2a+JUePfUetuoY8JOsgEqYTznSnpT8
J2a4PfTDuI29s/PPsAYbYuC9H8FMliP+ezr245Tev5T1OvhPd24dAr8J8gcjn7qTGnQbZNZ2xfjO
7W/1oIcPZlp0dnHtDCdMYRltLVmfovxMBZa2ehXE4kVW/5nRn79uSLToMP9lh/B9QZmoJVSiQ7oG
Ub8gFcw1mwD/UJz+4oWg5XBD1LKtPIzFZXpVLcGUm5+PY4iNWcM/4zd2UrUo5pavjft55KVS8hE6
zougHVUPmOs/JhLdaehjwazZhAOtFK5iH+U24BL9a+JtxRBFMFcrHE/BSW4sHasbOQgvBgUWWWyo
E0h/3EWAnrH+ohT4z+dapqr4JQwTjVElnnEdYsoHinfBp0SEeL+JSb+DtV7PyhF7rAd90PWL9Egr
nXCAviK0wyFy09SiEB0JD9uKHe8ND8WeRejTrg/WyPwuz2CQV9Ycil2RiDQjeo9rUwAg3ISVfut0
jpd+FQcETnZm+7M5niLvawuVqWPoxgNNV3dlz4IEvtqw0IYDpKlaTVtNHyugRGlT0Vw7LS13HVyy
eKLaZmjl0wM54Ine/Lbv+b/m1F54raYePMWMxMg3JQ/FOfpVCM+kRgg2Mz5ksclZHGa4r6fWE+st
5N5AeqRvUG37Qd2rfdporkC96a3LtxKwC3xyatTEd2KUeC9MbZAEXG1F6+y5nkIdcJ9blymCQtEH
gEnbuOnGeNqLyE+4e5bwmYJPNpmlqbEizTGOle3lfWW9VyuJH/lZJMV5RWkoNg3nNOU8MEM7w/eG
6WRnRsTh8Xk1JCcTl9OBU11QqxcyCk/wxoK7WFyilncxWNSPwAdtL/cAwnIX6Fm/K2NhfW90gmHi
/5GlH0vo+lMgT/liVT0Mm6HaMEdH+X/S/V72/+mHiXKn3N5remRDvGbrtEPPD4ESrL6Ui6sNTi4U
lqPlcFXaMfQRVP4Z/DilC+r0Qb9O2et6udHHwHdiVVHP0OpQJab+7ICVOOFw/p8SfeZhGLphSBjC
6V/yMa+GApqAWAuIUTqPzBG4jeZy9sEoVMcwWLkU12ZiDE1ebx+0+AHWPKq8vWw2kXvTBfRTADA3
5YJGU6VOWSazzGXHNmz/s/gkcYHNrHm01bi866KCIagIOoEtsxmwAvjO2PcC2iIXCWPYcS7VZhuD
uD34ztCYAAqtHxx3O+x8q0S8qKUbFkUtxR4feWorn2l9aIzSOrpES+QrudybKo8S6V0ZpLnTE3AF
yUl9xSxf0s401OZhlgRE3P6gLe6NWOO8tutpgWFSoy1A17/J2qSB42c/eSbOlJUeS+4rqvjnVloI
0B1vdPqGWSBGkQIUeHOv/IeADwztvjslbMd8uwU+X/3PYh6eCV/6fzH7eDnKNiFpQd54iUbqunuD
hAO4QdWL1wACit50F31KSvoE4iNQF9VBl1GEOHyIbiurnrkIpllfdxjJCBT1rEXv7V7C+42ZJU75
2ni5OlhYZSDqG/SAxFhmjlKepLpaVbZkdhzMgtU6vY4OUm1Ej0xBH5pl0HxjQB4WEqfwa9s5mE01
gfrnvvFUbHSZaZr3Dbc6RUUFEvEuVkSOmJXSYATV1PR6ytwDHiUHOZH+TKH4HcUgBW/n7N5OS2kO
cCZMpbEof4faA3FHFe7ZO3VKsOdnmZiSCozUWQljPqCggQaYFhzXVVbYQ8rj3lt1I5ZCl9q82XZn
8JIw5DmK8ZJ6iAsul3bJVIA/y0vSeUp8Yjgl5U9zfR1MMNe1gNCT2yeOOVQ8ZIlzL4NaGlS+eFXV
itjW+7qApby4U9J4kwrBOmbNNoGAqr2VPOnV31oLfPNkYBFzmLYQHzAAa3jY+0HcdwmSW8Bp0ENv
q4/Fq4Di4MEL0NBJ/aeiv2sH56DDx35siT4NN61TRGqtRnLYn5+Oh3ts0J5iqpCk3G/IABTGn36s
W2lvKTkDiEBAXw7c7VV/D4ck383zAhyAlE5siI/Bob5lOLkgsCFIQA4x/foPP5OIHdfExJ7lK1Lk
DJH8DkOFzRgoDZmlMbKY1mCZ75mK91Hg8TMLSVKv8z21KSt86TYIO14vBgLFcOXqO+Cpz+ImQuIb
3en+KdxFIeEPf5uuZSGhFPA9mLZH/prUvsvuTy7LVvrvFwSnc/njnZ956tnzly2zfd+G+ekSy4bA
oJxhYlxJHKQkA0RnH+ochkRUMP9mjcQPinNk7pNrCb9z/Vq9Sud0Mdn6ahpsGawvTgXtUkH3trNg
8hyKPq9m+Q9YdWeHLnAx9j9Z9dHxxaG7E6MrbVwOQ1+oWa3J7QDIBvt+hk3mWop9r95BSGMLBAjA
MGQ0noJ085WzJhDMsBvcpHBTr0vIQP0MV6pn1+MPm4+3Du8HrUlP61NqxjGDsXN3QcbBmjb92nr1
+yX8ZTJdcLCZT+uXe2HkpKXPN9SREcDI5AvmY2KvFYEf8ifctlfnLKdpi+hX28dQm8WFyqAwtN+6
aHCgXgC96VZVP0GWMWhQK0hVzKddUNpMjFpOft2546MHBgmnbiq++07jBuVXQ4epBWZ4X30CSXfH
4PIneVIsJtXhEOiiEeNPKkZJzg+nW3pS83XUN9QgxTfB8UFFs3oe5uVd6puDQK7wWlSnCExnj6ww
xfHtLlLf2F4LOyCMZ7hlyS8SfVQl62t6ArGSzSoAx5vJ8g1fEpzAzlI2lHtHIBcxXBD/BFAU2mMF
aJTeG+PRSBXkG7Uk1ESbA3XmRi8ObzdSMMkkhx5E0EQG3UejFrwakV6rgRCLxc5b1nz0qBPkR9LT
HH5C5XDycUkRNAFaYYdDzqbjZJ5Iwx99kHvJ06BbmiwfJnRv45d/u2+s1jR9XiUl6n4KWEqEjaHO
8+ytXnS9c/NqXFkFHIHMQPX1U23e44TgYX3MFyoD6pDdrT6eH0pNIKCMWAsFdHbMtqi6NTS6O2Hw
hIWkRsQg4dVuTKL+B/+2ZnhQLLbMLcCyOvejBc+xo27LQsVEmM3h4Yp6y9FeffaxgnWEi0RjJaJn
yD5W+MYZKV3tLRr09RKSvEydQAWuyk6qVz2+1n4pN4geHxfg21hikW55oUiI1ODpU7plxlQqH3Zu
KQ8/GyjGIdeHr7A7G+Ttol04H5lWe9bA05rhdBtbZzy3jnUwQO/6WMeWF7QBECMctq/NySrpDKve
P2tX9IKyE5DW2/HzcnrYU/gN03SLFC8XKT3cJvVYrw7S/whmvwdCKn1qAXwQapSlVkW/j6rzCE+e
9XJ7aB2vajQ4FNzGfRV8aeBui6GqjxkZeUhzSco+mIdqn5TnnTYsi1UFg2QhLwVY41eYZwk7UOHG
sjpJT7zoU9Th1KoGwNkXEvsXg/7cqYRGsHI3OlChlMGfKvX5jvNANrOR7EHIKyjDEFq5dfnVC88R
L6+U/PP/E3k9XSS4CqsoRQAvU7zG9v67gpKeN2NiOtN7q5skK/Vr6WZ/3e5ixBvVvyU3UxDIzCyv
VIFxlpjKNfIz4uqOp4YucBaXoG/tojn3J/DFUvjEDvH1tBVvzI5tbIAXRaRquFwQySHOW56mt5v8
fHqM9E30hDjju2pEWfkcN8PiT90uX2eZu0EV2IGhe5PcxqooYUBY8nOyznzKvgLxF6a40J2A6x1x
F3N41UgY2yoEt/m8c6AXF+4OWrwyrwPLvOD4eFFzvHjMhfmGDqJdaaZb+bZgaGG9amMc5j6keoK8
xRHQAK6g+asWvITviBtvorKS9od+XsGn98RmQPhDXttPDos1ur30Nshum0wvkgBqozZmpvMQDt9M
UNCZvlfBc/pLsa61kgrBM+AhXU2xvvwJXhSYWRZs0h5hxUow+Gtmmcz65TjS0cRS3n8H4tsEETJC
/n0MgcLH+nrAcxwFeMmZcShGR7OqQ9yVEDAtX8K1X1Dojd8TLnEi2KznZdlwb8qeaTcFfnV06ai6
x4w3gQUSxPKFtN/a/jZNhoMNMSK15YEi6lF5/xfjM16ngrzFGgc4eTCWaBguve0ZUXPVgonGtHA7
sdIqBEMIdUhJB2JV/hGdBskgrvG5U8Z5YOGKjzManARAKGlEyZhSMjt41m3RMPZ9W7DsxMESfzKr
aRb/R2LklZxHPTTkixxvLcWtmgeU3DI8IiRpAszEI2csa+XS602KCTfgGrUQbDQk7JErK6GqKSFI
27Ivu0lR5pLAJNMsSWaExnUg3NlZU564XZ49XY2fk1IoF/dBhCSyljnqND8sbFD32tZn8QwhK8ij
UbX3CddX9bY7hrEs62VtVrehi9EWhOioeBn0dYv2ipfUdkAFhXeFzPLSNI8eembtyfSZ3SfyU85c
swHvXPSHavkjRhDwmfYlQSIrYNXxWfdVBzNHTgjypyl/p7CMUx2k7tMcOH7aPWB2mKgPSPjulDr9
OBj359YmxhnddommYDLLpSx6je5KWknahdOsUS7h34NBiV8IE7/yPPSkMheQ/NlhpiQ2rCqJEYHT
QQaSNtVjCXX9VKVd7rhWgPJp7bOw0VyyFNlHWz6VV9K3eTKxeVz5jyu1cChmmJd8HQMouCU/ckad
zlMI6uiDli6n2j46Ub8dfgSSDFzlsCwa1SXX1yG4TCXrPb/UPYenoV+sowbh2Ifvs4okOGulg/Sb
pEGvLNtD7PtcYL16UQP1z4IqXhmfDDn+LD7qp3bCGpz1WEnWvsX3oKXDjb1RAwka5x0buZctDFT8
ohnQfF2JPlPUUQMMLNd4rh+AuIY+BXwbGLW1pFjXLz+/jr2JyDb/BC4BsNMg4dyzVbR7nmpYX/6z
RN4XuRQswTW82cHsO8r3Ab/Vm3WBmA2brYYeLRaZOhwaOW2BmOHhcX1HE8o6kWvyAAQKOeR0ZkEt
iFkUtehGn3KSUwH0wnQeg383pRHICpGRmbdTyDqXfOWbnQ/W9IE66Gee0VfXm1OmG4Kl63rjoxU4
KwWYVbfHiTmdEhROnXd4v/NaH2H+7AeMGCVO/EOvq6JSt5Q/mhDrQvJd7XXeL8Mdzxyp/mplKbLU
U3gk9hnbwk4OmjyyrNrRxfJU6aCRtFHJlc6za98bAFP1HQGgiZv/Ze+ku8VUaUzm3A22oq04zSj0
GrdpKB/2NI6b9+ojWVzHaSTVBBEbBdscOpWmIxVx8bw615OjKXRiiBhthCH9bmdHPLZGkwC53ixN
tBPD4+xqSyPcl7pTrWgQC/+vSUFD8XKDxrASNygHtTezvyiU1sTwxjVRJyyMdGKxBka68gOajkmd
urBFdfiTos99UYCTCpRgBl2tF/JkG1D5XDT0IRXINSR8K3tiDwMMkqoI/TIq3jKNKcoy+2iCMqWm
Axe8IgAaeaGnEOl1FHtLMvJGSnAmAKKe1QIDCFBAOeUCpcmKJD8MwYnxVeECYpsVGuwlYGsedPkp
S3/c5OE7+/+2t9YwOKMpwvU2/C9oLVlIDexmAhURRhOduAMQXoOPZBXFdh8CbWEagSqywBuNHFjB
so/z7bS8nRhtopqMwX+xXkoPKa/pNlGrBurgCMYu/BjGrUcV65j9g3qhgW3f1vIGdJ6lAAGSczkK
CsBowAEfhqAB91ogQrEjaO99VQ1F8HRmMXv7lhipWyxzfVKs2zmQPkjV8CXhnbbr6lkmu+lSkHaF
8CfUXnybApxCy3wYYMc2gXDqWwuPxjgLUnCES10I63l2y20wh+BKuJqlnX3uq/UmeLcLCorGepR4
+RopV6h/m1l/Tw+ooqSIAv7QIxD0BPbsHFEZuhAKqBb/9ofDEMbM5Mlse4DFeIvJULXX+pIoWORO
OEneZW7yxgC7mtNXfL4uJqlSM42rRqRQxHHrbVBRRKymPrJZ6Y+05PhP0QZP96ZWdB9ONzq9k/HW
O7LHgQDtPuBxYtRqjsu8xWIZmm7o2QlXdgv2Y7tzPCrxXX5dcfhHLRcnEfnA+JM4C/CSIQOZQoH0
YQ/nEjjy24E6XxqcWCHufKWo9jM1TbE+Tk8qEPFogC0XsGDOLGrZ7xJ7J77uE2QBCfT6wZb7GRyh
UUDlJGw5hePZoaL/4mIvCsf4I8IW/y9DXz67itNy7rN9TcrlSlfEQXwlyo1BKfVtTamFWLi+F888
OHUUO3GLH3794GnUjHZO6/VISnQ72Bp0BJjlZQutz+Fupbi0AmMnumMeWYmWK5MXQQZZryP8cY0L
+pFClWV62YPeIoAuhkNvsQE4XiIOPVFb8L+bwUzQrxDwh3LeoG0Uq/v5tYBjUQFO59SJK0o6tLJK
A+Td06n+kuEtd7MSxrMluwWE+CehS5Wsi5Yo/kB44OQz8geBawL744N376ks6DfOdwllmFopMQhu
x9qn0WJU1hdA88DTw0tzKiU58IWJ2l5w2IpzHzmIbxNe4fBCN6x2j8X5r8jqVb3yYnLJQAnU3k6r
H8vT2e5I02zKpkppeWU+yk6y2COYffhfXmU/dKQ/vU5LJKDyF/dspX/tojlX1qi7o82tNS3VMI+7
yxp2M/ROfAsJXA3nQ5AzmCojJuO18Uhj69pdVo+msLL4SqP4SIF1eZno81UXlB2Uhy8Tsj2YNH5I
LYN9Bf+OrfhPioCP7/PSwKyCA3JVFIPLR2WZ6WeNNhDGs9q7uBwQQexXHXi3HTVK3zqCK3udlXSI
duYTLBv/uDCzqHIc81iKNv2WE/ePWTPyiCEEi4oggejpUM7PC0b1EjNKEo6Ei4Gtk9Y8aOg9FWn8
QD/ptsirTYakCwiVVgy/5NyiNwayQRBIkysyEnWJ5WsS6Yw/+RY6kh8iKz9X+sgAb/HT0JTsrWp9
+LrUB7dPZIm5M+tNiF65XDTxram+PtyJysFbacxJZzzvwJfXVu5HZGkYyupOpJSms2Lerjw1xrF2
+nquawwiOzQjrMzQEAYA6G5N38x/zxcgsHaNU1IhcYx0e9nRa5P92sdNCFTDxbut65VV+W8WDcfF
R772T8YemOTrxcKao/l+eFS6LaAMJNFQS2ElpSnm15M9F/hhGonXsvV/R1OUVTSwnIryFN19FuNA
4rKwXA+yxxs2GGYJlfv3ZWXsNROnXK/yQZOeEdH1Lb7WtC4dYl2uvwQDgELnFnBOXPkDG6cJUGko
F3/AyWGjYp27Gbi54EHzdkSIZVMC7eDfcO5Qow+9v589SQukjo227t11wCzdYXcINnuO4ywmKO9Z
g5gRHvVjzGUZmzmIFFCJ4TvANemCxmCvFxWdUXDkzMqhPfw00I40yHIGmMMk9KHEbphST2cW2IkQ
lDqJjX4g0tRcJMw5h+z3Zn+r4J3/UPmah5i9PsNyF7FFjPEd7TQ2yt543kvtZl10/Wec8rXd8pzG
/H9ciPyyvQQ27eLfnOZiXgxWdHO69CaBBK6ToFuh9z2H7lDD6wIVr9aeg5sqRrYMy94EXwyUq9+Y
AohryS4KUtn2nclYRO/66AxdRB29pSjL+1GFXhYTk6UosGMXvQeC9G9xUnH38VnHYdmOFLf4XDTr
yLd35rNij1lMg6ceRl2yZXFT9vRM89XFMoyApkuCkpYOqwu4PQoOq5JKbZGFtd7VDJIzG0iCkRtz
JNvFM92wFMjNKIAljmhxHua2o9IegXaArkLrrgspoXtBKwZJBYrpeW6PL5837TBlOdEZ3rz6+EFo
jdAjBUVV8hq2VkEqWOaK/ld60bq4BvmJ2V4Hqqn6LJwolphopythMZSmQ9zY0PE6xI5+WScWgrL/
EWBN/lbscwJckkhmdT5cUluyJ8GhE02xO0jvyjxQSDyMsZWxfoTHkY4UzeRsjk209ejIQ3gNk5xz
m8WgFKwqFMSzNhpJNMKw1fKA2GMABkCrhsbT/XtFUNbMhGGdWbJ1qZndimu0SNaW8nWU8E+zBS7g
OSVAwlR76fw2A/EYbuKrDesWZFZDurZe359HH2yHde1eDhdnwkQwvw+yroS+oFlG36lnv2nGQDLI
jgQqMobPFuircB4jmHQY9DhaxTtQSCmUMes1YCdFBQqyZkw3eHuT07xKqTQM/DSkHYcLspve01zo
pV1/exqdHek9rwrYElOxelpidWrHYnz2vW7QFEmHHPFiUtVH9lgAgA8yGyz6CZOC1Sb64O23KLSe
kQ2TPikv7TVu8gCfu5F0UDuzRD7pP4EURFsg9U40d6G7soMzGmSteUGdvG79uZWG28Ycf1XYc/LE
AhdkaNHvrnlBltMqMzD+FV+/IOE5oEl/j2jxEqIbwZVaZbltcihcgT8e51Hfe+IXB9KGH/84oeTj
/bEGMNpCx5nEyciWCRrMQzafcBe6bGD10P3kp5/R1ipQiVAXA13HTIjNga/leAyJye7iwBksegUZ
296mRr4U3ReWeBXyLFlFfD2HUq/dcx+uWxy5Mc+OsvsDEK+0FTDxQA+IJ0RJzgxvO/BlBnzs7gRS
BPdeQXRMp3TQ0vPQQbfCQvHI436xuk0BiIoiigwqMhqVgA+z8X374J/vFX/BOrFDAWhmEP0XeE20
nF5Je1aOTpU/wOfO3bqMHlOLTd5Hf8cvo+N9GusMuBvNXtVxZ/Zv5fBXwe2uK/GLZustL0QDLmSa
T3VYVCrc7Kwipilx/cmLwVgZrpOhSBxaWEDHtHJFmFS7iHuHlV4zeYoZzpE/zn9Lqm3da1DS5IuB
3daVfDU84j+bFQIF9rAa5eDw+5GKbGenEazvhFlm3j9znBjsUMZLC9I1GF2kPMlcKheg4j4EAEHO
DuPyX7JRbksKqR08tyUrHu6p5tEgttRyFaXDKW/1zYzt5goeuTqyHbOrWftRz/iPa4w+hlku3Yaw
3Gbmoviq6G9EBQpFb6pPpJHlBUQ5o3iXdfXPOyX1Fwr8hg3xOt+4o61dKaHlRxp/DWQ1OMBTLwxj
FDQw4ropNf0A47qSj3voVv5HNR82qWe5JXYy05wSI7dUBEM7dPXQiDJ2IdNIbQlCMXYEuJDwmMH8
lpqMj+Nuug1OE9znv6I26ZHru8DKeF4KsAqnU9G1QIElv6j4a9K3gwQf1QAranZD0OBR2UUXtp8O
ZFtHmNajfmGzQmmytxlw5WwTMNVyrE1yHvgMi0r2jZAM44cwbnOmPxmY9UmqN7R6EkpyVvS1Wo4n
x9Z9QRvPYLgJmyluS/NO7goe7aDa+2+ZMvNFpVGQwnb9QFxXl9W5g8uO2LDb5Hlq5wxaEOWfHqkE
+9R7EII/9f0fqOKWnOKTTxe5e6n+zCr9tmAvoqkqdYXAdCPKVy72Hm91pBeQ/d4MLBiZHTaT7Jln
5/5xjGUCTn4qbN30UYcwWb3UbzRXyFkDnLzJqy/6opjmK7Xn/6EsK9kyAAOd4Rzv6Ka9zkKMwrvt
DfLv4QvN+fp0AGLmh55BIpryXwhNAvYecFxfk6c0RX+zQMTsKZGk1lT/MJCrcQDkqjD14U7/sp9t
Ty5dK6m+ZF2iJWYpEEJC6BNReUnbq3F4FVRWk9PpzfTQ767O9BLTgqXJQsse4MrrkACps9HLid+/
mgKc0V/kTuz/qn/3gLigpLOyvoTR6zXS+8hZfndoKKhJ4JM+XPeN1q9GQQ67GfJ7EeT4muckwfvd
iq+7yK21fkOtN6bUF31jq2G9YaLUBjh3fO8+j/hDse0J73SHMLaGOhsx/XSinSSHzsfmcKemPsaH
DtE/8w7GPUBZwVd0AE4Eh9Ho8+SwCEnDU0KG4a4/4bx2uK1PPJrPMZgieTYJOGUIOkAXbni+4YDD
++D+nH/aFmARr5vZ5t6rq0lWtXvGQI96Qm0J2Kwylo4FFoILTlbmDNk6H2QeD+gIur+ZT+iB4e93
y0vnxbYLTU+5oFYC90pLJdjY/M1H9PT0lFC1m7ac9cK1OR2iTs4ybhKobam43JwH5zHeNTSRg7dp
eNVgHCPaQLWT+9sWAqwwRZ1T9w0PR+KHTsQqp2rFFggGncweaePTEnHRjlqmP6Jz/9JYVY3k4bMF
2H3HcDliNTYTJmkZ6JO1m5YPNZmjLv2nb7eZFj1kZNXv/xhLQ6rXoH6y86zmLs0ciSVBkLahe0aL
goF1jQdUQWQx+CHLbRS9F9W0mXZ/g4cP3gtSkCO6e30p9wNcl0FJd+iafKtw+f7HfSzAxlTULVDz
w//E9hMgDo7XuyophUSo7oDYu75Mvbgl5Lrrne9dAnsEbNBxh/tDcIIirotw6aizKu8BtJfRxdwB
851Zu7CHUxgZ/jc0OtzrzNQXX6stX28Qr5Xy6jvwyAgwFkSOqbs4C0EGqK3zTF58spx+Qu/Usm7w
V1z9CsETM9lHz3+lyI6zBeakj32+Fpge5s/OSAOjiRj1suE5INDJIy+E7zNpMCQKNytGvdPyu8L6
/wEXiXP0Iw+FQWuSBgFQ9ZDJBu8dJDnP1wA40+y3DQ7YA5pjPGzL9hygSdSKjv1RHirbN7hHeryo
Hy9q4AYtRAwCAT5dE0MamRhhWqIzmE6D4QstMh1R0lW7uglKJvsCp8nQN4ZJVjf7p3jiF9Vh7e2j
9kfOcqvZgXzMRQ9obRym3xQP7Mw+gKcyPT5Na7bb0sriQAmbmIa3ZMLYz0ptf2cF/ZfwygOsADgT
49mImPtLUuE/AuKxa7fm9P50XttN0RoMkftOb0kZIPiD7e+luI8b889Gu2c7Q/E8eK8myCarAtX7
/zVRapf2nK3YYEpFDJn0ez6G+NrB3wluYL0fji7dJjwaSPAgELanxc/z1cjLSIyq2AYGUH+340JP
BapxhPKKWkuHuEFzwFrc6qVqArZBk5G2Ocaivv5ImGZqRZN77YM0QklPAPdHf8wcQ53XASmmLZtF
D2w8fcGTjE56nYdvJxP3tsbbXsE9Ui+Pr3e8yDUN9+vbi4Gjh4K3QpjMZ2mUYpuE4GYs7xWfZr4m
CmgXeQZCIax6BIKXrDvdQv6oq+PjNBCwXDg1eXnmJF2fxSr6hG2VbjyaA6UUh8MFlOt8lNex8tgP
vNxVzNmrO6l5S66P8PvCUhWP0iTR52rEiilqpSkRd4eLMXMiJnk3EhfXMOJDJ2BAzJtcyeccFDdv
Wfc0yzg6v7vPfjXVHJAvndvZlh+B6K+gsJet+NnATo59bDLiiXtVfH3zZiZBdpWkdvgR4EJKg3fD
4r+Nop5/ueyQqMh288p/EHMmMZkAqQBadTg9euOJPOyumN6uF/dZCzaKi/HKBOMddXEbRZIk1QSm
FbSkuZG2lwsaHG2lPGxTJPPgHx+P899UKieCucjW/cvAZI5v1y+tRA/H/mWOo1+NGervbr238AxV
KytoB5o4zsudtXQDlrcrsYP+BBfYtI9LyyX1ur0F6foKlddPSC5sg+Q/0l+3F9+fzygKyp+W3RG5
+s8SSUsKa8zmp+JdZA9yTa2kzFuYkr5CsgkzaNSD/idY8zDXpeULIu/33Qh9HSkgpRayAJ7DB4BY
7kCeEGR0B9WbMIGUFhMZpIh/5rBW2/qKSiI8BWJFnywy/pb/6saMXLgaKrIcgiEtmbcPKJsvOylQ
Tw+zhU9XLpXbaojj9pLhsVjctToIwIdTbKHjzFPKWIC8IuMTc6/Q7BokTbhnMAbopjMwKRb0NixR
32GsLsSy09GbC/yyRulfrtnfaMkUlOjpShb2pipnnEl5DvdotXZPmJA9vlHlVb2y7Fnc18MWGd8+
gluQ8+WNRhOb2xvzttyUJv0xaWNE/2LIZrQcBbFZNaFDvblqrRgo3LMkQf6lDrHGUC7rC0fUvVMs
hRpQsodh4ySJeejF+nK4wQKs2gbqqd5CnMTmvGfqsou3FBrmMEjP6qzTAJLCumCcevJwW1v7JBwi
Vcv8GH9vjSz+HzkChd3t1K640zjj+e5HsQL6ZKiOmQwnXn2hHmJxkn1YQLhK+/EA7zeikjPYHHLT
M2lyNCg4jCS2Z/a5axJv7CK9jQVtsTHwMmzqU2d8So4bjnXiyKZi33uKjTkYLzCGIvKCE70ctMMD
oznav+cfQ2FM2qXgtHf1g0Rc7xJzq6qhASXazsx5QVlObN5VHtwuhLGBpbHDqXJdFod/utk16WxL
Pv7LDxhGADrPDcxq07RKgnBu3WFG2wX/lA+RWjVYFN+Pqe46lq6vddIS24RtEzh8l0uzEZxT+c/Z
6mMJ0VpvrCZ+fwGhAnAyOT16QM/rEeNh3t/mR3LElSOgoUTM0BKzL6yLj4zUmwcxag3Qx9O6bu7n
8Lhp0EnTFy02QLEyZmaLYxX9WhjMxf9X+BRbuOG6kkG6vJSiHjfXp05M3SkZ+c7ODCY4xBVw9NB4
UFScP4RiDzU70Em2AxlKqvWrQUDP+nca5V2d99EAoVcTiwqMu5nuHJBjSwU+vyqJcu++Zj6noIRN
dkyooYd45izmhS+nIU7nIhJacaU0TGx+ah2pOV1UFzIvCRh/9PZ/FLyzKcpuXV4oUau6uxsGZaf/
RO26J8DgUbrRQljDGvpOUMA/G7OU/ljQoU+NeYi0KYF/KwJBVNNOhNb4J6BP9/OOeNeGD7pu0zQC
L4a/OczaM3q5r7/2n2EvXHauVTrblxILo2ARUQxY4LSpU+twDu/eyciPwKfA2442ws6bhumZ/cYU
/2BS6djmcaJHuZyv40AKQ8c0PEmJepmGPvNi2LCvuc1YkZ9JvYq9vn0m7dKt83SkIFw5CGi4fw22
8RszWgLzcBk519GwOCHFrLMb/n8OBYwMX3OF0y9WlY6ERbugtBS4r8utKOFS/9cwFPoJI0BNxl1I
l94uqI1svRIgSMBgRr4BGnZliEc7SA4PxIxlHdzfYSGSulPZXk8lcVnL2gWNgaFWtsCEUi3Tejxx
SDaI9yrf4ZKYTRjN2F3OTYnCxFU21vZ7JrHnv5x74FvSSjYh7viaPx1BH9ij9YUMCTQSfHtK6fHv
WP2+sQZoYtUva/+GHVY5mHPBOBdf0FUtQjoeHZp331xJ67P3IJUvCh0j+UPKH9OFEwKd4Vf632Wb
c+f0q41ZiKJajhoy7lvzpaB13v34txL2zBzH42E/9aUUTMNtfT27UoqmS0wJoiFCuMC+vxFtTKAQ
9EEkf8Ro9DBG3bfdWffv7aiFWrOal9J0zn5YU/aU5TNp5gqZqWEkHy1UmtjyYqU2BX5g+lXO/YsY
EHvOcAjqpYcMI6gvIRD9wrwBTOHljGFut/wDQGeaYkpFZB2Dx/95S/ejWWG9Qbq+HK/UPpYFNge3
QIoUJhAYHhKhddPlskNn2JbkC+8sRCCAw8Vac6k8XtgUJWxE/0y6xEzEvPqpHO97zJVdxV06+FLP
PxnP4syKuRRG7FVEQNaAKYMd4C0Bmkf+HVcFRgjesB7GPLhdCSVQTmmcn4LJ7+nTr4MfNfQ/DV3E
f+F2enLWyi1Zl6bpbP96I96fox8FvtCRAu1BsO1satBvgBDf6QF8QdB84uVQjlzAcmogql6lWqLl
puai6hvIHVRtsGszSibBW6xSdsSXAnaIPkXbBqvCR9W0NZ3eOsjgeymtLLz6oBGWUgjhqghFWgpj
4Iz6f2K0Ey5S+Rfgekyss8z+zo/yzCInIX92CypEVzCiojkcrE1tCobGOI2DYBMPW9gcWCa7ywnG
DksoWaco/9ykrDSFrtf8T8WWA/TQFeRWnNpb1MPc5vgSKmcw7gJEAIr6fXSSyjccsJyrwNQN8sqL
2oCx8m9A2SKZmOGgRrggW2Aw7NXdk4Q40R1awNNwb4/w07ri4oYFjedDSSonSFx1GWl0TBroYKNO
624khMt3Wh80wXC/FwAc+TXvCt/iTAyKknVOsKUK/+cRpIuRxORsAm+GksYguLVDm6nwEd45iayc
jk/REc7MVC4cFxoDY658FvrgOps9iYuBlzPSxPmrPgKkZK8JG/G3EFmsq8Gp0lAxUxRKHHVIP3bK
rTP1F7H9Wg9GfEPcZfjk6vrStPkM0pK5ufcRCvDLt8QFCqbeYbzNNd+/54OTQEXxpK8fvgMuyifG
hLYzGlq2te997qsjDuU3eYILmIr+Jl87dd0Y/kq6l7tlCIiSetOQ9xXOkKLmAp8u85G6myHbEwnB
8dciH58+kxFp2gIDkoXqzbDLJ01Lv49i/4+Ek4Ivcieo5+8IisDJZnJ9CFX5Bi613c/s07f+5P3J
65R6xkm4kjsQ/5JFpKlRQJPhTFAZZl6PezqVvhgBeck0eSlJLaVSrWtfvBKNuhqo8opI+BYQRsVi
MpdIAt2aL2WYE35zhnQ2oSMhrJP8mzHKnP8ps93caMRTSAMVzxJslchBJODHWxxr6yFemUK+jxVq
kN6dajQj03E0e7EBIb+LA5X6E6XpV0wzli/kSvvl8gv12rsiYQG8dmuiwp+iKy3DNOrH3ygf0JXq
067Tg94LSpYPOb4mASOukEq/XN72S+Q92kUs0Jf5q4cHfehfhxwLal6t+ksl7ZTDOqjYJOY9lhQL
7r0QOK/itDu6iG+SA9+kTXlctmxQ4aH8cdFrQ+YTTLW0LwHy0LcJ3hsU+d6VoZVc7/2vxCjNVxkg
egPsSqnTTPbJiBnVqLbN1br9TtOmNPaNQJYsp5wng/HVXI+7WWGYzvn3VbTrLNCJtjyOt0jFeIQ9
YfoTWsDrDQx7q+UzZSAFcXgvknzcnKs7tkX72xZ4bCpLDtnRDWiHVdq9PEvI2nT5GGTPn4QA7zjd
NNRjM+qC6yMryZPOTlFCR3xPVqF1z6JEY3KuvT1TdJg8Uu7A79IQbD0e59+qYfpxfajmKjNpAMPP
V5S+udzJdEZxDM7wiX/Wd24C51xLejGxJYBlryeLaTmSS0cHWdMRGRahb4XSQTneU3OXx3Jx4Lwu
g18/YXUdamRWj9+/rUqXkOVPXN5qg2KtCDYJVT6IFB3B6XPoCqGyI6sx/Neo6qwc3ugHmUwCMAfq
wedZ3AVLDtQJAOm1Fe8z8iP2IWNZKhhVvkT0fQqwpfWTgFKd/uttemxkYCNYTq6fRu0tBjogzRyB
F7m86Dv811RIz6TXbcqIQFyBhb9aeBtQJryki0tzXFrPZBuQG50xYDa7IRIxdBpzc7bWTGpSx8NY
LUNHObehpo2zuuyCsTTrwWSjQQo1PwVSLJ9rjP5sywdXLAS+Y7ZvJBM9i5xQz3J+xYD7J04sRrJh
6Q9aTZaTDSyXZ6whJiGJaexlFOxVcVuZWWlzn3WZ9o1+yHmbt/lp8vJNBUAzQLRU+SreKJAc+yqW
xj0b7ev3ucIdsUArHmtLv0BtTwFzMXJqG82JDcXd1c/3DQa+TyolFJJRFCgGRkbP3KvUmBQ3Nz8Q
k1+iB/abj3FNcSTdXE0WbpnguUqd/dghAuFmEEeQzzmdg9DUDCUd1qihwoWxO84NTievEXrjQSCN
R+3XC0M5wwxy+1b5LNM2gRkmhRkahUCDSGpAI0dlyHlusaFYkIYBb1K2uTouSW+gwY6N5NCwW+fh
nw0XCO3vTm7YJB9jaabSIj1rPTcnptVOztnky6zTzqu5Y3TTmXzrTazwzIt7naPNuyU9kD2BRFYo
41LuDbx2y/Bc4iW68cdiyZ9xAgX9ytB1DjRijR+Q9EQ6JD4g4XCC5LAOOjdnNb9EXZst9pv7Mh7O
MePwatX27bIB6nvEz9TINBrMowZy2Vb7mR0JYUggaGEOuZiRYTv265I9I/FttzthYJNLg79CGr9S
l6whRiAuGtbbGHp+CuYZuxPA4iVHLU+uz7EwF/KXPgQQS3tjciInMdJkUZs3FdDDQZaBNPIDkSHk
gRYNt52ND62yT93GucY3XovmQdekpmX/76PpAuzV3uGDODa4iOw9TVclKoRtrXQwiWA/vDpobJqX
Xy18RY7qVrqSL8+7tV3zxBiKVyT55bKhGX6C5aHxErswy1bUKkjzmRHDDkoTQhE0xxnKld7RxCKi
0XT0XNCS+pIPilRgFt3bG5mM0e+XlDtLkwlWKzpezAP/tW0JpA/kaa6UtaxWofz0W84QbhM1XHTC
0Bm2GZ0MBV+VITbb9kqez2Y0PcFu2yjbJZTm2TjJLHy8u5baQooRyM23wZjBsl5qFhI26ZrbSt9y
JAcdCnN3rHT0DaR+i0YitwIsbZljwE+uPiwQ/sSOq6vlG3npiH/dc8DAVtnp1gNK0cSxphGWoIdB
tl9iUefAGAIYwLN0Yyd+TUvpLGZfQyyZ3wGunGILyY7a2xfnh57iwqDJ9McEnpTUYnZzghCIRI6D
Eo1VD9tC8VFk2R7GSylUEb45XCS/rHByF1xdQstKuk7KA0yjQH81VYQ8OSchoCNzlzXbbu/GZXJL
hy3L8NcEb6ioL+Osf3xDp2RaX0P+EPqaL6IdPE2ZJ7vUGOEvofltWevU+wIRKjq7jTjjwskjFaTu
uQFVHzXsFhbWtcSxbpgR9KLvlNLVqNxnRvO1nxIFJyrqMy8Y7PX3EzjzPzHwEfJDe9EfwKmeQb5N
2uNGp+vPuUVB5XhxINcFGxvT54+clCKveZv3+GwevaCwxiWIgSDGxCcQNKemhyzwr/Xpgh7dgUSk
iKXRjSCdSzLLcQ44iqX9GrjOli291FzFRM+csQ8XRtlCFZslQ2SGGD1gNVHKJYn9i/1ZkkZTiV6b
szn56VO/58h3q4IvtAT1Ju94rjdVMegjRjlMBZ9Y7CAN/JiKgcBjHdLt3nUZm9rRoPYUgRa+i3OP
+bPq5G/pKTNJUB8YttGM0kuN7djSLeJ81Zxd7i+VKB3zdZFslrFgiBfLcCK9ZX8EAHLKp8XnZZ+U
mvn1+/SoHXe82Es5qBkK1h20D3cPQKRHFbnWSPHR9wBSF+dGP0xiUsikp4trifa/r8d29bZnULgI
nLNqFthMxdFPB2wK9VXAgdFh4qjuJr83uTPwKsJyE/770tgi63YGVIBiNMZM+iha+JMdNT8VWyo8
cGsNacusopxwf8GeoB9nJa9m+oYyLnuETaoyLqnqF5zve1RX7Fz86yLJXY0qSqc9HvLZALMUskBa
GknngQmNDjsCucW4BOS44+oqCvw+wKO5IFu2jmySl0DNIqivXjguILcNIkZJ8n28Woiv0p7MoBwC
CVmqVj9tBVXfcwOgV+EuqmgykSHpVftTGcUlebBMOSP2VDI2ngj6wqJU5/MNnHgkdyd1XpgKfZSe
MLnF4Hs6xIE9rKni9lv6+U3nzvUFNQ613uIBjjBY99EWoJmY5PI6nJeRuj8HbZSbc2LrEvxDkTn4
vdHMQ6iiifIfnHvDuaLgP1dwA4iWcPJRoKyGoOCloRN+Itc9nWMu1JuoAE3nZm4xQ4JjyODYT2DU
6wiSNcg8xkLZunCMN2Fp7asuBI1ZCiBcQrJrVGZf/TYQbpMEti3OocYBxSn8ctI4maTiwz1Sk9Gf
vn0FT4PX3YDW4QGzgw/7I7TT2FVETv3NpYBz4y2vmNaNipQc7EtpcvSoO1RhMialNh4SGlG9mgux
47ifDVrcicLds45JwfIe+SqLXkWn9QWzwx6Vm0XEeEmj807gfD7nwg/cu37dmnXtWmL39l4G0dzu
TJlb3CeuoZT6riHxPD5IlTE+zoU/95pYdwNRyVNNBbnckIro+by9AEFAbjznah1aHkjRcpe+7NKA
tvgj67Taqn8Zrf1GTZLkYv6FNgIFUSl6JWAijVTdTLih3dkn9fg5DpFnPFIhVALlLeIAcWq/RZNt
mhR4Ap8XW1C0uh1wLEG9FLbgsYTmUMpxZzD+vV49eVZdBm6+9viiH9IfvxsIOZPYGdkMCtHJ1ek1
Od0TfyRaO/S/U+5/hi9Y/Zp+xJGvXVCAig0X/1u36wqWmS4OafhsrdRdrmgPLpStU3rtuV263abJ
NeDjXVX00MMspHTD3fBZpowbvWqQXcpuJygq4nBFrVMeJewgpV2IYvgduJMYLklpEMXklfKpZ8IG
rc2YLyvOiQogEPvbysxDiFMWWrWt/KTNGgez7o76khkDbpKz6p72oe6mp+tDwUBJ8mgsmaW62V8E
IxUGEskYciMXNXnranR7YU38hecKd+W//gMafY/EkAltJT2UH/7gcAeAu6LTGsz9vMf5iYd4xSWD
rK6uHYGSvZjAOHQKz/X5BrDorADEH1ovLiSLInVTQ2nkXjNIIFn3C6Zwg5VDtpBUunMD2qW/kskf
fhGlFQ1r0SZ9m+PlDBOVZ0r0z3OWT8pkRW4tJOl9EERNxQSGfHCkMJD4v+37xo/IqiLTlRVL2Tdm
nSASUXhY6eZV9CZ5OH9eU6nL2GiU6mViR7tXW//FRF4osmkD8878ImdEu7N6F/Fu50TNgjXyLo4M
DIwNqOwQnpfmmazZDt2265UxJsW/WifTSdDkqfe+LvCF0LrVQLoomW8H/5Vx3w7HL2ZJ5JE3yaTr
zlvCwFrkIIlTM8XcajTTDwwGE9hnk2ghwjyG6uM0GQdfhE+WTc2YGUKdveHhEsiOi4wUSUt9f7sQ
QUhKmUaC2DWLoG4pgafHw4wXfBGFIr7KAG0p5crVRGIZFYUWpKWmBaCKA/Exw/prnigE8eWsvv2M
IF1NRycmLb54pmHz7/6pOJBhB20I9NFlATMA5saCv/Wg0i5ixUU5/aUOHFo5DiVBuF4gR6iPlBEz
mVMIUgOFbWoAbbfIdF4WP2KShDl7YhboD6K800LXPBmP1Qm2nBYFq3fB55kz4EepExL2g/eSSmVO
5QuacUnT/puxAgquYiI0Ci8h8JujCp4UCbbNE8+lPoY2gxRmqOhp6TaGInmZyb6KUhFUrK4m9CrF
EciU5bdUGGm+aF7XJxXs7cGFLi/Fd+bFeJg8rhrMDWkDTdh076AQxH5aWh/EETqnHuFBFFFlLF81
u9365THQND3qKaNkUwIjqLTEPLoamRpbspScUN8PGYjmxndS73wUFlVJr36fe1UjeIkTh26BzOWr
3KcmK1JchhZw5CsrFxupv19GNYiMaRXnvnACjojlq+ytO0lneG4KxEpcabRHEhAK9b/tO9Q7JyAl
KDi31Ka0CXuXDptpDH+hKMpMWoXr+uxXaWN4R2yjO5iAFbkK8xv9K3XvS3zyPB3afRkhplXsLMPV
d2SWLblN/DBaMdATGo2k7uABI/fsLMbGnk0fqs4Pzloti+fZFlauXOxnVMwxnA9cgMw9O2SGt+B1
78cpxk2qMjVWdFlPLkcUPNSmUBy87RY+7SS1TH8NDhhFmyGtmAJxWhiHBZ0FlOFSjdW/zWRnqV8x
q9QmkTkd45D5xQZ5ZyhNUauGuK7H34v7iKKLGRJ8CA4BLbSBP1OlugOc8K3VOex8yZnBHFRR0UOS
qb5LoPI/+ZZq/KH+vuEM/+hGmmf4O0qBcS/lPYlnUyL64eLTyJNB7Zn5r1JojniTujJt6DriBrSw
0WkuF67gt/bGUW8i7+Xr7QRtfpdRhvhddvaC4eqmIru4BvXNetAJCFN6YyPYz6yK+OUFXi5sUfLI
URKv33tgqFd/rv92PV2CXapO68m7VJX8kDpQpGH2cgt/erLOBuK07fCVTjeq5Usuz16W7vz3CVTW
s/EVXn5zErh9gWegkBbwqeB0DV13iUfIMPudMwgH9DGBflN97RLkLDtaTlqmP2sh28f+wJjswGys
ih6mwGSHop56bwy4bJFV85qC/uptt93tflNg3U09I01iYGTt2UdcDDVIBZZ02g19GRetUvYEKH4p
05PuEyyQxtCt/KZqYOoD2ymU5oryIKyplWEqoDlYxrn9lBJG/Wz1aN1fHNAKVZ/pVefn+de8Sdi6
0tz+zBDYgALgjtxT1+HzQSSOuHunZpoEFVBo+sLymnaPhcc7XpTsnoZOC03MLH+wWow//1O4kixR
8iXou38eYryoWSQKvXVJDFQ5Mc/2dvL/l/vRBNRNI4A7IoyOyzrvAAlevbMW5ggK50FOvHvy2Jys
m5eNYa9B1UGL7ih0145VrXNTqRSmACEQErWR0D0k4SuN+Nsc3WlNCR8+OVgzQRqSEk7rFJbjrvbQ
rNbFJuiVK4XyS8vCob3wcUAqb8XasWZ/FcN2be087Z88zL2gdpMkRZjCHf4tYrlwhfOlyO5AcOe0
Eas8OnuquWb0YmZ0jrKmPLDWmoIZBq030NCU7exscrlU5n6eBHochIXKBuPl7AfSZoD5fnumllsJ
ksX2YlAeGhs9F3ypDaEs0Y3jDros0A9D2CFjTpbNa+ddSdkz+P9M2/CL5eLaiySLmXmq7FOjp6fV
Em1WzrOC4PV6/S0+CwhE2YpNlH7ZFjmjyPT1VhM+Dkgh6W4/YhyzhIaY4PdM6kkuTv/u470EU88J
EvbheA3hweguCtEEW4B/TeTF3TxNUtzpPNgXU7jacU+Vm9NDjEokTQ9In1o0wGxzNiSi+Jq3kfCV
XHc/OojmEkCEGs0lN7SKOLFT/7y98wp1tIyEI0U2/yE7lvcKVrU/XGTteASDO33/PPnr21hf4Pc4
aGsnvRilkD/F5Ei/6x4G6Nj4+B+jPYKVJ+Ut4LApEeBRTVuAQD6Vj9rhyXy4fG4KGzfHOagzC4vh
LwV0iy1vqhzuDNM8Dhx4YBXrrUXCAKr5bThz8Hfaw8qVMjGkAyEKcuqdkQQx+ALGHKhLQsbGFQVW
Lfe/59e3Q0hJSAsKYYhoT6xzoYVmDoZwUleS/2GhNTrGQRPnP3OThdHJwSwsOvTqGiWdQcCAuoJj
xgS2zwJUbvEcllSmIMvdFcCoIkECBLMeFGBmSlcdRFdyWYmS8xlOfaSXIvN4Rppg7RO2fFo/ZlUI
DEJJGZyHjBQIO62Uys+8LjsrWYhEnn6/GvThT6aiT5ISgh2WM1Nr1iDm3oDzBsY4dW0xqeoLSPpC
kscWK0xpy91tQi01egt3sgBsOPpdrXbX4fqdDye9Ne1Nl/FTHIKV/lBoSG51sXbaG4MjI7GOHUx/
Hz0TyIw9naWuvfx+AslYOaGMgDilvZ3GzV6toc5GsoeZYZOXiUgipvqEXMcndihX2WrU8KeGjX0A
+fHBifgW6FaQk4SOLL02op2fkRZ2IHZsDd8k9JTqvm1/juZmyT36eKTiCpVRCi9STkm34ZxFYtS+
eOkb1SK++7C+rTpmFtKKHWUu6TRbr6YsKz0LF7bq7BJ0LHHkx4FaktY36fxA3wVoasv9xlAAP6R9
p5G2aRgzyEQdsVPZU1C0YVB3pPlSJxKOUCxk4blTjmzGgvi/Iq6XNZqYu9v7kA2OjhaEZEuVplmT
lRG4qaFcrLBbU84yyCrX0P+jpS3fc+K7YeZt9nhaPAFmEYO7//1E1TV0zliCyQHLT/iDDX26Hn2i
UeRWL7p2Ni68dvdMv7rxG2CEvY1ekYHXOXtwA+Ii0d4BtJpn6vUKDENIx0+xJ1vNk68O32nahbMq
2Wu3yie+SHEoiPWaesmoPLvbq3ueQ8/Br6M6AkCmeqgcmx8gKVpF7cb98imKH03bzekquhlE7JVZ
zOgvnoY+2csWsBbh8yzzaASvhjeKp2o2Wlkmrg3uRiOhe+YqqcN/skVqbuqCUPXf/q+cCxBdRnOo
IVibiBQVKYqpR8+5AemoW/WmShAgyVtX48GeN00QQ9mou7ES5Q0qvGxG9nJKsG2tRIf/99SKZU11
9AWqlQJGRdENC4Sksl+R+07FMK1arcz0alwuMg/00SZJBu9hBgTGdu4o8cTC69QtE5Ip3539SzY9
3p8028Z5HhlO3qGRL+fMsN+aLw7DdB4XkRbQMEbToDpbrT3Yk6iJVHLHSBtSKMijdmi2vPgoP/iF
zQxmh41qWzi4ECz2/EDgdo9suWlCGRF4kcpffbfBo6KbFmWtnhUPh9SPiQsFfJPqax0vgpCx2UF2
XWqeYEcWv9C8EZKVWP0RscoNzp7ywFnCFXR4WAwo4BcM4fYTUeTRVnArgufp9updxMP28l/xsej6
hc0RItgegr+A77bf/1WAoCyHONjPgyqSxAO7Vc7K2fTvbrhoVu78dXAfYRZQdQYKbbgjz3518nFT
vM0o2oSyn1MQ0Hl9YMvh+jLCvzDDdn4Kavj1QmCY6Qc9GBL6IVo2RpEfSoRMeHMxfPmB03yTyh/C
62CMzaJ+rnqFt0ycMYexwg2CcFmjFfbqx00KYsH0JutzH1TVaa9QC5CszO7/IagiRiOh3dTQ6AzY
Vdwk22PhYe5TPGK+iJ7vAKn88YdHwrZe/WARPIYaOHe4LBwcyYFqChKMXzWbXeYjdhGiMV8LP2mP
Pf4RLrkueOVtQTTzW2+0d8a3hKEI3vLVwE6plLkB0W81++SnchRWHQQfXqXsqQIh1Os/WnbEbDIT
B15hskUfCHkz0o1iW2WNA0g+zpNequXHXZsonVVB4jPHTZl8/AOqn6JmUbhnSVZ0byqavGMFNcTx
ER08TDYbwApVyPt0eQcH2On6K1iNY1Q14AKN8m2ePrtdz0cO8AAeXHUs4s+OB3VJd2rs457CmO/N
jQC51Iu2BHjriewkx8DmWZqBTsiD+qKFOHDHjvFNOWyShDQJxUZk2136TQaiNwOpX79romV146xx
399MNcTl55TeVApQ8x1j9LVxYn3+Ea8cA3YQ4db/gVvT2Ubjykl965bBl1uIXYrLy+voZ9jEIngq
vNVZdslF3gANhTcK8/2DJ99ra23QSvNvbi8zmQEmZ5MgGIvt6Qhmw0XGEsZD/Ksbf+ijPuwPD2E3
KUcGeRCNUbpkh5luBy3xpB0htRwBP0d3fYqegvPFSrsUrBHelM2zAuUNVyQuEX3ZIccM8s23gOpu
KaYENACrhUQc2URa7i+Ji3jBwdbkCGhRFxPOw8tBmDys+RNRaUubvcW3nXTPdZA8+Daucaz3pkjh
nHsDojdjVjyq8FS+vN9kxOIte6z3A5DEpRABOdp800RO8Z52NXrhKSfLWoFQagOXx8N4+1vlfz7I
zyd7j+UxUM8y+NEsh91Lcwzhk2ilKgiZ6NmNws8wf6QEITQl7mvfM4krKk1Bz/ZFcvStbrc0sgPs
poiRjwOmPCedUtBhVTMtznPfl/lsU62MELoNJIEwr5dvV9ifJSYmADS80qdV8rYjYBEubqkv1xeJ
KHH1mqO0Am7glDa4MXA1sQRWGkfhNYwfI7F9g14wZnz/cbguQGmIvKIdkK5iku5edE4TM64LGvBW
/2yoMAKU/13+VWEA07FKXkY50tijC0lAYe54oHplR+xabogouEmnOlesqFqq4KIu+b4tBZz1kdmP
XYpD4JHaz+1LqF8JzKQMammO1qYw+eKuMxSVHUBY8esKH5yVklbEbpMm4qVh6/qu+KmFz98dE4rE
Kzp7QlEloXZpyirM12xxb7peXA0HaqbIzXJWaOGwlwmJ2Z+8Z/0x0G/+FC+l88bs4oxB6Vv0m8Re
CfP/wkT7YXGspuqMfE3eyVCK3VeIs9reKRb50CAOu6KaXkwpAUbpyrc4OY/7WKIxGI6fM8bW+8Df
rVkFu2dKl3ISWDpYTztNrn9dvNXu/YpfQ91olmVknO+4cxWv4PX+fHyj1QwNBUuNRwv2pc21WvQr
/wpkiMnq60azrGgD/uQs1AW1aTmyfHejQd65uLwuiPB0s5IF55Az3xh3SWbqUh1CwophRklLc9QB
pXhNdVA6DRGfvTptGOzxS0zomI3tJZCxP15KdGVqlDRKN6Bm4YQB7zNiuqzJ1c4kXVPnNJxA8S/u
VFDamZnNMNblIu6mABIzQ7fCFBU6US98grn3OD4mwPrJPnbqw6y0VLHqm9f1jKn1ARB4H/TLKikw
LvSFPMLNV9f712G0ktFe3Iy2j0iHTvJw1WQg3K4OqkMW4HXZVv0keO/amFigOX6yoM2xV6vWQoGy
osAjLrLcMAndmSmYFqOx9fsaFeS7637ZT72BL0rWzR/C6tBfn9Dzzxe9v0MStkRBdAdW/T54wRv/
FXBc4Wmq+gAq0X903PqWaF8n1yilYCkyTqAt/8kJQWbx/Yf1RljKHj0CvQzlCKg20+GSjUw+fAEV
E7+SgKiTLfOPKu3gDOrqZRn2/EnI3+myoQzn2rX/Gz2IHdTr7xpbN4A2ejpIQ8ZFjrMHMYPMW9vO
D3qRJEREhWCaXdguRurij2WodTaFjpzhLxBUtGU7j2tBdBiisPsI02HjNHXesrkGVw+VfNaDHnlH
4TFglWbSsOsvFXEysuHO/RwEGhCKjeUJ08PoeZsObhPCWOKn4/Kwv5P/I6sYPx26u5O+tYe7dEDH
qg9wNvkVFtVqp7HpXLJOsYjfPKpyER5i74k5Yu8JobSNJ4tUiDiO7ZoN9///FyH72GRTOT3kgz1T
HaMjogtxor1u6c1+rJ1wf2Qs1PnIQu5Od31lNkahbJNHYHqhMKtBAyp5zQe+ukLJNIru8zJrZOFs
5fqm7vAV74pUTHTyEp5Dkn3J5vurUl+d6cQuJUi7RW61u8B0yeazmFq/JovZcF6+wGOrvBlic6yJ
LOMlNM2m5elFDPtLI0fitxfk1esT+Osc26uwEnwpi8OaWVax47Tq5Z+7C9mYThthg0GBWT17jyQH
cMj6B72cQAlKztalL07OO05UsJlh7UDWTyFXShvZeKkr1S5SvMtB2MbQI6GQES1D4Lq6FxiIJwi/
5T9h6MbB8Ub4tHC2JnBukeQM8lSVY/k3kx6XwucUoFbRKWlaXiv0DLs6RiLdEzLIlhWu1GZuTeqq
7qNbPPFgAbmo2mf3lhjxJJeXJS4tp5bQEdQe3P5iUbx4iaqTD9S+3IsNO8p2AibJBP3dRJxvdbhQ
R68LW7P/dHL2OJdqYFeZwYgUTdzGCJz3OhvE0Rv1Q2eJMKy4lIN43UTuE3TvU0tQeEHBUfV7NNvz
5EPK2Q9z75OroR2SXIQLPjDoLe3NQqohL3XHiCBEgqzWHlK6gP9DVXimSWjuYPpffaedkDX/8jAD
6BFb6jqg2FUN3mAqqpRSH7DuE5/wu7XtnDR8XTbMldMiup9tp69WA45JhfnBb4+7+re6/nB50dgA
y3OL4D4qs6jiYglWqU4LJtI/AyrAPJ2H8uxZfBvYk1tKqXQyuwlXcK7TW5dW+Ok9woSnGB90JwD6
O5Umynh9fjnYRm0vQcTySFFaXIBvXj83PayHrZdu/QzW2RX0hKNb5BeucXCQ4/IjjgvNZkbve6CC
79MOXAG2m9mrkhOZ1JuqpJHVM62UI7U/rw21RzCk8pXqjTFYp5CoAyHRklqHuX8QsPaOnY4wnvB7
Hfc3BRuLGwURCkRLpQ8mxcCSQuoX+ymfs9Bl9g/qD4b6Y0uAwPB08Ewh+AIKh9xhiBb7kkj9mOYX
k5ypSv4P5BD+XB+SQEvSeNC+1FJt8ed+kjdRDh1oLbZIe9Umm6bycIA+HpkawZJZQ1g9TtYN3/96
YnjmpksE52n2g725SfyhH9zug98L74RlCVwlKGSx8ExKAMjagsSAUOeRBrIjQdhZW+/48tWpn1w/
xK+MlZzNiTd912YyH77hqgUtncopl7/1cUAZDAIEkcmyjARub9X/LtJ8gTZsRWER18IRuDrK0tiN
QOWBwAkNBfAHHeRREhZ38uw9igvEuepcmmdisTFv9T6oGLtZ9U6N6zVBaLbxemAxQ7SO4mcKJkCb
M/q3IhzA1an3BFJB8vq9W7YDc0S5rxm3jJ7H7IePaZ6alCW6bq9K51i0AKmOdVb2KZgsM02FMMXC
HAGnwPr0yx13onnrCLmazeN8e7QKDKb3oxAXPpkKV6eyxfAZJ5Tkm3LL+pb0Sd6mn9yOCBSD/c08
PH3pshwq8MvjVX6g8U5O6b8XMc7TjhjtIUvKUWZx9wgtEiR6Hzu8Tk17mojUCImygTcnBblENksD
bS9TEAofKoJQh15elCYY1BBVV8A8mg9BYzmtIUeKwUeXzq/cweA3VslHQ8p1HywCJ6gVCzS0sp2O
uiNWx7qvCfnH3zQMaYTrGzQz2e0L9NsatfnN9kAR3iYfEdFbV2FroBuCLNBhVV+7zA8FiiYfNwQK
vmgjWv7P7kD+WFX8WbV8q+EH0dJxo8KvYZPjt+e33ML8aaClRjLW6x6cb6OvoEAPbW8XoUikKsn7
/oDYvos3heDED6+LiOvgU0Y7S90ruciRlqITG5imdY0k4crQm6g6Dh8vNdxA1s/Cw3JDnnCjB6Z5
g625qqlvfhOctKjdPKadwOXt5LDtn8OKVidwPsAfPkFmSLahSnlu2JWOQRU1vy1a8hEuF4S2Tpvr
P9Z38QglN8wSvYbAosly63PIAstRxL2jwhttTP8sSAMm1/JK04Jonbj36uPIzxXhvPsZ4X8af1P7
cpEjhR0L+zY+PLvmk4VKPMU97kOJqIP0aiz1C47caAG7cYCQndu5l1I9OxqgzdUU0TuAl7Ds+3XB
dHEDNS8gvodeHU2dTn6Lp+iC1pJuKsWqQNPGWotoDq4YlIZXmbrBbyg7yuM6NYMAGaRhki6B9pGg
9zmruHd7hhgvnuLG/4GyDUnMWXw07qVfuPwcxvEmivILFC6fFYauCnJG24MSnxTm4BeBRU9jw/Ix
s5WrFOVrvgQqQn0H/2Kd+bB/dGMDC58zAQr+IqEXQuFkkHO5CCeD82W0vKa9Vh0JVbIopcZLlx5f
dfFU/bW9LKfUZ/wLAEEPAIKeII3Y/xKdNeKpjC2zfzi9XbOEkoriBjhFSMGPj89h5gdHtolIzxLn
17A2FV1EA/L9ZYWVeNreu2IBEx5dUvsq0C0jFIfHqe3Bjjv0APrYdtwyKbQFazLuzTb1fgkEo58M
IlJnUVL+P1wI7ybU8AOFa/Oj9o0Y9YjUMRCc+pPP3xkr0dDdPTrjlZFsTvTs/MF5vllzPE5BRrYO
vEjR1VvR40EZJpb6jHxTx0hvZWP8kMEVms/lBGGn1Vd9Y1IVPBtqSlOk8fJvLE+CEy9CqcdRNNLd
ccy6Qlgk8wzKfWtay58hrMOYhwZk8Q8MZY2hRLwR5M2wtjlcVA88FIGB7gNgc7phjEPuvCsgFadT
LPGFOd4C+wMah2ntrkVdv+F0lii/V3yyl0OuybV1h6WXRLv8aVNSwXW0WXgjGxdPhcQIhxCcxk5V
eM4LZJcefNJdnif0rNmZyUsPHt1kIETi6X3eL+OQC9NoIUADOZdMfDXvG+ZBdJ75wi30fZ7C24EA
DDw/hKMDZWqverC5y86FO2HVLCxYw5djr+EC/CcUztYu2mvZEzrtNFqjKyhg3R5sgH7QYGsX9sb+
yhUD8roZMABElGbL31y9V5vp0tTvD7zXtF8EtbE29e7jbMlv7Hi5l4/Wv4mcn9eccDEwCk6Gdm5q
F3pjUCgFbym5eXhKMqpXeqdb3VwkyZrTJTU6Wnj4mg47Cfl/GJ1KWbqVhRnTJ5Owr70hEDxJnPZZ
3R4ASLd1aGs0HzZ+xSOiZm7aCbdxKkOQPLBep6tVdaeyeRb+0r31AV8vPsJuHu/ht7hGGcRF0bqg
BUFCumbadbfEd8ff9LL7unw9Cr+RpVfIb+iDKS94huNMpE8+m1fiORnzj+PMAbWtis0+8jRvPm13
9griMZYY1zs3mIYz8gdDz6T6dLwXIZngM5luQHIQONFJnUsldnrvJBj+J5w/AhEMYfe82wsMeAH1
Jvb7fIYhpKwvahx65OjYwNp1KVpV8CNc1JjqM4FK8eOfx/cPbmde9oxdX+GsnkQ0J+GUSAZmRHyS
NjuwyGPDa0Mtn3xRboPbw5xV5TbzrWsey8RNk9hThvJwN+Tq9mEdtJBpB/WQJOCR9IXWef/zgzUm
7/0VxMqz5gOxAr4Nke4t1Xk3GYzIt2rxUuMTbh3SzpVGf7jB2DlRnekabQsL721hqJkUJvIXd7YI
sct2T47aNU2TN8+YLUzmWp2EI+6tabLYGwZuRLBiTjg2+p/WP8BVnY92nYJh1x3lQeByki6yu7pB
aS3fk0NWsr1Lrm27VTHOPwkBMzLwwW7FunocSmovtROMAWxOyMxyln9URu323tnwf32/6dJ99f+6
Pd0N2f6RVDq4wlhq/gdvA/rSztgtTWImik3goYnVEL5/IjZ8JWsO3+1d7UzJrpb84IgcxE2pkGml
ZXzwoyDNL9QvpSnM40ILvpwzIO/fVs1YMXmUmURbcrS4JcorPVPumokEEEjopQDtWUaJ1EO0kdF3
r2tQ9YzTAw+IANUfuc3aDa/GnsnoTEkDzCA1mKA7VYwtqzIQUPAqmYMV4CuEOy4W7v+uDJS5HB3o
DQK9FricAn14msml+2L65KE8weCuE1hip3sf8M5r0oPxkUXwc7d2sEUPt6ptMtc1h8GXZ1jDfJp4
pYdJDQIKnTomAI6ExXlaz/bo0AGWAO0syjTezv/gT0PDqTUziSBetYip3cCxoDJKT7pxJocBxyMc
JKqvYTgtKNtBUeh1bSPYoL+94Em1CdWqCcQpMIqPtIYpmz4xW+ftY0ednUwayy41IRL9qD3guShA
kViqPtILJdh1s5mHA8zMq2wVR5juGBrZbQi4b/LoncGmH3tGqpziOJ+CsFgF+sjzUTxl1b8/cZtQ
cdfy2jF4GAfVnApFYl+EovRGw/Jnzaiay4N4La+YJZ6XZ97+BOY3Eugyxr6RkpOjBVx8FpkOW9Ki
gDxBq/S7kswjK95uFZ64sYvFos3QuRei7xuVp+7ub/AUA5BFOxE1FHZaJvkTBf1dcoN4i0QFdXeg
XMlj7hT9lT4MUQLBwi72YdhMWcXjYrgpBOOgOyrhy0VcWQFc6HmBpMcs+sjbVOfZep45VrmyJ8cg
uER94w4c7NOUtBjWzwHilj7VsAD2vwOTw2FgyEwY23MCYgzpwT8QWpjBDDzcgg4TKWw46mgeoNVC
1noCDuaNMoo4o/8LDZMYO+IbZL+kLlR2PzmHnsoWH5sBGWYDCQdOWSiU7SjzJL3Sisokgyi6zp6A
xtvlyn77I5OSI6Gne7RzzQn55lTt2lv/pGhJOjjvI8pq6CUkWzkUFKS017UOAL++Hcvs/D/oTKPN
9oZW6drBTpD+S6pjGpq/gCFbgm5yk5f0+3Rd8DEh84dUNnDXL6F2Ew+gVjEUL/R7mQtkjGcbYar7
CSJ5vnKTH/wNbLEQgTG8iPZa+XRHe9GKOsxCDybQrR52RJNwQQsxmG6HTvfFCmX64UMlsK9Sa9Yj
8hV5DGNpwaXjv+QWO46CZP/EpxmrxTSoJ9Ot2aFkrie3QuWNQuCzBFmHNUaoqfTN6HLxGBMtwpyH
LFPMT8yswJqRJW5s3uyFmhQevmb6APo7KncWThx6szjvjfdCxZpvpUNiFH4XE0kqcY4MeZV9mFtR
KPR+U4tSZz3KRTOPT1vDU9Y5zr+8jfN+ObpH9ILWfRBQ2XeMJlZZQUU/i4NeuJvJpYSUch/Xf++Y
GkaN0L0H2G9eh5U8BOXeDEcXJqtIsf+A6rOOCcV7nQwo6BrG8l3BJylS+A2OwX3x2WhWDkFzPAKA
nuseFPTq3KtUjXd01hu0aZ4j0TpfCHq6o19suWii0GIF/kTDS2vk3iIruCCTmWP3anb1oXJGHBky
N/ZJyIflcsyo811iVEUP/vKYV62qjNwGCOGvDUCTqMph9ViY5V9naY+WeaJ2NKdIwEWreqzkRjUZ
CLlyMx3N8uaJFwoFu0+Fbglbhx5FO45ljGRrhWnQyS6se2pdhGsfhpgwSXF2i72fu7lzZOCEqsDq
qT3tIMJQX5qYp9WLKfZSu0905Z3mi+N0UlprQyHwUFV3gCHycllghCSvNBpBZfMmVsKQ+r3pxCZu
o93p+Iw5XtUj/PvsZcoqMJWdLyUSblZZi187htvUlpv/7eXST8KNyn3ix5ZxT+ZiAMZ7vjNNF6WF
CI4mnbGQ7BsRxFRVThujMq/B2hhUyhqhj5Mv+VxJscuLAYmIHKd2HA5qqfPLE5xckwbyCX4XfEMj
D5NnhwJu14UIngBzu6+FdrtLUzPVmCEsDb/8p8nPkPx8UBE9csCIfpdKv0xOKJ/YG044clLyJ8KL
FBmkmWW1jd04fK6wEr3CkmbS9UbmRZG7ycypyos0DKuXNcDciMKWlXTUntfC2MP52VPBzYw2tZOs
9LeIaCpzqEPvXdwbSrxP5XpYZu0RVD6vsyTMTozXpF0LKj/tB8Il0dZzX1G1pYCzQSgKyie7p9E8
Awzleh+RjA9aDDndimXRq7N3dYcLJ7bsieAcbEYeOurrmz63frTl6pgt+66q4wms2699l5vVy+9s
HwJINhyBM17toJIhPFhtMa7uK0yHrANTpRildaJ/eAhG2GcPxz3A3NPgKMGlWYwcQBss9sNFA6Bw
G+2hZocY07p+FacRx4/H0/i5pz+Bgf/5Br4YS0rYxtL/q7p27gRw3aFxH4emvynsIWvuQn5hsKd+
BqLNZh7L7D+MNGC+vgo9mrg2qHb7c3UuSB3i2c/8hlqBq9LykyCyDcJz28tZmClMfa9iMDX7Gp2n
mbMJbTU+hv4KhavTheoXe9kmElTG5jfqUFhnINfuMI+ytLGScWRNC2EsT+AON6q1Up5TduLMIWSx
8nswO+VJS3DzqwcYO1SlYqrl1aUQr4p9tdOHB+dXNfdYQXfs5PU5MDIL7bUdKIINurZgQT9kcBLz
C9KO2TWJFmZ13ThzCmpTLypyOK5yDKEtP4/lfpb6hS1V/G0mFjVulHAcNjeiM80I3YM9F02CNXvv
oKxva16Ro0K7OReLUWDT2BFfuQPY/xgU/I13ptAlorQIcWI/D6GxnIr29c56JmCFY6olKq2QvYqU
Fav6/aYNyYMHP04sL8PlYi17Xn575YBRydUJnxf9lhR3LDZ01saS5E3YPgcj3mAMfvinq0CAEg1K
i3MPXtsR/abWdW9juzaEmUBfv+s1QDkqOoBhmjWpk35oex8XkVtDqxQylQvpVipUe+X9ruynjxOl
6oQ7jiUWSoYkz/dBV3bFdgfohKFThl/pdcQhn2cZt8Pb36ce/vKJNc8HjAp8Hu4MMHOiEXEqrDFk
kUJD346KNn5Thy7JfypKw3qZPs213o/Aw1hkNeN9l6vCXIbWRkEvyvpseKLqFVJLmOuviD3GWQff
QOHIxyihpja/9EpQrz6+X2vaJ6GaO6Vkcovczi+VXUpqQzCGkqFmXUN8h0zlkG72semtX1J/uDtn
eaR+449FQ2VEtLw6GcTM0u+VgYIB7Zs18demXcQP1O8zZWf0dOhk3TNavK43cY9rLXITJP9Pc6eg
biSaOGXYX4J3cMDNSBZm4bdUBnksfR7H5a8SQRqeQ21lydB5P720W6NUbhdA4ajUFhq2Nhp9V0zv
B+mLTeG0o0sVOBRilbPQbR1uPsEWrxOh/7WKP5W89F22uIUgbF7FLzqUc7HVu0NNUd/Kl2qGVQMl
SYIXaNeBcEll/ia8iWdZYMhFpAdD1BL6AQvYvUVAtd5isbF7k+PMM7pERbvoKzyZZd1tcraFaHiB
AgzLg32u15l0DuZhV0QTcOXAr+DbQzoCP010MI6fB5C0gBHWJXkuMNPdM4Sqlf6r/NHrtLHSVNAS
WKZ+HvOvNAafw/iAoN/IWlfKS6qRhtViub49UtpnihEFmLAmBSl2hrdbUFbrn0Wi0pA/hDeAzBlV
MZCjiwtuyREle496rqhD5DXdJG67L7VV0P9EoxS4xTJiGXyVPsagx4xmSqlew35w4CK3JXrsmOgF
lXBzzAKEpjUq2bVCt6kon11SUz6U4NA3Fb74GDCU5+9BAYu3923ebDJwHfsXSV9AeBcFv7L4t/Xa
7qdWOuKqDYw4CFFRMyMfOhnjnd9/buDFZQOezIS6juvPYE2z4PBzARgioimeYatvayd6MmzbsG4/
9QIEUxAZBDGpsq/6S76ZI7tdlOFEfja9+fD0knm6VLdimFGNKwk/TGSJG7qZ/8kTJ/vVv7WQv50T
Ek/OTMeig4I7gMTin08tFebLe4EIVlBsmmS0STXMKM2nkg/cHICq6TV2Azl1VHMRS4K3PCuq90kR
UOnqdz51g86C1ZcnUg/rqtkIBd2r+iqkXGzMB4Vwx2LZ5rxesDWxYlGcVAGXNY8d3k2xlu4RX1RS
NO0qOUJJeZBHutWxv7DdC8UvcXN76S4uLp7bBLkckJLmMXSVOp/d7J1z0UCN6+fqGECJ3XkTTR+P
WsYrycJuCjvNzXVpnR24vAXSNLOLoS0b0pGlOC9jFVyqhibg0W30O7D6iTz47XY/q+igY/x5CWbe
5uV0Lj8vxDHo/tVh5rurvEJoexsB2ILMBs5dCK0kz/jTMjFWM4oQbWUaquBufpGJYoltFQ7XBuOn
ZITSu00ojZQcI8EegBd5aPt6mDh+5QZ+WOpgWuTmPeGHKupd5+0q4KUYr1QPbQmrJNMnYqvtEbc8
tf6dTGWNk2zsv++qeGi8VLF0UO7eGgSMsA/0ePG5Mqi8wNQbWlg4AdYtLcg8xY4yqZZZRG/g5I1/
pH17zfh7ppelMn84ZXqZudE2VVmmSPWBaPtMjEDpY9G7ynOoCDUaApcnqPY0Sr/L7N6+fJ7gIMuz
ngCa4GDVKYYMUkocZBPhW7utn9KHen/ypeIaRaF+ybEQ2KMpJwumMp61SHBxm41R0ytIVph4XslW
kuYB+heJCz3nASwthd6wfJrlDR5fazHB5ypxwO5i0vegTOV+O1U7j0BRqXs5sS2HE8/xqzrtZ3Bx
GQcb0pmmJcKEzodm3pRFXKN4Br7SmsW6aTaQvGto1rsiiBqdaeQOBHw+shEKWlzs92vW6RJnfMHF
NWS4kAkYyZrEo751FPhSSkFQF/IGlzVYcYnwTppN3QiWNK4lVeH1zcKqDx1mBNhl+VSyZBXNEhgM
l3h8wQs71UQfpdoVjNltBeplreEBu3ZclvXCmr9XqEqsXsSPhGNknbAOe5KQZwR1VXQPSzuvJI+S
vH/H6mO1DemSGIOkWDP5OaPmVz8NZMDfvLj5vYWbQuPam3Zu3mMBASfKqV+mvsvgd03SSlclAHYj
V9W29Tsrrm6VTNl0FCvhDM02GCBHocX7vjLoT7Eqvs5z2BUbLJw6+p1o2KhwTvgfuVF4IGTFe7bd
0kqXREV+6JXw7qXMZbSTq8cQ+YtVZOgine1+3zOmcqBVcBEjay9RJQ11148WsiQ3uHBfNk4faftG
vWG1meHp0yXzsbNGykYUFadh3yv4LPEMx5uVC7vAynwhNnPsxivLpiEvWFJBeilruKnziyL2rPlY
M9hMX/TWdSE8PITk9qCW/RoxxN8qAeIJVlfa2foAfj6RjurUg5tE4vViELEY+175nU+8B2NFCqxA
PEJnKz8Zo83SSTjdtx7DwcnH3Am5pFYNaleO+RDmvEY7/mGiAweYr6WPN/G1SPRXr11NkGD0v+ck
LKp0+8iFV+t2xC+F4fV0YFWZGex/4BIac+PK2xF926y/nr9ZAu+JTEfd4P0iCvV3bnwgtHpx08rJ
bfkEfY36KC5MSklKYznuFBME8B/e0q3RFabTD70+VTjpCCEED6D53XVljaDebuX5gIbNi/I0VyxS
KPxOjI/3ZGCIXz1c7wqQ3ANzReIe9rNm3r1Fte1dWgtjnzhQ73Gpukz3lfzOIKy09VX+GBXIZu1X
UP3qs22IYk+Ui97Ibpc5JOR3+JK6gjT9p2bv76waBhy0/Txun6VG8WdxFW1Df3su07esxLPihEoI
dXEwqACrd2oNR7aSuZgqhEQLQVKoMglcNa9RddCRCRUhFpcJIm9tMpxLs6kz2+/2jCJI8s/ImFZy
zDuPrMuD5bKJZBo6RfOXHZM0n44TAtYPekKVnHCceNdy+XbmVYrHN6FNOi9h9ebyD47z4OTD13R8
hiSp99NpxA9M6fVbG308yMt7Jl2SBCeNxyIY9xbd6Tdv7L8+JBDLeGPNYV0MBCCmVpgp6Y+hrNti
NEWEI2T/gbpKgU1unLzJvjpTloHbr7KXwny69MUWqP3N6+39WFIZXhlar7JcmQDM0yUL/rJEO4yO
p51fu3w8a7T2VlZq7dk4KePU5lW+tlRlVQ5a4Wd+1qkf7bMlAZsBqdPq243u8boKiYaaLCDToV8Q
xGRf4wmgFTEMQGvDavFUt1GvnlYSprdL8sfDdI27wHPcMJvbDep9sXSzTgG3k6xVfct58anw5r9s
I/K8UZr4O+fwfZwpD/6kzmWvuEmM3V+SZi/lkKNlvXjI3lq8SsO/QLWKkYUlNTSFmFjZuZCJi28h
nkSZyb2VsyG1l7DlMD8qn/XUoStwA5JB/gw+nmKVaXQungbp5Mnb+QRvPkkc/Q16gjq274xU75qU
3rqGxhZtx+U/AKn+pLCEKFyWmx8AsR0+x1XUouOrK+AT3gzD+++j8qpm8SQUK7gUdn66diln4JPu
vUh5ModhkBuy+oRUcI+fRBUDgXRzNtLUUHLf2EkMiFhnBX4yIGNPDgghqbDMgcXwSQOjzWHzv11Q
XsCR4g36DPGaodoB9tNMVftTqj2LYNCrXmTcSWXA0iXixzrnwhrY48UoJFm/bKNqGzUv1U7up8X9
fwgRWPqzm/V6KsI4cE5bkzG80JO3mXX8MmSQeMGHqebsFwldwh7MTXTzibbkpMdiOQYg59yOzOi0
52eVGuRu8JfE9GC4+WeKZG2dGTPkYhUJ4kWUuzlOTLf7YonR1yCxGutD7v7g2KGWYucDmrMEsNwG
kPiCFXFSnWOPIbOL3Ad08DW0u16TsHaN9v+nYT7YcBmB3BHq93MAgTpHJbT5ClqG20/qsBRl8e9F
ve84hOmRvrwYBm7v0/ACVOSDLzuyJ0CE8PmVxOQgF0Kq1sirXy8lZuTNOQ7x53bDj8/DatnbVD2u
k9JN4eL2Q2CMmL2ANoxbiGofB2Po3mSZSz8PzcmXDT2swPWEr37JBfZwldQSgJgrykKSsSI2lTAO
9g1hGfBVrkxm5AlHCzlnVFofs1X+UAVuK+7ZJo2RbIPrd1s1PjeEbUUm/LTTn72BN2Hc41QkVg+T
tG45vNjoaCHMgAUBb8J+VO7nDE3wxZqFGqJthOdvXal4znNeltaAKOG/vi7xJVLaq0BLhW19Uwhx
+TvuDR670Yr0+7bRquHxHTAJmkjrocCqG0lUfb0XXBbkMIZPupArzOApi3PLtzYMIG5Ost8AOgwy
UwhYBEIBlRa/ScT4EtrNbOeBLGNVndKaEy4a9j71XEdmyPkRaHO0rf6jApANUZwqKMknoRexoqV8
cG95XEwdazJveoSPXVpEQqW4VG0l+jZZYmYAEWRXCxFdcWW0vEEsQCWYKG7yG2+uMTuvp6cby5X8
6+ln5b8wwY/iOEvi6wWqEdXOAidSLrjVf/Y4Z6sOuCeODc/94MAaH2oQ1qz7Og2NSvEqtznecTLA
Q2fnwzwD/B3KS/ZGBHN0YuUPxMv27Vo488AVP34WEpP+bEQPLZs+qaffwgAa4yKOgMFd+NunGs1i
yocEvqRl9b9KcQL7CP0e2FVQiQMaKc4r3z2dQed5zn12C4cOggAH3MVXvFgURjRtCkj8B33v0Kvj
+1u8Cmb6rzy7AdIqUoGLiJjZFBIJpZ6NMm+6ThFVoz6/Z74VuSWHB7KAoQZn9t0iyl96GDvJhaGi
hN8UHdRN/xvUrykeBPQC7dIu1rN0eV6fGykCfsFypY/jhG/t2B9UU0I7Sts5SKApk2iOJ0zYHX5K
CYvc4/hJWyUGtz/usrYGXoXUYppKeZ9mIUmF7zZVO/UgNS+TNbsUu1tWcMBIAa3zPcHqa0U7N6cP
gzwpd6c31q0b1kw6MSDibG2xNUMtPfmo8S1YRt0hqtJ058rcsFXaQYFwrmXKhhul9ZZsDZ1Y5Req
id3/ZvCMJzT16kHFxNZCbdCgsNbzCi94D9N6h2Xp19iAX8QxdqQiPRAYiMauQwYj/N4gFvOrHYbT
hgw7yXHqOJoOsxDrGVXt4aanvgJWL8tJk0ZpaVsiolO4HShhWnH2yqQQ0dvqCR0mV4dAk+Pc8jjj
NTwZRYULr+qu7zQQcUjMlydG9b1QjNMzGF1d/yRy1OgYv444dK0512caasRlTiwqquo4cxOv1Py7
C8Or81cvLyi7fIlQX9IRd2X9OdkEDRfW2uqtpcKPD4yZ22QfMStG+ynaVQuRG/mWXjQxNFa3Uth9
CdzFBKBwB3CNkz6XAxiDMqpSf7PnQB1Hp4vwtOLBml+hr/myEsSFkaPSNRXYvhf0MF/kRb6c1jov
9zUDFSgikYOtF8cafJkDma6IkvhjlApZUzxDJdGObqjviY6dBE8fM72bhJ5W56DWiJ6mJ8lxbGoC
UkBvX++mSyx2bNLozs6+Q/p5EsC2iPWu0Q208q9coemSSaNx4tc3EQ86Xev5Ext1H3CrTH3enALy
oTpAVijmJNHYiI3ksh2dkqin4McRlskg9ebxUp8Sd3YKHzZU9UQKVc/LhuAEpaYDchKnlPR0YY6p
HVYezjhOHzpAqZBYk/bd1c8BAe/bszy50qdxwt4D16n3K/gjFGZZZD7dbsYoSD0Baz+R0fSaodNx
R5iEsKiUBL1aCnt4LbJpkraTq/LSzADaqIK43+WLRl1BTFgkav6oir9w8qBDkerr3yJoLJghecoV
ueLNqKnQpzYHnloz/+vNCfmxBkE9YsfsN3chjnPb8PVK0HZ635gq+nfiX2aeY8WNhw62uBLkeXk0
eMNoNcg+VhAMdW2eeOb1V7/ZnLat/YPApJW4he/2IJC87bB4dScU6QC+r6lUBuLbqSU+fEjOLVIy
f2AKlwXUDsf9brDpKDZ+8D6GljiDpa1/tTaj5zQYJTOwJsAcJ6Ke50PTg3OPsJVl2lIkidTHIVhm
lSCaYeWVeyXLH5uYyICkZHwuI9YJcGbyz62sFajFwJAkLTqTukGbs5hHEjX5E8BszsuZTFcBGVev
ahA3DpKoOuKz6k1FbqHAjtRe46gAwjdKlWTEQiNI8Q5WqqZdS1N88/jDMF6ROyDQpIXKaLNRDmn6
sYV161Weh0n2A2SbP9tmTPVnPjb35vUEKlW0Zdi+A4z5jxycrJqPYpDpDf2z6QuvhsSuSh2/eUEP
Gdp4IhN5TQ5Im/heIFyoJriMc4vLwbV9MP1dB7KcpEevzIf3BJNUboRMs2Wf7+nGnCu86wiFJYVb
Hu1AMztVpTOOqsISzfJxOeNDNQeUZ7T09XgCJk9qz/uOT5MYJ3LvLL4GO+AHn9eiNHLgfIZW+xft
8Qq4oOJKDROUqwfNTTfqtLGAwxm20OqLcXUbg9lxXhnzx1cMhmiFSITPNjMbkYBhC/HZMC8b02+g
mpC3r2jKMfna0DUfcLlfxsprACFJs9gFTL1/8Da9Aq6Y4JeI+AZjFkyytmteQxxx2kgLFvGGO5Ms
HxajNb5hqkNyaujRfZi0QG6wo/EQZYSxd/wtcEsEG+kUEsU32mm9yWxBDDR0S0RjVnGSM6MbSVEd
2uDGHfN+NfufyeTBdPmHEbSBulV9TW4tsOeP9y47qKPMJyHz/kKlwD02O9jhiBmR5eoFg0Mb82nY
nQeDNWerF0OqT3Yt9pclDeiQgxAAu2QYBYk2HdxQySYWSku1CV+106hOTnuRKkl0rRN2HnBkdgjd
1dUGbNyNBQfPULp3Tv6Jp0TRp6opJpreFm0n9KeNOpdLuqnyG0rrJlHlnYY0h/EXgaC8P3FNs8G3
ak8alJ01t3KTw4B+z5ZNap+gwW0HZSPFra8e68pfY7P7YNiOTYCNJk+gowNsV3/YV8rdgArK7nFI
CaRj/8f3EpV7kWV/b2lglPd4Y6elHwk9vyleQXv6Z7Q8esxhtEt/fiaA27rBlxCJ5AYCWzBK70/k
dKifAOM+9fUo9hrZ9OpMAZXs/q0vyOKx37xWDcXfN80zCwARci1dIeCPAFX4hZO09J5vY3jWxr49
FsmLQnV4eVABEQd7b3OUlwSQTHBW/IWryqzturlBp6bx4nYFFyjbWXflr1AxNszwx+vAcvygElMo
f4gUi7XXhmZLzR6/E1SstRxJMTD3jqI0ORpnvK5mdeqJlo5zqY5lEC28PQztnEcL9hYi2ZBXQ6LM
ehW+Hvw4Crqkx98kkvAm/YPhVbJQ0MX+jY/LyIfi9R/WKpNurTW9MdCEyFVkCkFqa5M2IL4aCwUo
fEtxOfW9AUf+IH0w3usS0XdK5o5GsSInWj6jFCiwxc4BPIRfLr91rE7JvP3Kk65KD3fwi0KeooV8
DQT6b4g2fPkv4JfJe1pCwwYCd+sJjoHaddB4M72+6IL3MlWUpvL+6mbqAxC7w+qxBP756BQj402w
8taX2M3yZg5/4SRS/X5uXgwBbTMKimyRRTKp4bdstfvaG/mUuuiDbVYNxkCsFi6XHw+Jzf7nIWgx
rwXqIaL5NFqTSHfJdrFbIavdplXulfTubqGwjhoX0qL9ZrwObbPO9Yoi5EuJW+E45MXLiSi44GlX
ZWXvU2RXFGlbn4D5oxmBVkUZt18s+qrw1hVI4Kja3/PnGVYl236XbLBBjw1Gaz/s8rjgkIV4bLXs
lefQyK1riKNPac9z7gtGdAhDrOttQauOmnRqop1srSURvZpDrlHMyjgagn9BrC4BwnhcvyMrLj0m
Mfgc9UKPDs3aRgQuEoJVF2r3oJ22z3RxhgOn8Qnbyusy+s/mPqUgAnUWclDbT8Ep01AYjivVSmfk
+vSil7X1lswb5/UUY1EBxctQAHa7ZdXsMIvbmZbxzq7WLh37dFSiq3oFjdw7pAOgy1UcFcUFC0X0
iMfgmqV3PmfX3gqIc0xQ0w46UwdTSCUkprM0Jettw/N2Ub6ErEnDRDIUPFMzZ7QDdKtHj33BEAqA
/MrQW2hBc1FHXAh51ild6+JZ5M/eOK9VyvpKbf2iwdgPtPEGuMdp31wA5M6VPZNBPFs4LyrNp5WX
9E7Sm5OE1Sy2EIjFfIFAMWN5e5mHqJvBIoX7BaiwPrY8oVclpjwc47bsrnevj6mQw97HmhAKnd94
WK2hv4ICk+899pHCc1uje7L1YLb3ZqPSgsAQFZJdc4zaSh2yUs6ySwUN5gGl9CsXUKHpGt5owCCP
F0PKEUFU0G3CRoFEaaRtUaPRv/jT4oIj55Jk9RsmtvHL/J0IKPWaYQkaEhHxEu3A9/uwxZovBALH
JpHVMpTulyMjqEO4JUYS0bMg7LL5Gx++vQ1MSZ4gz2wkluxOkSwBNO5HGFt5AUoBnqD12Gq56UCW
usMI7B97bSq0i9+LbFdyWKOEnecTL+QZ96b+cmMKHmDQ7fecplLhiu4yYl6WIxqeCav1sRv3uIsf
DbuRWb6z9J6ClZzPB6QVtmG3EBv3Ir7Sc2ZcGCGeICtzNQ03ZoHeebBTKil0we7ktcq1ri6pweTl
cnUZ/X/DlPPL8Uzvnx7gZsfjzzL9RDaOSCb/+ZDINQ5wJ73Rb9mFWsqTxk4cOVHqfsf3PCFKkcX1
Xqt4j6sfWOuN8r+XWbBsHtW1xBYxIIsLi5exa52RO3yQhyFI6pyN7uG2Ftzd0iXo+1g21itsXden
VLczVymQMEip+QlG+x5e2LvB1gDu/i7tzNPF5f4dY8AMcCnPosCI2O/DD26Fr/CYF/NQouCtXxfI
Yq/9ZEcZHZQbV9TY8Rgg9/v7JF3NJ9052S/61exiJx72C0D+vunJ3duO4dRjNgctug2vTBfjYvRc
aMtJ9ydM7RWkHGpYAI9P2VDuD8TAmH8XvCglJyZpPnRbw7OJuMv+gy/0HydGJfXA/GQpF0ViHA0O
Uu8n8hsScxHb6ICfiiaCdtipu9+cqOBP9UaZCge97v81R4xSLk4sR5jkq09HzRzBfgUZKa//OJU6
4OXuwpkQjyI0JiyvP+ogtncUFLxcP+4fag9f4H1n7+bH7eh7Fd51qtj2GprgNsp88yt1xKB22WKt
kZB/GtNGT88HMgD2l2Tp6D9Sn0hf/BL4VcF93TedgOTpErE8R5Ane4F/ShYeN5ROfa2TR6d+P385
CjBXRMpVfFHFjduKy4qoBL4j522Iytrw2hfMeGVtUYhuMAmpLrtsFhotobmxUqMRb0M7zIk4nKgc
UtxkVKgPoKSEKvLWmJ/TsyHWm40WaFuD5AatsUG/08li3uYkjeJvX9rEdBrQr0O+nJZ6kM9JlXvc
S44+S5RQqJ1f0ysVrNA1XbVQ2BctoFEwh3WIgTq74yEl1aswqaDykJAJuxhimEy+Wt6QEgYTDOUk
uVMclshFQ5iK33xanVYfYMU1ZjpLxtc0PCDu8YlGbKdnbkRR1TvWbU+iPLgp16Nsedob7XLLw4+9
ysydpwVoCsR54hntcO3gQHdPZjtOmwm5W/MgYEU/Qmp4QkUp6fYiz9jr8Ox1OGopcOV4KTO+qZQU
BzxaXAHoIUTgNwNCdLedTQV0Vz9UFDYhT4sQwXLD+Rlvze47CbvJphH1DbBFI0rlrZLcA9foAK3L
3ZxxyA85Ax73s9t6n/fwTLouk7QFL3qvJ5YNGYcWl9wQGGGqLmlkVarxY3Zrv6PZ+akFMmHNgqdR
p7026llfrNvdAxdYcJyj0iHazdIvNlANRucs6QmwyiuUo8vXJoI6YCU/+oGIpv7l/kPcVquI+USf
/65Bhg7DBL00hR9FGKGNjNOn5NypMSmEmo8u/i19BwGSG4EIm+bRzqLjZoopUeK9/6BQ9GdEnKvP
60ih+Eotpp/fjK0tuDX0arUsKYViMfyehr4zoO1aFkthV8X1VIiMwhBTGafIMxi4AFvAidE4/eNU
Bd8Vdjy8XFhnUcDxq22bTlbYkyXtO2CyfbIUFprv3bh//EnE04Bcp9zvW5uPTc4eVU1zAoFFstvv
3sQ+ilI9fcfFFFZiGVXI/3Q5rGBUyZjoDlEbYjCVNQWYpQGbwun6R/H8jjQpcPUvq6qopFM+7pMk
eGw1YWH0UzTVdDr4mpcyuGrj3NAlhxhEpTG50GvcuDvflSZkINvyBaJSlM3U15iI28vpiVFD5STe
H8wK/TZnBz3k7oM/DzbShxoxvwCKZk9Jedn3FYWjIESWK6IUhIaEd1FGDI/dGVnBxlJ2KAoprRp1
9kPzu5lA8JVMnOLTm0M+4jIQHP8r5VwEPvMCoYQUX3r1jGm5Ex3S3lGcAnH+0g22FuTbeEXsonrF
73KeERtLMSSPkFhfe7xPIhxLSqkexWdm9aTUbZtOtujSmAEZWFXnlo5dhibLS7UnuZ/59pa7S2+S
+ZmfKSnFp2K6Wtdebwt0T1YHv+gOEvejtU4RARDcqhwlpOU/2gaFAiFroqIMxOspyEpDdU0/+u52
ojRLYypATh8bPSzGljni4wZrqDj4gekZBmJPG8gkZ41EYb4ligrkGy6vuow1rzUEnhR5dh7sq5SA
CArs+E9CzFWo/IGaQSS4nOrgmnoE+W8kD8wtTsFRzp/bcNvLf05/XZwmQd2XUA/iE8kJC6CMMnXD
OYrlCEkewzrV0goKLC5Fw458Ptk/yDvJIjSmvIinwc2jYAHHmSCy9IirA66XTwhe6sqmhm7+ArRd
dGExlZTrlIfFRsucWyw0pTdI0WKsuJkyta1RaDW74PH/22fF/yKPpxdijoPpow0qaLXUJEYsLrq7
osJrh//HgpTPkptrzQiRY18uh1fBf2mJpDGraLhc1hY+Y8lUSD3H5L6hrbKgRgwnWvJP7xScb8S2
5tL+m9hA58qyYNZ49CkmmulQ77SHcDqD3uz4IPrNw37GNGvcfLlWjW48DPuReoDhbpthFrX2oPyr
Biw8Jyf0JdIFeb/4akW6z3AvNDdnkz1ERi65Ns4fhXosQoQm/mttKuXD31mXPePZqGn7Ge+QRDEg
oZ7xn5bkdM/ubY6+qrZBf6GPezeoJvbTXjXCQnZIlxtzBiHjbgnYqVl6UVLI0kTaxYATo/SuW4ks
w+3fhMRdz3i+vXuAlullOqU3l9+hQr3me4gvN2pyx+LWgTo1jImIHM7EGod4TjaVzk4igj3BUfD/
sIxqG7v3t7Oma1E10rQV9MyxB2WLEfgpQSHtNxZrmd4uJQjpqL2LtQqmDTfonHBPILsXCA6a5n0B
DYykQkJdv0MiY+c2ZMFCVAibFPYqdwml1danpjpA9Cs9LmZZuEN/MmBs97Vcy2X9SD9Jle+121QM
Fhj1dYjY0yy1mJXP7liB9vgBGMmiQhdXeWafFmcHU/bLzDVmH4dz67TDEqezuKIBcG3h08fMbOfN
Dtn8Bp3RN9LoRJ70OAwPyT6SzCqZ68Jlhjk9BUoCnW7bnAPQvjkkGiAdaGBAzLw+69xQV99ytXPC
XGelZNrG1/cHU3tdqafl3HauMrUY6SiZ4cISjXzQZ0IopwamEgs9LmOngFyN6orCHt7UHqGo3TQZ
XlIVlueLHrGJjLWM4KpZmDzc92SqMuzkajFKjtbeLpcmNp/u0D2fWEii0QOMSHnf3TKVrPUWOIVW
RGu+AeKoUYDKMIdhqsSwv0hj/F9ljLiQQ45GLNDgvG3It8Gp0lmejEs+BWmH0ltGVIjx5NPO97h9
8G7n/BYfnqQvYZAxoGTNpjRy1oqcnzd5oYQERBFUoEI9VXgmCHLgtRhcFuyv36WVlle2QlzlvB6l
yJMs/GvyisEVAepgsCtUbwliGwwih/T4bSOu4SKuhd5MNHgW9ArgfKtHBj4UpyAeGceaSwHzPlnD
fBPOWTgaW140gkx9YZXGMiDU3fL5ZihybW1NLotX9izyZ/CYfdwqO1KCB0adFsnvYtqVWXQ6uqN+
JUvQgswn9rE7nMlnicFroY2dNbRYiY2h0x/nQ9ROd4AIKXnXEJeEJMz8cTb8TIWA7r64bYVGBQ2e
cZPWM5IU1WeqUeNB56kacwD6X/3kTDV7TCpMtOChJMtb8+cf28SxZ4FIo3Ogb1J2qFsjPbwkwJJf
pMUretWKy/qa3UFve/hJW6NxcMGfWA9avqPRLJ1bcLOh3j0NIFUBs73Cp2QQakPpwSpvysrGMAbY
LKD0HDqmJZWHkTqDS0K5LVJn7ps9cXf2UpT+nfW7fK+whfvVBGC5/+u+K1u3RisjAB4YeaYYsIjC
4QOkXG/pliZk7oCZthFpCgCJmQpkfTUwuv2BL258fAtx44yoSFkMKaY/JDDZ0U4VX5GvaEEg47gQ
wTcV9ccyRFRTRIdmR/XGzpnVQJLWK0NeYuWnPLk64qwY5stjScVKy+OvNnUfoavPhAyT0n3mqvC4
djCxG7NmjcJVWF+fzF4DInMgrgBeOSBxMsNL6p4gMIayBKXkCfJMYYTqS2C+N3ohFfOHCpUN9kU0
qrSLp+0FFDFZReyMji/4ElCBKB2RVC3wdTioISC3mmqIXR+0nuHLLkAFnR2T2DN0bMENI5Uurtbd
+R3aUnw580hAN9Q62m5ZABzz8BsOqtfGuV8UPYC3PjxdEONqnYI6vT7cOV20VNW1d+TEFu+ZMCz4
PJjRh6f7EOf1g/lMvI3HaZKXIRssYWySVtDlulcI4NniyvBFgGVFYP1fB8uJWIGYQfbGbD2MBRde
jcX5taUl3ZkdxZSvpPgTUueY/qJmvGa1/QkjKiBoJo0732WrXTeTg03Nr8Y4DzEVGjZPsJQViDBx
MUP13lMssO964rEhkmC18SDJTs9yk/3KSwIbvnXwjBd5A7EqvGm3LO/MNZDPIjPXR5NHZY/dLbjS
drOHPoAewsRHV3KB7PnNJzIF35bhYGxMqpzdH83h+Sk4WIUY+qWVW1eAM3VkcRp8tD6HcV/B+FNY
8Mzzf3eHck+Tgj92XuLfM1nvKwHVeB/Go+vQQFSJcgeAjOeWYAMxghE8ahr1LnaNQusWIHcndDT3
wxF9e5SJlJfw+b4an+shKeNfJlUcBlrTcsf1ykdP3Esk4H3R76WW9kn4IRAUf0QJLNOSZ4zhfIF8
25JKr0QRABzlBG9koc0qgA2iQY5LC7/zsas+7ppUrrGGTXVOC4XRjxg5m97jPz2KKUHGypSoXuN6
r8hSjvp3mjaGxCss2Hj7tRuSrdFtY9WgyzzE5JsHwk3qBcMio9PVtLOzHKRWuI6ahybA1oB+fVqE
6AT2hiKcVcIVQ7Lk9mMDacs4rftXyuiK6LCgBIAOqW9rHdjJLS0FBwQSe4NigpzrogCgxIvr3ZVE
8vzIL/Gczf0QIulTDBflZAjGa1K6wtIyglIonLTm/t0OEU3VuDdtCjH7wgpGwJTqz2Qme/MkMui3
XBf10Fc1dSXGg7Rse5kfxLIYZLUf5vWg+VyAMzRT1Q+S0dF+KTZLLe9wmfMf8ZrlQ1FHzXWt4rfl
8CPtSi/gCMTD9xFC7FAcxmzgEF92Wj5N9eiMTUDqM4udsyHij1cPP+n++m+MoZHp+EXUrjL4cgJn
FJSd7k25Y2Am3xoY5zMwynXJrHabRd/G4iiAd2fD/0RN6Pj+bxKLiEpvz7JqpO0JwnEQkf/6TLj4
OxL9ezDt6yaF6fgxfMAQc+0LrXdR0ZR2GKxzgQ/Kg5agVSW0gmw5Hu0xmJkfDpuQV46I7a5aG4pS
ZPc/8MPOF/YVXq+bPXq7wMyKmw5lfyLZYyYPQlJu415WY8rkCaHVdoYRZQSDreqD7bynRy0QgGK4
erMZk6oDWN/4mgeVpGg/QocLnADMs1eA6qa5wZW2mngetzGL1j8ZgCpG2glpp9a3d3sR0BvUpa8M
cRHFpwm0rbOs9n4yOoE/cN8BbYK0BO3pGtCPH+pWxnoJ8av3/9ynd87/yL6jfU9PBPvWiRsd1ng9
EQR58aORDBM1hdkNaQ2TptDCmla2nsk2O93tNmgc7eWVHCyRAk/nY95oWIZNwtwAHFYuAlBPIDKm
dl3RMJWLeicuFDSaenFyfKI+Qn8hwpheaXTxQDWK/UOCm6+Q6zVJxf1LkTl3ygeAra1cJf8fErXF
Q5zVNmYRNq+mmdX1UEUUIixeLxp/mv4isOSaQHTCu0mpxSKidJletXJniDZa/+yzjrs8P3f25Zhm
T3aKYBn/8daBnj0ip/EwgsAfrDl0BpRnkBMl4VkHeOh+hl5PVyoTXzQxdOdTW1p/WgGcwal+SuCg
daeaZm6rzSiaF06FktKXQjJTc4ba+m3kAOgTlrpWzt+XbsvXfLX2+46rXrmA62icOW/axS8NAmOd
C+1OtYb4yN5eZgGQHcE3orVY1/pxWWbPUBMKJZ30NLiFGUdwi9vSeET774TLhaCiywzN8hvumpUP
5EvnbPqgf+yEZkh/mTqXuuhym5zWIoOXxDRNgp41gooAbAct9UQUL4r6TavszEl5WUu87WYTFXGg
ip+NW+KFOA1f/6+N91Y/4yJB86g7HHHqjw07xiZgSuHAhQiPoPVCHi22IOjNJ+xaFC9+lpZOYHCI
9wr+CbIz+rCmbCaYLxekziwpGyI4rlDDWCxcYgbU03GMaaZeBoAe+vE4aTGyLWluiCjZPe78S9L/
YCefX/jqbpKvqGEfWTdlvx3tnFfkIbkoGdtarYN47j4EwAyte95xCCrvADXo49mHyzC3T6Jcl5r8
iYHKywjuGO+XtvmYL6DLjlSBLOmk6JK3KVVbe14TE+/5vwF5G22tnItjrUtLwSr3Z0GUyhJytZGh
bKWY8a5uyufltOJHzjAaORxYYtT9+HUetCzdQRoT8RmJM7CKRP/QHlzoOd+vyxDZI2iZdzUgMXj2
39vDBS3tUbU656q+a3mOFTjHhfMLd3mnZTNf1M/LwX84ElnCqqdVewWq50hzPU/7jBWpLsLPwty7
FdwnNNi5DFZPFFKff3haMukGmRuit/1qMSbTrvHY8xxY/OzpxPrr8sGb6FLkFsJKFYamfh2AfaSZ
FircVXaMdcsTcq2L5TULqMOzRinU5+6cvunMOE2FWwtFJNvulHOfW9UHCQSceSCFHp2zaTH+kAEn
hguPuFLdZjUJTU6JLOJmF2etAobBqpaGfDEeJd9I8AK1VhpRxJlIlHQFQe+yc+n4+noFbjslzN/f
QXOj4yZinAcEAgD4FNRI5+Jv7KrsNyh+lHp8Tlr2QYtS7J8rQ212ihP68TMJAalateVy3tDnO99P
RfzgWqB1EOe9zbol+l5lRB8ote02VY+NZESszB8ekUs7EWS674DIafl6mg7SjY1RcVIXUG++4dDD
cx3BanfcnzrNpE43DH2JCZi5Er9NrJkNDHWuf3csUeRUcQJX7Yijxy0+l/HmaX5HAe4lEt6NldUS
282jp44Q8pU7jbmHmFKSX1giuts1Am8ywkFYPKIzJ5sKlkud5g/EIFzCkdfyojqjXkT861cLWA+r
Z0vskmKmFUbYgvs3YZ6gAwM1iQ4CPqHS4bgC5R1P+tSjW24rOOIxdi02ugVJYjRczhnb5DYjlOZJ
STzOU/tQdjCz4Pi+y+DcqkUP2YXbeAAFN+IvyIPSK9Bpnxkp37YKTSLTXsX35jimWjzDjlZBWYSH
k9HQaW7neDgaFte7YOIUyQ3hmBKVU2BUGS4Wq2WIQSqJ9CchR5/yzgmLKIQj0JoHxAe12JeneeL/
USlCFbSeRsT1QR5ajzf7HSNtn/nlp+U+otmoSgfCfqNd+hRhg+TLRtOKV5yIiUzpvsJ7NcGqHS5F
+liD86+pEOVerKICF13JNUKLbURdFo4dau+GfKj+IzRtRMx+7MqkBQIE94A0KbQ2ajrrT8lrltvK
s9OSQT2Oz5Z/j0pvZOCmAp+vLeKn39rZm25h7ERV/nQrn0qcyD55tLzUrGwX6jTQpQG0QYHd6+Oa
Rw7qIwbs8jaGWw90SsnNGUnZfGvHdp/c8fTaKBdQU8HnFr1zP/C8sXdeO9VDfSLHK0SXxJJADRK3
etKhrLP3xpx7b3CzIpEMr5tkUNQt4Gr6M/a19TNpqcdYSXY6h1zLwtyFny5+ZHoHxOkjs6MyHPSD
1oDYgDOcLfx3gS2+jlGauDyxo8Pc7OcA1JJlqHpiXOgRv3gGTzHmw1FNsJoU7xfdCVMtE1I/sO8J
7rM63mhIgi7PUynZNT8htL9+lnKVuI430LuqgefGuWVvMhkQCcbFMkrQJsJeO38UKSXAiKwMT7OK
a70IUaodjVnybOdS48mavluc906HvaEcDgHcKjASbtb7wwvB3lbT60mKoGnaIhFqips0xFJ0/R0J
VlKqYAkpWn6XX/8a0ROYLsvYXdc7aLyy68fH3eat027ysM1fxNo7jZOkwT2Dw0e3IKf6oFD5Luqj
ALsiUD9xhubxNcb2haYXsiwaOyPSQzxSqngakGRkRxLEY98HlaWYmZWetqi45LQMT4kQ95xB2bPr
moloV5UX5TnTKdGHMsRuC2IPC4RaRkqucJUvgGG3fWm7ZFf9F6UjrjWYvpjmDI3UssAxs9w7r0pk
amgTaiRSOndzoZGQ1tXOKRQtzGfbAYQVCZaScysjmBiBcuxp1hQmIFkpewh4OpegintGEjgvGK4Z
tEv7CWjLmLL4zv8EJm1mHAUjy1s3Rv/pKoROBaFix/S7NKt5OeZTjG40fDDrW0jxZ6dqd7aDv9rk
MbsqzmtSLBiZ4NKChL1c2RbiS8hJdfPxbqLb6WeHGdDjpGsaQQewgQHy05/+qJoLeq8o5bl5H1bj
rWzNAGOwmGaOGm9XvKtlMSemyiCc4v27vkUYx6+NJ9FOxgwhUeC2/rYM5gjWYn7ceBXopIyfodtj
OOeRBijsNmoI6qHyDQdc4KBjDDJr/yCrGv0J72H8Eu51kNaXQz9RJrpAqfhONEFBq9qHECdxDbqh
cYETsSaFly0aErmDMMNdqz6Zvy5rM92Yc8Uz7kDUgSix9r8dUOJ2v8BlhjT+AddYIKY+bQf9KMm1
wJRkr/rRZYW0c+QH68yxlODYwgMJQZjfb3YlGVJq8RYkgH0tfQoInoj+vpXaxbRHgh392zrIY+3Z
ZudEfSHW4FQ7thnT+tz28qWoSCRBIlF0XeXRYleqpW+CoS4X1JIR7pETQ7AibVWW1VudOtROqZFw
g+hq6yrZx6lqxgaslK/NsqFNtoAjiUeey16FY5j//xAYv467IioM4m693Jft/7ezFeSmVtbjLufD
efeMRbmeQf/zQvnbCr6trzYUSGMOyisfTRZmvBE3Q2nqmHSOaMcXEfipy953tWiFPg+cPkAwMtiJ
zb01ao3ryp/Qcc2+43AhTLxidcK7y1MgrB3G3NgvngwBHXTUIxdfm+3Bydogw2DnmgrpNU4ftdga
UFDugs0yFwnregHAlbJmkMwQBsYDwVUqrSDvUmtFIzymT4FEuhCsyPaJ2gt1FcgOofGTOUGJXaFL
wDxkYQCFunBeAdH/P+qktniHTiNg6Ks1CxvcJn8hKLAjuN5OyhrCb6n/xlrnW71Oj04xVRwyaNpT
6ZcnMDLjPGU1RYeT1k5R7z2mRY3QhSY0psBew4b2kxy0CVHOWW6F+Yy78QdIzM9H+PdDkKZyLTk4
ya9ut1dy9+JIzzgxW6bc3Bwe8d+DpFHYXVcb1tQUkcFG3QBWznblkcw+ynoRdF7yi9Dt72Nd/bDQ
g3Z95NLXaOQtaVzNKoNu82qYVuiFlbPm3QZcL82GWEx69PmYMH7BrVLxDkn08iWHnXOJjKzf1jyw
DlPFYNqvbXFjEzP/Nr/EUCvr8oRNtdpmGz9RlOO6lkP9hnGJU7VDNLUd53kst9DMiEnsZV9LlHki
f/vfJxOuwALn8Ml/jWS+IQG97GnF5VPyPOUSD+f+6vi9O1BWOxTyhTlbiLzgl7mIQ9CRk5WkRSUU
jqMJDO+xspaZCbUocfgw6CJ4fa3R2l+FBzAhyVO19bzI9C1955AogVaxbWaPXlEmzo9Y3QnbLaV4
U3d3uTGXLs+lfOlCmXYhJ+KGGJN4h03z/RiZbTby409iuBFw+8A+rT4mUjzr9Okp+Rixq6oT6mr+
ScM5gXEXnfBGmbVBy39X7n04W24B5eMosurEXKUEUR4DUaV2RbX7DxRGkez1NASimYd6g9oXr72g
av+4QhYNKXZKIGX+j5twCd5ffrvdp8E4u1TPVjPzkYxm2elCUOpLJioqF0YfNDCyi5cOGu/CVSP1
p2LMgXo0Y5adk65M7e9xaO7KZ/zEoMV9+OgiwXeaR2JAH5pPy1jLE6sutk2Xrbce66j+9Jwkmjzb
1MPq81rY32T0Uvjia9AD5w8uSoHg7lTpsZ5S19qaoG/Znv9Tzel03NZybLA6AAd8hd48Xewu+QRy
bpp8E0OoDAj7tqiPsP4kSJFNHnFekAdxsPBfk7tiDZhJhO2g7Tghqq54FzqSm0cF1r7SvCvh+Mi+
uO6StoqidxxCtoOYMhSykzS5ZLE2NcDqp76lQ8IXECWuAVFkg5ejpxsiyW+aHhl15Vv4yhv5UKSM
5IpHmwAjjoWTLD+aYk3lH3gJFNAsET0bNcOODG54+mVuV4HJ8XIFfFZm/hf924hAaZZ4WxqRDJ2s
yY+ym7sXwqPEDDTcN23v3EBk0DYVdjj9MAlNTKNBPra3m8HPvyXiL1RmCVgXEFkd7iCNGf6G1VHj
V6gqxRPs1lGyWoiaalXTUz8pp2Hgv+L39DKmN6CTjHXHmF9ZUNZyVQLJnnbwbQTF+O0MyTIbntF4
bOWg7Z0t1fbk2EA4a4qRp2Cb9bgzGYv1KRNNGpK0oECsjBiKXB6ME8XD3LhZ0E1kicrMX0GVM4QQ
3YXizydaUVKc5sd21rwlhzZxyjBgYNmdq6GqoSKnnys1010Maj+nhTkFrDNgma+onjOTpzO/o2EQ
M+Rw7vq4lSnylnIrWfAitthGQHsKJ66i7dqXGi90TASQdf91aOZcqWgKXO21ACfldOa+e6/+huym
c7Jz6MsT/O5SdjnsgodjghOikMkqWJyTcsDQN2OhiqNU/8lqst1Tbk53OI3Kt4BlPZRU62+OzHu4
Qzgro/aGtgZJJ5UoxKiXpF7TrGwzUoyTO/HDMPxIou+8er6q/I7kZb7AehzF9EsEm5iIdfJIAguy
JTnRGmckJzFlD7KNzXXgdmr0Twv+DFMLXF6V6xwENmJpI/ogg0LQ2c82vnt7hBpMqqefsLgmf+Px
tmUwaBL7eezw6J21cy0zlDQ4+VZP1ubKbZzRiwFN0yIRlCR4nFTcI0HJxJHpOH20uVAMFc6gBbAD
SD/pfXTNZ50dV6M+kG81UEtF1TF8HQSYzMyOn1kiF/sPjYAJTjQL0A6uu9aizEEI7QD/UyKAMsmA
yLHQgBvq23W0D/TiDCzu7FykykucUg9UwroL4FPYZMODM8c1NfyLtrycqML/NEAtqoSOiI73BSTF
0HstFME6C7J7M2yiB1h93GyCBoSdTCoE1z2QEvwI4Io0EuG9OTpwqfOLuMwtEzE/j9FAVYO5obzF
o6ImGjFXYKSy6HyUk9PCv0bOMQc7R2sH4zB8k0tSzDwmH0Q8YfoaCHf93bg6Y8ZdwWaHq3VHqaM8
xagKUoKNIcvdqRa082Vua699PEZJ2yvAEC7ace2nUwalybR6eSb+Ugb61uW7j74MMbESiP2QtROX
6KCFM/FsBq7aP+caZBA/IzaIGrAYvoVFzFoNQhIZHWLSTTuFzZsCdKQVN9cXY5RkZQTUutPiiS0U
lrZXKbtpzmTl807sLTPqVLq7ad2i/P2XGPtTwDUJkAtLAy7Qrbc21F8mO5PTC5iRnYlUad3n4vcc
wMbx0yt1HZIU0Hb4HpL/MdSednwtcP8qXDLpfl8u8n8BRj0LN5MGwDpTmLDbenM2bmye9MM9mXz/
/aaB+nAbhn2I62ggwZj18+biE15+3WWLEqUSeqIZ3uIBlZyoGsibxN5U9KRDuUz58bGyHsGxVoMH
ICiwRRmHLomkLjNY1hHMJyRsZ2Y8VY25DLGsyCuGGBhq4nA0aQPStyKTE5kg+ahU58pZzsSpOXIu
eDbJ4iVs0dCGakvFCkZbOcTgHGh0ljMZTh43ep20DNRPScb3wKhWL9XWivSVRX72EhSbvcZDgWQO
dLD+TX+V7EsFXoPf4eV3PJeAK6/z13hXK+wEepDPS6ZN/90I78GwM0iFWLSIipRGoEXCindDZcLS
3ZVLcaUEnATXSooka86KR4MbZAqikYzYiYyLljrESK1xsAAIFkw4hnJPiLDjXpH6OJqvuaT4GVee
J3vvfUidFkaueeeD0yvM+c0Adq3Q1Equf5hfL4p2Q9UxpK5/1E4aoq72V+jE5ikvgOxux1gUop1R
+RN4f1AfPnIu8+KOx0rhE0Ku392iyMIM2KwS82KgMb4RXNSf7AjtNTJNa0pP+RDDRuWlo/8Eq0Hr
5BO9rKCV3+3QkDXxrkg+YMaZlKlUZhD3xe0Z56XoQFsfhCo1PoKcbsyVcW2PuE9sukqBrvB7jB6i
DdMlKOkMvVFNsx8N0u8BzKPRLgbShCPVKmKP2WssZ41YTqlD2dqKvjbFI5IQs8zn8Ou5YR9IYoyf
Kul1xnsJY8OeJ4fhoRGBSrnYuFisfbk2D4zCRn6E9rQIWLWVD3NgGAh8XW6kukyYKoD8OMy6P347
vENDtFCkaZMbxn+6IaNNKRRXiOeOcyzsPMox3AuVNMmeDl9qiHt+mRy8mNBFQKKGd2csC7fpTjgP
NymxD2s291SE43vOnFQAQRzrhf9gSQLUgGhk839WsyKvPoBqP2Z7nyTSB+jcCAQOZ5WRv4vpPm3p
pjg5eEH8f0x6scDgXe7ML3NZ6uNQGmuY3x+Z/bP8zAjL0Wn2Bh0KJ5PI2JHLHdfk6ViY7YvvsgUd
cIXqWwSPG7clW+3HyMnEjzqvvTJMp8/Czm1f3eQ3DFgNF6MNTsYR9vkOervMAHNDVCZDS27JL7wg
H3uxX/9TULZyVeTjWnwY+WyaNFyLvzzK4cXriBe51Pmb2z6XoPYiw4C62rBAS/2fq8pJ2zAWpPd8
7j8VWaCGG40Hn6b+ypDxc+SVArKmiki1v3FPwhx9RzIyu9xufmPvI7qfajQoUSeup6MYFl9Fu6Zf
WCo5ld2iERVxy7QXzRUQMxC5Shb5l+HO9/KIFZtyTgW2Ui+hl17EWyI0AblKjgsDxgzHO4dGnjYZ
IZFT4Xqm3qMOXdApWwAP8sT9OzMwlXjWqSR3BvE5IYZCOGiEgHKfH0IhGTfosjykdEMU5UjpJAey
RFf+r8LoA2d0mGmaX/Z2zqK5aDtjMGpUVi9FC0XsPwt2hoCyjZjgy0bf6j0NFkuLTz0NfgnZSrp/
8G2FQ5W1t/rZ0BSRmPi3908uyXHhlCL2UCHAeX08GULlBW64W4c6SPmH/o4gn5vjdsqkRzjnJH71
LT0Tezv/S+SNq6G0owMdShi/yKfumH5ox1Q0gSAQrOwOgL2LIO4pazu7sDuZyrks8sWa0KRVsntr
pi8yQ8Adq9ZmZ5eYjIoVtylAITJx/VM4cmM5xfnKzEoLvyMv7GbGJ8mOT3gtbPnXF1zD+jGBgHt8
cx8O+aeTkC0ubRSgYWcfmoit1RKaHw9gxpbLDP/A+ienMRhjsehj9UNy5FYpici8Xlod5oQUhQZ5
82PCaRoi7dSA/acnH53vOhcHxxnzeq6MIfbKnGuw97qrfgZE0pKubNhW2yGF67tWy2KFtKaxWXrW
9jPBZb41e9xh9ANC1fIanHNITXFRLVz8bl0hDtEnfLDr0vd4R/Hd9G15bT97Z1jfeh5xDB35vh6k
Gu6jjjn3ccVmTurX6wWEsjT+KC6opu20aTGtuIRND3C6OKlwJ7mk/VJ1erqFUIm6MD0nO70MltYk
Lkh3cMcjPr22gnW/vHA/sGma31ntGEi8ccX+aYoMOnvUzz/pUzq3TLe+Emvp025usDTzgm+mUeB+
sqJPLOMspczMd5v4ohOqlrRlWA7UxJFSYyXSFxQ15512nbvOgTSmmH/H6KzMk8fvVR0EcgSsyRJT
Ds3lOdx2NwPdj32Lb2eLSDvCmighEJdNTF9/G14CNlG9IgNLS1Ci6tFk1+s06RXmBi10v10NGxbj
u9DfWlbDxw9JTmxsEy/o5ziqxmwkEUWeEhlKW6pAqeJYmsAM6myzQQE6/2f90XpRWZGN5HqpmUWb
b1/NgVon7PdiNGtuZT57s/paavozaZo4O155Jgv8H8YhRhsStaONKVXOyrYhRjlVTyVT9ErO4oe/
ItIG2s/1iyKGcBWIcoV4XAfTrP93V0cxTXL2o/xxsgaO4Z30OAgYfVcxkMEXoMtngkhPCa0o4EZ2
7kvHvNXfY+rY+zbIpqu6cBLdUtEvyzItVn0GkscjTom2UCM+MaviGZnCCvN5ehirULVvH+J+xkAs
bR2ruBSMmj254FYiMn0uB+shffyByaZ4L5NA140iKuzf/JcobQwBuj5Wzjp4gCtIRyG3OJYreHR8
SdoBYqer+ArE2iuar1XqJU18b2uvTdTQjoHZkDY1i5aYNoiRGmM2vGRsXIlX9yb3ZKaRZYeZomMM
1CzMXJoejMPLCmiJo7NCNpTiimXm4JeijBeiHzYLpXGKi5po7labrsW6RhEc58+X4A4b0d+qJKRL
yFoXu6VlNAM1eGOB0DNj2mnmh7RgOcfD/qzBbyL4Bv1YS9315qrVp8mgPzVM05qFCXKwRTYQkj0H
s2EK+Xh1CC2x1ZDCJj8+MqiMS0MXJY7FHim/L1HWoPqxyPwMKtJXhHliKRDAUVAL8fe29x8ecf3/
DBLT//AAGqb+7m2NItSO0BgbMZpNmuObpmO91SYoy37KNKpLuA+6UlfC30U/esTig1E0N3CzPuFw
CY3fxn15UUnrqsAYU4/v0YJzHVuI7AiMiWS6Mf3hf4I1KZfREicsFpQ5xPWefEauIu46HppTjSbP
HqQhzWuOeOl3GEs4NSan2OyhfjkEfuju4V6M2TLaBaos6OtjeViroyipt6wHBIz9S4QkvsXjLTGe
bU156h1AWT1iJXeeLOQ27dUdxBiwULvUAKMRSPBxJCbgDss8fH3vKDgCAYWRzRJEGb8vhhn8KJHQ
cqHG0Hj0JNVb+JWQpvK6oDCw4Slis9MaOb6RnInYuWvgUs7EKDsem6L9kSpOwfCeyvK54VidNesQ
o2YMId7qzTe0yOA6jXs3B+N1BUJ3L7ajpQW4xUviXvHUggp5T3H4rLB2vSu1yn++OoRQW70Z6O/5
+7t+b89G27lvABy9zh8Wql/ifJQOxXP20Ia5a3W4EdPzWxCrv52dMlMM5D3zvCy7X25DfQQvIUYe
ZWu46iMyCtw2yP1AAZoJrQOrdUPFe5xhizbOXKCf0AUT8jRQ+fGp2IKe6KAhYXPjJ44tHCEdOwVY
4HMjZqu1urm7tz+EqRyKQvyksHW/uYSQkfxMRpj2Odzgk1RfjQ3Dd4f6TQ55B1nzb1SYvnIuQN1R
OsefchW1Q3y41PqXC3IuCVFhB/Ir6UycWh6A7IM+WeTJ/a56NOJB4EegL8NoXqfMrGT2CQz0y3P6
JVc1A+4EbkBqyCEQ3hwEC1EL1vg+xxa3AUgE4F3aNZN3rAbrQJq73tTnHYEKfLPpMzKhdfRPzNQK
BMJFb8DYZ+xGis2zjsOTYnbolH3/ZmoKH1W0zwzrGy6SJ/BZyVeLwGA9CEp5/iL56JjZ9jCyann6
T9jHAxYVFVoYATApCNj7LgDQ97LEZ57mHpkz/0BOFVBXtIw0nnAFEytcUB7WrD/J97XCTE0CPqhD
VoB3Y1glaAaGr1l6ckHAw/XOWCJcysTd8NxuS8Pjv0935hM/VkqEUhAMuWrFIbY7bJlQScocuhNx
WGg576jMphJNVKslDVi07ypg5cPw6XrAvroCIAk0B5rlVaJuPQHC1/7tSCSe/6UEmTUc5IjrKaZt
NI1VQDmLkcMImmVuwANGJqGXXzuAJNvPFIH2ziEhkfrT2t7PiNE0bLWntPaSnTSFdV1EmotPIEhe
Cxn+FniCBGJSEs31yCi0JRlkK75fGee93PaaA8ek7ATePTuBnHAKJnPrYSlKzj9ilwY8k5U9OF1j
TpzNfPvmKOlW6x3iR1yn/63EIgflQ1sWs2qZDamAocRY8d2dOKvQlRcyHwazwgYXdDZh/S3HPuxT
vabd45oTtVuz07Q+W6pRDAXUsB2G+lpFBHEPBoY/+8mMQVLU4Zb+JZZzXPP2ZUNiO1KLD1zRzL9m
vy+hbvsEHXqAvYHvIUqg2buYxPEjCN2xJErqYxjEC60pd6EJcgiJCe/bYjb7UNZDqGLxUn8RrNml
MSew6JGW7/X3Q7gO+OrPoHQQ1t7Nv+2djgJyosOVjdDk/jHhSvWze5GyyuiteJLMvFwwVujLaYd1
P/0yKjFigNcOByregp1nvRQBzzK+9kSNXmyBZRouf9URN7jGk7Px+ymAxFTakZ8IRzQpCax9yB92
cox1YVPtumjooFF6+CmN6g5vEE6udqTJ/jytW7MFkXT8VOOlCHaQrsR7xRuvH7jxyRcXKR/KQv/p
Iz+Ss5bOnLpzpvkdmT0NuSgFyNSDcGloRZRyXZhON0rTW7DyDkTX/tomrOI1MqGKYxYBja5GHtdo
S3pf9VD5amVvtJ0ZnAQODmuceyzFpDTlTHoew1DdLZubYw5mRbztKU+/2y1o3cWy/TLKJxiBnTRV
i2nDgrSTn8X05W0tR6u9K8dem0wrK++JD2UI/lvDWuaBBlxyc64wHPt/WHuLdRtcC2SDiqvBb1xW
xAGxMPFjANqaR86o47DOQyUC69wjEtku4E1wCD3BIzC7UAgwGO/CBKvG6//aKnB7ndGD+L6gMz0u
tjyGun7GpFl7t1JlMCwrGwpz9cFUGWghVEnG2twIrpbz3vlf9/Lr7lCaYecc2VT7Dv4ITa5/tX3W
gO5LBIQCWaWrlfjFJ7Pa0v11ppO8f1gk1qwUwM1M9UpZFZ6sO2HKk+aWB8y/xFUDIOG6mobacHCD
aIoDy7FX71xhkHWDS+jigHglhzanNPYN02JLpq189FL4ul5o/GNZVCH6CPK7pDVG6uNJAKno7rGQ
to2/SapKVLHJe6NATJGM6i9zhQhrSP2LCxi0Dn2Yie9bysBOtsAdi+1bfC9pQM/OykyDqSXx29Ys
745mCb8J/phK6OXhfygi4KxdKVy40bDZbBRbvoLUFlBK0wznmCqBQX653uXfyadiTbDj3VpXzGMZ
WuFHe3a4suxz5KKr4+oujHY1sJjWwJWjPVGaylbETyHOvvVl67NVusmRJskroDXCUIpsj51Cr/ee
kFBP5O72HgmTCer6c7U7izQuODOmrv/w3/kfNdcu0Xsb6xWimDUzNJnO+g6j2mrl6LCMYn7ozkaO
QzEryYI7ryFiSTQAGkQUxN060p69VDrMQyyQFea6L19OLK/aufo5AfdYMjO3XAFwN1sTj+wx9nJx
FtSBXAFyz5Ko9AO4YbDYHmtr+cMXSVmXqBhlGPJ5xEfAvf8v0b/MDTjlLk2Ry7X4f8Y/FuwDFkeS
/M0gD4yD/hJp4FoUcCcH5YUrPjFMtYUT991PDW/4T6UFzLLvLbfQgjZ67MrvQQL6VPPiWJaFQT/a
wNXL/uTPPqurPWsSLAkgXeN+vVDpdbvxUITEoLuSDAZ4nsYwMJdLX1o0VIU7+LHf6ilOta8ixK+k
lTrcmCepspVZboGPSkYVOGeJ119LtrbL/UdriAKQjlM0EVWBFl65oGrR6W39NI6DI7RmJ6NoWB2C
v7VbCZ3GvLMeUgVKMgfxQ22X2aLSQchW8T3lrXiGz1b8GuZGx5i1WJkNDDOX/tq+ujiyNsSodSmM
YKeuhMrFbiYPPh16IFbbtYAAJfPpFgpp3LB/YfAUNOFMtlFAY1/uenlKPJA+Cz51/UFP82lDJIp+
eeRzdTvrwdOfQakoQRaajgtHSkQERbJ4LY2PrbxSPVa+RRlHi+Job0vX5F3+OMzC6/TtvdwC6geR
pOgsggdVCWKLyWGuzHRJUEY0SLpRwx8wpvqZWTjRGaMqoHQ+iRMNvsb7Un0Lwh1LvSR/hghyBa/G
wPsEDNAdS0UDP8Yyr35MLoN+n+RAIwCFQ+Wo1/0YkK/Ht081mIUqqFps/rQbxOAl9L2jLmJAtgtT
6pa0qHhTiK3OsajDJyxQWCBMHb8PVXojD0PQ/aTf88Nhr3GrN25egOHFwMsU1/b+MC6JwlNiuKNM
PG3t8TtAydPBSWqCPh3udoR8V/Eqxi3Sc3Ams5fVGX0Ghcc8W8lahYs/cQI2cfoOn4QJ7cdDYsfU
qq11/V7ejJsKF+YDULt97ufPtADQcVkhMZ3DU1GXeMIclD0AT8PC6UkVesNw+YUP4bA4B+idWn8r
+h9UkwsTdHWuZ1SAb7MZTzjOIUXDAp0ny1U/YBpu87zCNUhcNCtvhZYyAghxYr+lg5QB8VzIEUM/
NVStChh3ghYR3+Xif5Bz7o5bPZV9kCQmKkDFQTK7ztWnDlrTFpwDIwv6jgBl3NFg0EsZSxQRJW0U
mm/EronBGBCYNgGhhPih7eLlbxOgeFNB+RC4gNef2eROvsWX9Vd9Buvr5Lb74XXbRV+77xdJ0s8B
ujDrb8wgiHdy24QyGdZT2WraqqKNDn47IjSjoSC1ormnGlUlrVrM53vVuUi9iWv8Jwp8hJJfEKym
twW5RWoHTgkM0aPW+HvNtr2EHt/x7TqQQ6YLSyV4rlBgr3W4xaF2HCRdZ40h14LSko26K9FB+9cJ
UHUvIhF+ng6XNwO6noZAUpjt2IePt9tcRWgd7ESRsrZFNs8ZwtlyeLhzJ/9wrc9x36WLGJuHU/Eb
0Ma0Ugy2mt4sNx1AxPrVgKndIqtPUUgFDvFQdycCKpBDOEAtk/uVys6CrwLT24XIf/WN59MeKCQB
9jQhGjiQlxl9gLEMwZBIxm4JF/jDLJ42fsW8SyqI0uwQ3AN8ey3R/4U2M8bZqsMGZoCkRKf5fCia
YpHkzDtPBhRz3F5RP0d0Q1L8SQ3wWs9LanDtdMNIXXOEfQwcZmTxk4HmWCuH3DE0wQLFa3PsrRdB
4APPuKPw4fLXUVGMX3kn5du88iR2AdlFSLkHYxiLhj9yf78OFGesJZR3jxw+iWdE0wmRakRSR205
zPw/9i+FOuTLIyKp8eUc4ci/WAPTSYL0ZeRnkdhkazaBomLpiaR0rveuboYJl8Csf7XW0PzOTeq1
7Ggx5uPSStet6LVgev/a29r/u/i/o2s8YDFIKtNyMMK3SqKg5eZTblLfx8x6k2re39FG6dhonp2M
OKceKdxPlKfqVZLHqMP6YM1oH9ASuijcRzG5f96JNj+7YJyRipvyFvHQEqpmlEeYl6J9GONzhxgJ
Da+TiNBtaZokBnNXFcRZDHonDosub8fqJO1m2A5zzt2om/4sfTRXpC/egI3rn7KzkN2twq3Hc7ik
eDsv1r09bfzmN60C9/ZL7VLSQ26NJp/LL3PKYIbWbStpvadKoUQrnWBhDVon9/J33psn0TepnZuv
CGe/zGdv+EW0hfQ5p5Y7307i/KXJOY8DmRZh61WgdmzudS74tmlDT4Py1Kaw5E0qT+XgONMNzJu3
DABwszZQuKnuQVINwGY0wqzqkdN7zGMvp/5zGLMd8C6guVc15nuZhh/8aval/wzoy+mIlomsGw8S
in1e2EaJYr2hptANG6J+TpQKUqxTmS+YF9cYnRUF+MrBB4WdnpTdsQwx/ym67/KlgulR1x17eZtA
zMTo6RxkeFOE1EM6QaISDhbaMNF+3oNfDqwGAk9VLvIraMxSJsGh6kE6+RMZZMe7Oytc20oiPshL
1pa+ixqCgqLEzaMtsbvmM2IKks1ydiUf1wVzptb4Uff3JtcjyaNDpbk02h5WVPJka/I1B7HGEkJq
EgJBAgVXO7NYskgisZtGELEMTt+/n0XoTC6A+zOpSUsdXcpQ1A+euW/hMRXFpa4rKMt7qWexWkRi
aBB5g58ay8PbIt5w2w7FpU912/QYIFl6o4uQ56RENTeAYNj/3VVzttFXysOhtGug56KFfXb586Xy
sKMCgckEuu+GfmucIIMAZ/SsKm7pIIJqzPMOryKrFjuG3+3e5leGDarvzKeWEOhmyc3M3P1MC5X+
iAXyXqM4uByi9IZK7hJk0H0HNyCv+BGjBd4gMGKarOgIC5bT5owpeXY2qD3uZIKpS9jb6EFh9gTx
GzHLsRY9ZWCKvmnWTibAKBeYdvG7E6pU6Mf5FmwwvujsScUgG33OJl0eG20GCL5JOUuYRWv8vkIO
cyFT+BEkKOSqTNbK2Lla3ffe06zjE5t89LWYOImtiCXPjvvBfQWizKGhtVgsCxj5t6z8LH5LEwvg
zSyk5r9wEScP5c0XawHdABApX8A5Yp9llDxUuEE9ZfCr4vURPLa++XifyyYfmehggqupWbm4jYf6
buMmf2y0OEBQI1GUMOZqRAEArE+OVhwN5Ju+ENmrmeEdommsF8jwoS6ZU6XQPIaK8UoJ3vOipoAJ
PTv4pJh8Jqrz53kGwDlgagPC+v3YT/Omn4xRL8IhovddaS61as6LB7C2ZzDm/O2YQA7uF6/n/3A5
cRPDx8UE4ZGs2jXCKEMSUbdzMJjvZJbzkrxD27p1rJVxQ5GjSr/qkWE5YkYBcULNOFN4z0pKWpbv
vFE4sF3GozMQaGmfHFm0CFd6tm/C08jHfyHt5ILaSuqSYUjWxytq0op1Tb8TGreXJ26TvUeDJ5uY
6HkdTn0u4oKa6RBNiQOrnXkYOtHR7bgsA3idj1Qp0o9hUyTqBG6FEsvgPjnB2rQ7P3TqWiHw/5iK
yNpyaxEj2QBI9nBeCBFmO7qrqxcu+h1eLPeDtBTQgSUzUfDr49T8+fzv8s/43kL/63H3sKogy7iM
CxqboGgo3WZe50SQs/3KWBhtuXQ2hLDcrHyakojMSajd4eXqlNUZOU/RUd+HnW94YUmWQroMN3pF
QcokMG/cfUgAgZ1NThpft8MrRfGqHLDTHaKkjKTpb2hmkdN2R0bHk9JML7pe2MRoV3pmDmA1KseR
3134T2nWGzsI1VD0lcX7JIyim4juAHywyWIT8YLZcGNzXVf9mFFdxQf8g7HnJyBChzs1rP/1DNz8
tNo+0V2MURHY1lS+YDz5LeB8EY7a3rcARVR8Kzq1XCrrTEV1kS4wYzvGosCKAZCUBNDS5Q8zJRGG
rh9r5i7EBP/FUJmR1oaeI91Hb/PIZtNkCJyLzyTPs8lwjhKSfxyiFCbqg4IBcN4aaw3UAphcEuYm
8zMWneA03v9vg3iNI75URUP1u2ltM1cX7pZQyBu7ZvgT49n2qpn7FH+U+j+3+/h2xsUETgtlBvTZ
ReBzMngmEWK0dwnHFuJgcGzxCcBf7Ce6nyXuT8xlJr891rI1P12BvsswQk8WDmys8r0C9ve8qGIm
siVP249atUkABS5tlwo4D3su1JMe8i5+4132BgqeAbjWYdj3vENSn4j85OG0sXBotZ/WTA1unj2/
bvjbPJEhCpFsFrpC6fp6O2tV1e0wHXYbcvWt+3ZbgPikZRpcafOws4BllBZw0tqNYVewarttxMnO
D8XAMIMMngj0sUzFiUMU1ectGyayGRcrHA4y1mHV8FxIThuCscyVjQjg/0kSF2sa4SBGApB825tG
WkdmrWFGU5ih2qyyraGH8H2n4k+Q+EUia4HY0ZWyba5PTjBUK5wPdlqRYPL06c6KDAvLytbklzId
66EuxZlQVRkc/dWewf6cJlNVN6DTfqjw1a9+fCfJTdtkLbTv38m/koYRkhRl9zZ2sLt82T3OpNKK
gouJEXtUV/i1dWPqMIs2WkvcuxnOn6F5IgflevTM43mOGNQbG1a3siGcvYAcGAkxN/ukhYUIxMUa
qtpGSEsJGGpWHELwaKTBTa8DJQ+Z80rGAz61jF8APsKj3m7GHaZ8n4jhiDem2yI0cNjVeSQHy9Gd
g9QSyEVS2cnSp8e0zTeMMDFuFDVT6I46sYoDlN+cYmGpaEksjlB4Q0c7X154hWrIeURBdljSA3vn
tIb4AOIcL00s56QRckkwIwfW2Xm/gCuKNqv/Q0bjDUaPa9d1jvBhZnmeOmWCrQ+VXtbw+2q/uJqu
gL4tmIXMrEbQGJ3NR+WJSh3k13PU0qtrR8hKXt1KN3LBULsE4NK7ZFUf9HL2K8JlU1xUJ9WZmRkM
bzV/Gf+yp6JnvVtcctR1/rHzF4/WR7oWS17k83qhr8i/J+dBYvK52s6+nReTMxPRthNUNN5rdIts
ue9Q6x5d9ReTJwyGagwFW36z5YrMzDTQPNWvqYvS/kE8B1WsRodU9mH05lSrJ6j6ccA6E2VSQBOW
m8WL7Gaw7zQ8u7iIjgrZKezzC6DBIWTRyjXUYqldHX0DIzwxmxzVBFeOL/342Q8xHlEIy9bA1MRn
txYvdf984EtUhN5ggK5DGLFbfUdC4RmrnLNsmVvm/IRPYE3Hnrmsu9suYqgj9JutTyiXkqgcuQiA
MCkklqFQznUicFMGVcc0W+Y1xlVn3oBC1T59JYvqgsoCg0Hrzo57YOk7JqH7xowP3KXhMm994hB9
B2v9EIgAbY1Yb3/TcLcKnIIFemFMqt/ohSMIVAxbhG7p/NiLoCb/t9KhG4ocF4co9CDfo3lQXtmR
wSRRAcV4F0OArmvtXEA03rKyXto2mfWV71PtuKD9elmlU+wLHKNWVEOu5Xz3lTHn5HPnlHshOIs6
18i4gTQNL+dRIdIqSEI5ohJ3AY0D3GTnA2DRbjLzuA8fvxXm82Ori4YOCP8MBMbtagoHU2zVdDpo
i4aTmfzpvEsCzWdXhH4hb1r4aV69W6Xd7Mor/klaojpSO/t68Hxhi+dKJd4MT1wk3qFCOIgpUNHV
gTuD/6lFchk0FrDya5i4F+PZbH3S8EUz4TMhYPXJ/czdW+6u/dzFtByh0oStiL1XXK4V+tRcoC1k
QT+Wa7xAlp3MxiMvkSNLdUlHLPkY3KAmuXLK6W0SnV6yCMRXcl3b8Kv/UBa5U+FOcCuoSINwkR3F
3+Wd2rl8CdSW9NIai0NZuwtvYbEPr6WgZq6GL6d0DN4Ans6njEFNsAhaNndmIvWX31XJccvU2f2r
cRlXT8bnS+wWExgFglNY3etVJ4LSmk081H23turQMi/BXYtiwze+XIku+oaQrciECwy9Zk2IUvZH
FaHExSaGO6rs/nHmG+pHdf7QrYgmzUs+tIxW4PwXL5CQGul3N0kawRHOrc4B04SsgpMdZ7Q/PZt5
3U0rg+i6e7pZjInY7Lg5gcQlwPdlExT8klqXPhlJQekXggDymvvvaj2AsO6hEDFPyl83ZDJ53koI
AYMlRf0RSP2rRTWm3bTjlASPusbYfLHxdH5jb/C/GgSBIylXsGqP4LhWJNaR+Rp3a8t7F9POmvHU
k/8uMSEPCh/iss5zPckfSQntCjK54brzz2HtWXXm1gOPf9E8oLjikuKYBwT2Yo7DoxhMj9uOW+fJ
lS8bkqsIDwGvVtrer6KS3Kje4apqUQlhvZaNPPvslTTOWPWd/EAWKvaorzre/ZzjIHSNjc1Y7aDK
4KcOcVDLtE2cyaNZBW+cAPA45woP38+d2WjzhHgA37093phzq8yI/KJczq45y6zdHdL9zFit4H0Q
+QXCjDwpupsgMTclubXmoLC5ygawKrYal29D1ctGZvvWT6kumEWCPTslM/q4tfZWUqJcLVL2ykRz
E824OnueMcJamjKct/IJ9sqpnZGLR2tTZnfkUbsidqTU6sYW96NYZrB+qyz29Y1soxaOC8eKHIU0
W5qsLpAIu/Lxh8/q8iQnq5AaHs27+fW0uQ6mf5Xz2M+lk4i7/srdco8m2vuj9vSltT5oh2v8PnnA
Ik6E6rbwyl2qjb9rS5SyP4rF8M/HpK4FlwmstDJmbdLZHa4ENB8htS4/fwCOWjfZPJwcIZNUtcKk
i0gYGtVErIGJ8kLBFSm8Dso4W/xREk6ueZm31m5DTfY1e3SSc+rmF7wdP1j/YuHavZsNmWLsXELZ
A/EnJ6k75n/IibaxFzUGms5gkG4tHibtnvAU6b7UF3Gg16gjTOTjHrhGySruyWcTFPj+s9is4y1e
4o8IrNdlAwJoxfJ0x64t86apGe0aeE7H1DzOrmmk6b0GnzwAkazxa3y2ix0atlNHVs8whn8rqS5d
vyjVm2eBy6XiwGKq45C7TdS/KJGBAv2ddf8cDYOhY9PpSXGEjofJbAuOh1PQVQDnJtxjQfqjzeKi
4E4T7DOl7NTp4Uk+5FcxcdaOUEZnpA3xjVwRgGSrQH+p9ko+Ud8Hz638kgPt+mBUFFZJYNbyJ/Gu
CETUdK0x0W5etclkD60WvxWX6A8imAFO1sGmDBq5m1fG1JJK2wGHtfP2W9Lgqm2l8Pf/35E8VbpD
ubeXrHsLzDZkpHl5ZA607OSdPHL77W2kngjDC4tsCTVfLRdxydoZa8gdga0nU30FlyF4tsuxfNYS
hO53OJyjuuMztze+K4fuvvYngFyA/Lkh78drXgESGbUQoeF5v0vvR/F+SK9N3Wcx8pWuunQkkuAn
QOtrImB+RY/NDo2AItsvM3k/JYDNwfEFqIRZHEMFmDzMPPkVXhAFSJqEEv8n9/syV9mpJB7HBR4+
VIwjS+EVUidUHe+fYUKIf4cwc9QLaAHbD2To8YSK6VuFmXh9IznwICHCNsSPVkQB7S0QJoYdtjI0
DHkoo/ceg9OijWYKN+5+f+nfZ1IFwOTzzth7caMD6j9AC0rN1c038z1N9H3c00V5/2aB+g2UWcqp
kk6jPb8oW17cnxvVkBbfexQAtD73tfhO2SI5sMF4fwBKdNGK8LQTR+V6V1D4HVrn01Z8PZEVpKIJ
uy+AnCpnEQPfh95PU+P7Z9sAhEp58oVWRDwQ1/ednBW0j6Ax6hxAg/duVRhlJQmSGo4DiWykzUka
DZrfPn+Uj6QO98+wYtSxfEonTNtooWqMZmPLPgBAl9I7nAIUmcKUMg5hmkPhNwaoOCiUOJxIDGiF
zYS3K64/rAaF0Nhjadrbk4xQs4qwNmSYRTCFDdz2w2YiHFhfN0EOUjTwIw6gEmeV/OxYItHBxXVo
lY6VCYZEZDzXw+mwKe1t7jCxLrWfVGoqiocE5MvFODaX5kPQfMkKhzrhri90U2AnWSYH+yuG8Bmw
iKu3CRAGY5FpmFbXV8MVNxGQBjyk3/mr1CYrXhJb+zV6ip4TepXWTmvm34rUvnYiXf3DvRFVW+KY
C/UjcSLx8AjQtgHrMFdvqo/nD+8dRwkepUTSDzJA8ZeHSCh6Hb0sPLVNtLDIUH3j1jL9nBbWw7s4
vE3xyvKK3BK6DnyMu9JR3O1THv6eWeSTnPEa9qSyJpNZ8mgpqNwd/8VHIUnz1jZ8ZyegdqDLzgoA
3xxrV9Z3JfnW7QzCse2PzYd03ieoKO078pEAdnWtE9oNuuM0TyIaN8LkS17clrN496iAseR+BQrA
damoH33+nK+q0SM3MYszhO6Hzt3p0rfvOA00NgEx/ENk1I4SW1WZnNBJnsEeYtUmLqHnkFY/Kr6q
exviIqKJxsxt/L3hMlAOP1eS7FH6514RNspoL3j5wDaQai05qO3oZe18vc4djqVUcU6wjDOAPvTt
VrOLXnWI15BGq7dgS5VlNGgu38EF/KLEwDpMBeFUAvNgl87hoBCZxv+c5QP7ZhTPL9EiS6Ke2CHz
LKd128A4sCyhkkJaeFWANB6llF4sNlNOiekMPh56tOzDUwBS+ESfS2LnUWxEPFErbMlBcXMFJZy7
akWemBhLn42qvff/XljAaGEEuSzHWLD+lbv1Qxqcfw0cg4TfeuFEZTYpStsU06lTlgi3VO3JI+aR
K0pdG2quYDMyqUsQ7fRdCD5MPwW5KhRZyiA/7SPkn8BHR+hbiXUBRSpGICrIT9Pm06+wHXEgvedM
nUvmaqah7wAnD+zNoNRhDC2BMQYGPTlLEbRkZ/T63ZIq5Im4BmHTDDRsenw29ZtaS7S3bmAC/I9n
EJJSFxodLEr3jyxPd9QYD6mQuHPHu2YQAlDgQNEgzeV/x65MM0Z1e2eKHQlod6uE1oT3BtsmpuXA
1FezcgaS8BuBSAe0lbRi3LByFmq7CTHHHB4nJCcFucJZYE2cFOQ7ymC4qw+hlgZucHN7vM80w0B1
ytEQrFdnQo3wnuvU4daHe4oc7jg7juE65j8eqKimMKO8plDXiwy3VLe8tLEHutqvwGEtYFPk47f0
W8U05ixcaHMqdQ0nbS5cFBP3ENli4/qFLHtkOBqtc4ttxAcT4usYa905v9g+FnkStAPLEORjphsr
jn1140JiS4JTqagAkMXuVv2MJZA8Nf2nal0LjruFqHK5q6NunGwsTaU48FwiBmy7pUfs+9QexjYW
TO5EcVQxi1QZnJ2fmyPy+kULHp0zYGWSam+GX5GR2mSzoZOQq65zS4Y+qOV5h0chwgOm76mVAYlV
X74orkZyvoXLxev53SokqODt/3DKYdTo5yC2LjwRruiND8XioXRvTnoxxAQfV69VaCD/pahfz1Nq
CnaQpPQxNNkJs/Vmc5tSDGuHJjeRIvySZyLGF8VzqghNfn94GMizt+1jhvnwbsCLPrWe2qh0tXrl
CJt9jeqsTxIYvDyBRxDS+wUDOfQOOy+HT9M5k0bR88CCFSGM6v/+ApiMiLpb72br7u+FepmyZx9y
x1PHqvSxPwcBTTXVcAr2NXo6MFw9Cg1RVnTdwDVNWyK8FEPKV3IUyDjwj3ml6dZcY8Q50mUIIaV+
rexF4fEo49m/NTVrd9bxoLKhcKN7BEkdinqs+0+pRtgQGx65vhX33tKLcUFfxNvJIP/B8DwzrT0Q
kqqbS0Q/gJChEpip9Pmvw1Jm5L7rUsy2vEkGFVGP15vbe5CYgalP1tAVXNfOzn8dsslaHXZ3OBEF
foeEwAfvays0QTlfkMQ47d0juD3qXg4BP4C4OIqP/au3iko2CJF1WXqdta85TIH5xf2Zd/9LB6pF
ujCBV0vk1W/7N+9vh9+aT0VlgEpDQXlKn7elqTB2HaiHibv2zX34WPOTL4RHf7ggqjdAcKz1zdZR
le5kbPxKHLX3UQSK6Fb/OdjI9KZ1VoHPi0KPg+hBAILZ821lagU2tfjHNObgo1InfS5eUmuD/ceh
MqTxsp098J4tLnc7EgpI8zxMq36ApMyiz64GLsngl3QEYBGJqXtTrHW2vp+hbBLqGCTTu38u1DK/
qqL6x6Gqft4jyTlvJpmJSiOOKPeL3nZXkRbgVGPUS4WkhvxDdNN5yCuwU9J9SQz+gxjLtTmLrc0T
vAyICoKcSEU2P1G74GUmlWqhndp1Mc306ubU1kk/iZuihkJujJFeKHX8uSdH9sVpbg9nUW51RnEe
DGkON7Lkl2KcpzvXwXA3XwZcucVBHs8Yr0q1bYokJQOIYNzMiCUE3f4pnm8vFyWjPoHWU11Os/++
Q1OwY8CnznQfJJo2eO4pbvA2nEBg1ApXbjlVqJEh0HN6s3uZ1kVeDjKb6kR+XrqfpOxAzGXBsA9k
HuOsNAC2sRb/SocSWvHAuCxrVteGhhqV+m0fXHQ2NYggymtjlsB0PTEIecf6OjqizEt7nx3jJGyp
N4k+zcAfoF6WWLwwIcjw54cwRC3xY6lkGDgY2Q6Is351BuRdOGfcmt5NHWeBF9sFEsT9ZYCZv+J1
VHHFMzi2k/lh8zcb0AIL9hMDVt3UbyGLcEspmSEw4z2/g3MpXbPR2HQ7xD00fsgUVftN3RW03Px8
zLILtVzbvb6LpqztF+uravEqJg/Hne5bW2TaXEprU9VAV+xV9lY3er6MI+hxG4ihsvO42o+ScNTx
YqEpaxe+/6Ug/n/lfuSjgW6LJpzo2ryfYVl88xs/OyWPmbKmZ7is0wQCG1FXuPeWDp/Sh2xg1HhK
mDxYNYGeor59t1a46DWzuqg0cS15Mv6HnSR3YMGA2fM78df71wvc8ErbKwm1nQJ2EjnHyD/lo7o+
FY6hsZamDjDvtmEaax+fe2xuULdzhEr+ZRzsz2EP60KE448Y5jVu+BzsfsbDvjQ9r1BezWqo4per
heUS0hav7WkH4Ktkns6komHoQdRCCDJiJJOFgIPqxCphWfd1tjFlzpxAPfU4YHu+eyokyUtiaGYI
74A9HkxjxuWSNLMjMwg4kzU38EnXKzTfZxOV+ftnhV0oEqGlwS9Bp1t4Hv87/na460k6NU0Cwrjo
D++5meqzxUhpdtAsYqlCQN0Ht4Qtc77iSa87lOofxBwibvkXXr5WceA0BG0ipGezGmlGtWG/x56b
6/b2lSR7sl9iPapbPYmPo2Be95fvcXxMNODV9l09Gr/HNfUDyxUqbNx0WLn8BKwbbct32v8lLwUS
dthv+5tzKClpeC4bT50TaqxJw/XfHxSFS/jRT9gfLNJNiFX5OkGjHXIAsvrtfmIeXTgcgoLtw8bO
epvuktIAUmo9sQyxl5MgNR5I8npUR/nPqELd7gypR/Uzt71ju+lMphYcD+Q8SqM8JUwibOGMt6JD
ERvVTM/U7QjHkcyVx+OKXzYA72qq45Kid0rXHfUzIIRAQHs1DcCDeGCRbNHuPRfkdcWVrPHX5bXS
pXtFQueRSvp9Ij5lYwxFT09HXWbj0jvwaG+H+i8pRjQMyfOrXRWvgP5q+mZl3XuZPBx/vzo5CU6C
vG9QtskiCOFN3ArCrDS9b00KVH3MC7bv5UkR0Ahv0qu/n0sbfrFTn8aNjCslVDHuq47Y5avaMMpg
4oAWEpFb57Sqy7MB+z5SKcTSjMJnjT/EYGfQuUzb3Fq8hUYm22XHtZV9RQso3f2eug3it0xzi5yY
0JYyerwqImSgWarZhg5V5GGfG8Mi8HNum3Lxg3zkqbYDPSA6jKxhM87FS9RAmySjHeq57ndCIUXc
29dTmfEQB8ewF92e0tvqrs6kSYHjOk1VvbjgmEcsjTMHSClh0fDHK2ZoIp1nsADwlsmzLm3mDg+T
YYSybWScxAtw3i74JDYkO+3m9iiiQXscCvoPMnR/zmM4EiH5s5scJgALHYZ78agcdBkaT21nRJD/
0ydEstmIbToAH8XSQHfOpLhxaEiQDjRs+VNRrCybXfan7IjlJW5Zx7GQD+iy+h8urgOgAKfkgc+5
0gESS//H4N6k9uvZymfYVJJMaDVUdJACSPkVKAduD2tWngIHzN1AH3WYCo6QwUz5F0WWM3UMiKbl
6hQEEx29aHqJcdYAqFLiY27O76YgrzLpFw0Yzq9Xn1XeeZRYaOkxN4spTlL3DRr8L41g4+506Sci
mwk2ryAH+IX8cPirG+1EguHcYvLybOexi0pQLO1AfkvfRRzFj0RZ7O9sKNxCRBjQ3o7Pe08MunIm
wXe8Wa9ILnldIndojMJwasOrU+xJhDVjuh5JSEA11qQh7bNV6bG1t1GcMwWsWEJ/KoNwDTQNjPw5
mHaQqnQJfZo5tbnugn186aB5/1FeDdV+7irZ7P+gwOKFj7bQJbjrJY9Q5fwKt43s74U/TXgMGDvR
7Oo84IRqxKB1ZaCB45waE7jkQILdIJWbAnFDo7nCW0rxZrlAMNjyZzopPnYvDV6ldXFpDo6fmAV4
324aMRMsx69+kDFPDm37p59TzYi+cPhptV4Z1dGaf2svvJ0sKkxAKEGeb9TegY6cvVlRsmDvBJiD
ldiVKHmjcsZyEXFJ5IkgFVnmyjMKVaTxSFm/EYKIJwOA19slhMCawLFjdh84t7EJZIvFq9P/Dly1
gwr+IZqhjXCWEvL2wlWNYz8LHpvOned9ET/M65ILyHlgGB0ZJCBKCy0FPyuZ5Z+MCnG6elmyhSwM
imkllC2Nca09dD/QHftOk6Q6K1aKfUZflGmIUEQGNFFbE5gfzSYUcG6DlYHvgALc0TxUhyEcQZwT
MCS+UJ8POq98tJSod2ydUgPZZ/2Z6KtPT0wUxPw0uM2ByW5fQbImfBNALpbhvNTJHf3GsKuLurSX
X9QbGyvFU4HZ9jIR9VJW5KZead6bj7TVBxX/zIjNZcpqDESJmKt2ZwfTR7ihz3ZhbJ/nojSi3Wj3
cCOfQeWsn7+V4C9DDCNAf8NovUXKg5sF3qMU5k8FGLTvO0blgaq5Sf6mv4pP/fGPuShnfeapeVbC
aJwU96DEQySXPAbjM/wa/gwbRzCUCt+Yhd+FKGC59ShbSMuCdCn1+3k7Y+jXLjxiUpPlBuozoxVH
ON3esMAYBVFi1E7DWD6SDWpoGSnZwuv/FJMpij4fxHVbCdPSZovsonNhpWLDIMdbnXNY5Cu1H7au
oIFNLwloyYqzjTuk2mOeKUchNVKQqbULj++Ysgb6J8bMM/8vL5XavxtRDsbCXppHZ/qcmNsxfBzG
ryfHZ7qjapUbCjos0zZ3T8dwPdi6UxNgq3WAecb0N7673hx+L45sl2hb55mrEOLQ1Go6khoRo64t
FTp4sgtMz8MY73wpJNyG/bhfg4DrveIl5YZF4EpICKBF3VrLOQ7viI2bU6EQ2Ftz/nbKfZXk5UDk
rvAo/UL260TXb1fURZs//AzGllKzNuDt+We3h8Uh5CHEIxeE4SLfhfqRIWFBLD1h6h1gKwuRqx/y
Gp/YY/Dhe0ihQvKJGEpt9oMkwpOG3CwfnRTmtRJ5IjjEveMZBl0cj/W8ex88NWrN0uOCKiWOKv5m
pSAZbARp9ngUTHPnVVTYC/+34+nkOOiK7ER/K0/TW+9RwMk4oanAHm6dvyPyqlikZX9rje7p6tIH
lzvdA54ZhfSipQnYJ9aJFHjIfEJKVW4YhULvaxr5iK3R/idPee4mh1EhSPxbcfA5yghTu+vxHTBi
qzhm/vggsNVAoYGF0l/YxDjBEOxsoaQ1Uvr1J0UoZPEZC2rV+08djjAKHL6rja6BA36OLm5oXDk4
PBg5Pw3+VuXfBJ2wiCxv8ESwLY0Z7AYVxw0MQ0dVhJoyMIBFKEV63xQQG04M14CXdSDBrjww5ZUG
hpJAh4cNMwNcgb9kBOJcaf0UhJOgvsQttv2R0Cp85C86l7osm5ny2GQ1PeON9s/yg3ESt3Pi5Vo5
gyGnL0GwEvinKBJv+nxIqBmQYMFHvP/vNbOevsOsdeYPU0iEpT8Q2eK56n1beDIBQewx2lkKtcWN
9/Iv0vfVfQJsy+JRYLW88Tw1EjrvIQdG04nCENQ+YDYPmF9yM5CXe7S6VCm5n21rHIvDNAPY0YZJ
YrcVs7NcHKOBZRUIyKJRPV0dizEvnAEcAigMfhwibyfOj59UzgAkRzYtH3ySk9X4xNT03GxoFePZ
tuO7p8vy083Rt09QSkBwMRufTUfyQ7GA8XSwAGyWxYTLbj9GOcMKoGyRZEkqdqzTVZgHsoL/lklB
aEBLFvD10x8xTNraXOUkF8r+AYJdSBIF03BBQatRBvzCGx47nfj/yp1gnspHSGjNXCej2VglfOhP
W4whmOWmfDqsQX5tAdXeNQy1/woS3FN3mCzvk6ivS9vE06wm6MdLSS26dLMJpJDPSIBkYppUej95
Bq0AZMmIrb3z2cEuASfd139yWPX5bvx8D8wm+kbbHBeJ7wmWPXh76m/79reTToTgd3aHuN8aaKyH
zuiYeFkhrSTQgJKWFhWR1CaO+vT4SGTXovwuZvCpMikMO0jarNPuEnNCi/KUW4U4uzCkPOL/bonS
kqcf5QKkemSuP/Sqa+3xzsJl41+JRirb57HV7i6XU9dcSN5/jETDTm+Oofq/ObDcswpiDp2sXdA0
uh6FsE9OWUxs7y2cv4PbeAhAL03xwmlfd8XVejj47VIRGCXre0vsInUHreAXHF/3rESJ+j+WOuut
g7AjYOW9F3DHt+RCC6iSjdJospZ/Z3f5xQESnThCj32u5kSqVNVVg962ZAQeo03YEGd7XzyzodqL
lhQloOUgdVzC9niCew5r5ba7aXaNr76CgSyCTLx6+TJyHbHRf5ds8UnQSXp1y+iCFaKBXS1Qy3ip
UQ7gmfQdFiL1l/lsW2DvBU9PYso/WCzOkVkn8fH7YfUdP7BTudJDCbbYY8aHpNSlc52wPBuZKDn8
KyJiQfwfTotjfLNNuS4CJ1lYUImDjxEExt5O4uVkcXSBF2XW1O8hDBWCyyZkw0l45srpLSeHmgNm
DA2HerZewoJpIBW91HZSx98kgGcq6T070zl2sMChsX5Iq7dGxONwxFlebizVn5nngu1fPpvP5Smu
EDtoRHoyWFWjYn87aGmSAIj/IVJO2m9AT6886lxZEXLyBj/SjES331vGTOpq4s3mQX3cSD3qAxYH
GUTgtRfwkiuGD2h04+nN2pi9zZzUAEVLAL0FL4y8L2ofVN/n5H3UhH/EahCsJvujde3NLcD7mP1d
yle4I3hX/c0nCkwnS1Qglo3cYntEXMBdc0E7cpQo3bMlndHbz7Cdm5iWVklaxZ5xRKr/yVJpZL9B
r5pKmpTtCY+G+C8/oRix5vF88hAsE4RHPV4Br8uSVDgqbZKVRtgATwiFPbWuIApmumyf7unECRTl
yTw6So+6FfHkxyG7Folqx9z5NvmVMnVde4tqwTa7UFg/XHOVP+FuhmrI7Kxp/+C2Cw1bG5Yr1to+
Lq8FHRSrbBD82isHlXper8AiPv/6+ustKVAxKPTZfOUb2ENBbtJzriPOzROIDJ/UhLTmZ4m7oDye
ATjawSp0Mph8psp/fz5OtrNRenEv69K+nHLuFCiOFOrdq9f46PYRgGl1F/TXz23FXCvHP6BeQkTt
8zSeIpspPCrPHXUYsGwB2uXugwhO6VXnDUjzElDL8EiTogSf2jVhw4L/80MAzPirjn+HCCdABpA2
byyCr6vmLwMNSUF5aWEXpAfOW/CLmCUIU3MlQ748u/YxRczHLEPjnPVcKpczj8uWEnTw7/WEqrqo
XX5a9XWfWlPnaz5Ut8jcqUW6rJOmwS12ugm9JwBS2VVonfkoBC9vqdf1Y/5JaODhNW0Laj62sAmQ
2D4fwLZMDjViUDkuqkfIQ2i5m7/0ZqylXN0SMIYEn5aLhwxnXx0yeGKx9BAKo6fT+LF6UBmTDNVB
1uucij9SmxWgIkofqOWSB4ylbWcNcTIbWbQDWlfk+1VWKWT9qoFQCXEmZNn/mABkaQWeHlwfbZcH
clKznCnX63vvXacm+mS0bKTRpkFL/Z3fx91PznaUZws7aeAf0zY4XFVTfvCpTg/2zJ89/xqcIhs5
hiN8jp0uyXevvfV9DDMRg5kW0QJdBpyh2b744zE+znIeHw4h0ov9C6AM1Pt2lFzGocsO+eLhRdM5
xd+X/wCuJ3zMphbSliDF/x7yXL6T2yTrKVzwYogq9E4d8Nc1UypZwJOCBtLAQMt67LzuGmIkSFB0
EkRVNK07oRMBi5NgdZsAztdhjnMjpmKdu5kVdHzHkofmeS14nLxJwiOeFNePEJ6Tn5M5A8gdmE4z
gZmQvusQk3K8Ed2kgZP9YhY65ogiTdST0gg2y1EMsSj/YmWk4O93EC/pWkF2nE8ofpGlsl8mVMi4
VPJ9tkw8LzXcUc4oGvENhmHQ/IPdILcE8C+ETDUb5lHEpKFoSHVmsXuhOG8pgYn3qrcCX0xUIlux
asId6agvE9oj5SRTYUjXQGCcTFUYg611ypPSgHx6nEsMm6PijA3E/d+O3vreSBSkITsw8EqY0UsI
ABkNFYMwV5xwYy4HKMcH+aNs2RKsed1orN00FSUBmGichIHphvYz5s/LHSsUySOVnE6772DpW3jU
aSAymEaPUNkAv8/dtldcZrZtWFdDsfhMxe963deINTfVRxe+YxAb+tQqtLBXG50oGXDINtmhzk+I
Z/ODWdwtvGl0Eg5Ipqiq9X9foylhQ5uRxi0rlDzIirVszwc30l/UTeBfdLmh5tkhz2aEftHKlRy/
Dv7SxFo9xqp1nQYoGHQwOGib25gN/a9uafdMr1WOJwelyrcIYGk24P4CiNv0vFNgBhPjF+ZbaQZE
nzPctdL9e0d4tc7YKq52QhEo6JZ5KatUzNyX+KCcCwRSA5yMc5ruBu26SYOII05zhYDcdZx/g5XJ
8K+oV+F3vki+GxL6QC8MbtR9xqWPUr+agUd587fUy9KuiuuLPOh/Lzk+8BtinKx+vU6DQdM5X8qb
AdHwT2F9iPYstoHs972LnlutNhfPCP5YIvz9ESnU9IYf/2VrbfcJd4WL/8AwE4TMjyQYR5nHZKyX
BHhwo0fJ9lCcAsdnM33OE2D9W8V6cKqbggjKiDyzF2zGp4+nWY5mqhimEnSKUS/kXpmywY4mk6NK
MGbROcCJG/ri/63pggJf2A6GMpPmEZS4j749qMzFkADXslwJk+1kr310UkzZRZvEVedTdspmnXrF
f7nc2xWclbWzZewGtXMrdwWeCAg+0L70KYm6lK5WzwqAjn0Qxx71RUaDMP3GWhcBxRcic0KkTA5W
ewGop0mawQLPr/7POhUXCbCnMRjiIS9tpVJsZ3MoGMoZftRWgIBXTbiXeJ40CQ+nDbYz4Vzp17Dw
z8uvgmm2dyy0N75uXyyEtFWNdBeobORANnbtPgY6Yip5fYWdy1DuUrehSGFC6/yvNvfU3oMbY6Lr
V8tSe5ZJBOsa++Kw2gB0PKLyBzesBpSTzemNjFG02OYqtlVT8BspOIOTPiG0O3Vrbo4IVcpI1UcZ
PqB8kpLhVYaWQkJ/Q6uYZaKrEGTvpV57tCYIxFmHezKDStgI3RoS6xWrLS2CibGplW2X1FIgo9kO
XvOIc+ZfcgfmzgTLDSxhkDfuzJdRUKf8VSbcMT034ohT+kvSd9FiYz/w9mTsCsHzBb7fAW3dw7oV
vZ4kdLVO0ZUV42tfbzGOEbUvfEBKDFFrF5P2uRiSOOI4uwVuty98t3FtoEu762TpKu64au5S6LSr
rUqNXkEQ02ET1NRHJJHb9hNql2hB+pcce3RZdhxke7yUfa1hErRn4wIOWtxargBXBQ4/QvocJuCi
gYMZ/ZbL6I6BpWu3PkP+TaGzTC55nDyk3GNNb9Rmaf+zjkUQFRT0jlT3++AXzPHvlcyJhgz3IU17
sCyz4Rma9A0eFxeW62pyUqebL3Cm3KVmyUJs/QOjazNp2n5dUtGh868KKZqslqxbamwLc0AJyppw
M3zXjstU8mtH2u7bQktV9BD7lQwLJ/UzE2elhdDPmTbLyO/x0F98D5WCTBLxJKOlFV3iJViUZhbC
5e+VxkQkB0jy95iVELK6inw+RaA/3WsJQ9bhFi997mkz+FZIjZUiFsDG8MEq34XYSucq0zMdi/ne
jKFojhDqyrIbUWPnod4X+Yd3sGGSFo1N/KrvxsGkKRjSk7f9/7+MHN8iCiA0TXdI3wyrvGLwa7ap
gPVLYCtQFCXxtRZgJFliCs3eMNhBrvkRPdoDCjrxvQ0ZhsAE+C8kckhLcJADG79iAow1TbwPVFEK
Mf4RUHMAmVjQoyvkVhzQkabHB0XsHwltEaFezYVQlSRetKFvhPI/87Y9TAR4JXgFK2ccX8+yHIg0
GSMssjS/nkZcbsQb6sOmu1Uv4gqJd5ykSnTEbon8g2GKshk20RIjxM/MANAlgGXBNZ8rUVleyJgV
dSt7/5NRHjGHp2DsR8fCz+0cL0QOTmuRt0hkHiCVqvQGyz2xnqH/qYZKnZ9+ba/p0tP0UuzSffYX
DIUe7NoVBcX9GmJm+nrbxMapaIN8Akeh1NaAMwdtVae1rGNtSUqQQqb8UckC7aIY2lhWyTOu9Rm1
H5gWLRC0TKir/tSBJjkaf5NgoYLJ9spOU4uS5JBqMvooE1YmUpt8QhVnUg5RJMThjg3KOgZ01FwQ
Zt9bZ6Amve8/m6MaHNyspKoPR4EvGOf654TqxdMuMAi1qV9Dkraj7AwLy+nZemtYw28RcgVjatE5
7LcisE24mpcsWeDGtYrXY40TNUBHzTT/QFQQWhv5mESp43Mpxf4AIUEMw3G+PCfMmsTuKKiP2Sd1
99qM/v/D+J45Tx5OTMz0OBlCdc0MbkkKd7G23WiL9lyx0/wSa1BOb+j39RYBTgGD0Fmy4uVtb/M3
Nzo0+5bgsNjolg6A7X5uvJShDXkmKLzUiMtOwoLj+EYeYX21XphVGmGdTY3wDLw7gBm7C0zQSxgX
EId+VVE7aSp8lRNNpp33IUDmYxGOzovd+KgxuPwpqDnKATqoy10GtuosqGGuxMkKONWxBH+jJUFy
ber4+/ehd9EwAaoG1uG3bEZESW1fQ/Nzitr80ndSA+jQ9ZVNRPGtz6y35lvUC0eZrhZ1lgQsvB3V
vtSD3pje2syoHa4RA5B0Axq3DZBzLe1IBxZPAZDkHsoyxs42VcRaY9JzzBZ2ld3MaG55O3Jd4983
XQi6U3ZjCHKehVDOrTYTlzPhhY0xNVAA6Exj3ZgH6jdaxAoPjqQJj4qCXgreOFPINJSOFwlQt7IU
jJfNQdGP8mkoETbUcBEQalE+J7qwwAGkmoJKTSFo/Hz4sJLtzL3q6ByNBzaDyt37N0JuYQZpV3Cp
D16kOStCigI2s+DqBF87Du0sdKIQeAQLNtSspTcnguaSPRPv5wkYQKK8jByiSxGsrReonQfQx8BK
4ci9uG6IWlnEXMBtr1h3A/Tzfed9QIFbJ8yJi6EmZC3v1ls+2kBCTQnkm88UdcKhII34zXtC0P7U
Qx5S99CtjnruWJjdhV5UltIdTbQuLjkyZiu5Vq4MXit43RzfetQxOucrTF0lnHFo/6QItOQuob1k
QLUqa45rloiYTCmVWprxpBDdkFbZ412DCn6e11gJ8OKl2nu3pvCzUfWe+i3hv/RWtMDRuac/LHGc
g2jokeo9NyU4T8FRe56HNIFBiwIzithrLTluEXBjuLbdH9UzflVFIFft57jp7GMZNEXvSiWUb7mo
g7MHaWDaDWBeiBKWXJr5N2bJH/scY1Oy+7Wc5M/glgjuhu8fuU7SINJRdQAjOUPrlafMGyH0zID2
vJCesg0vch/epZ1zrCFfkik0aTsvzBP5t/1VaCU7SvxiN+j5ChejBI+Gn3OK0MmBrPnX+lMXUmco
v9QPvc+rQfOtoG1pb4mAb6SWEmN2KN62a2jpxDo/OusNs7NTHjmCqy/pjs1fWMMN9uuuNekXlMEK
W3WcNlAGWWxce7lrbvjK8UsWAns8S3ncWo6/uc9w6/+Mc49iJH9RWINic80ms/76KIwPcqspovSR
Cub+eZdUSfMngozp51PN8N1L89DrKYS8ttErHsbeTQPV9M+LOslsHnvQXE7AMXYmkQLG3Xz7RVoc
L4UgsutlgiKvZRmozccwAmLDPgqzFpRqDCc0Rs3lWilW7pNVMnEPbZFqGs1ew436kgPSCLSjKJng
ZdhKloyso7M9aoYPbHy+Zeetflq95dSoUGT3gLUwSB4IubvfGrWi/BV1qF2dqiK6yP5lM6xB5onQ
4BCbqsJrKkHNK474ZoL34A1e/uzWzYXV5Dcu391+KSc5TB0g0TENrE8Lad2aqo0iwGTrwMA7+UNK
olNu8PuSMYsrtmqTowgcT0nldMy9ZoabZNnmpgiMg0ReOEVt2xmdQpCHUcUgxJIY8pThLyIP9upv
fcODwqbxa0ySsflDh/alOwvEj857li13c1k5uGurwl+DgkFUbrd2JDhjQhNdBIi/iYgsH6y2bvlw
yHxX3Tn5yKMhjNKI9vhSICdCL1Ydv7jN0yOQapA5ZKkerovWYeMbi4NDAS3dYKT/NxIBwsderg0U
taQt4VfSqau329UshP3pjohXTJfuW1VTBoBpcfzutIsHHYB9+10sLMQaZHhmniLnTwR39UMTNHvO
nA1Pn9HXnp6tMaDOM3+sDOnp/x/fM9bBfSG/4BDeGD78Hp/pcVIsAWI78714kuK/aC/42R00CBIJ
hlUkRnSZ0LuwOvQsiQ9aKa5ha4G7J7cyy3mFmysOEffSNbbz14Cr7y+KZiEXjJKNLxCqvkHwS41d
iABsZoY8TP47tcxGKFijhn9vMy3XtcZs51CpeoHfTcW5n+qn0LYEutGxIq/vxg4DSQhQbEP9ypGy
bno2sAoG38N6jdRw+fDDxVauI5ec0+Pw6716dHcZI3LzptkKFCw2/2EDvDEsl6Mw4TgI1o/LKkQr
bAA4g3vaeUtSoBKxUGc5lQFN+dxNYyHXLWQYsimTNlnORLCx6J+6Etr8RlQUQ9KFGBFit5FYY4jG
8mEUiu0KoSACWkIg40inpHY6Q61ik/mlxpOBrIdeOl2dy/j93LE6i9aHzQoLyrjCjsdChdD3S9jz
nA5zKhugm+mVtTC7s8RiLqY7Yg3SHCvpBmTg3HBn8JpQ//LxcrQQjicR9ycCCMdsXJftu3AXifiJ
wUfvDEJo+BWqbsiQUN4q3m+BzABGWynrwsSuZNHlXMHpVc0uma6wMNaDOBS99QlD13wsHVYDV9pN
w0Io1eTw/pjP9KwYhLFNFr5CpAmrgHWNDdCuH2ppRcMURkeJ3Ds3wn5hL8UR17BgRUj9aWdu1BFb
fkKsjRua87Z6O1oTZQvwNiAjt0Xk4f1zx+Ag1LJhYQ+vAKHNzBpRdoxifcwb32qehEYpCic3nJWF
THBVj+43c12BV6pK9jnFT82LOF/eKe2pVzzeNo10PBMaoMNI222xZYx4qLn033M6SoRwMCdMKaTi
yahzIMJAK11R04I6Lr7qd5freeW37+FmYTcGK0xDvThOE4HDgdBiTwH7r6hhE8pNb/HugoyAzPDI
hZ69pv8FcDOt7q403vVARrNMibw0ouAdnO+qS/YkDOI811XrfbGABBJ2LEZmWegPhNlO0SvTdeNE
uh2mTyqBHmxYsZ2xeqDNxAoUXS748JAj8S0wWQCV7qOd/Bjc4iEDIhspHftV6zGZSv53BCGbBFK5
MuOnHbiemLLE/7sgkV//NgYxsf/UQIxvDPdpcyKyoHH4FlfFP9AOMB9v1j/mgWTpxPI/yXOXLxb8
Hw4UWQYxOuUG9g8mxO9VYTn+1WUQTyIPK05m8+ztBE2TLa6gLooJimu4SPKVi7p2NkOmSZmaPdnN
GNyRem19bR8swO+FPc25y27GEel3NRsC1tIPOL26BA3z1tAtTrulFxEoiaih3vLiYcOQQaYo9EEu
L8u27/o3UMdLAmWSV3jiTlJjKbLeWRQ6Lzxv82a/nhmm9ADy3f3d9kDwsFNCwFr/oeeh8mocVOKU
zRZiyNrvkGpOWa1dUwihmmApagb23T3Z7yyMy1T0lmjsUvpTM46qqTYmCSgRvlVzx5u+S8o/CQvy
MMVaY6gWj9ap8bsU428jeTcGjpeLJnrR9DGzzscjojwEjfXcjkF5cSMvzHkjkK9eaUu6qikvlSDx
K6Yb/qDPzgRH8CGHX9uPt3qzi9B5oV8gteiokUEs+tHs3XqLa7+WlWT60a6i0VzB740MjZ83b7pF
LbhZvjvNr6HjCUAB9CjI7bWwXyYEUAbu/81CPrYJa9oOtCgjRZcesaw7/Ezy7SeA6j44STbhTsPX
FXLR9YKRdonOURCQJfRIdavp8fhLAHdw8fOcuDCoqo6hxK0Jo+3/RVe7mB0tOZicquT+oZ3uFjAJ
dbZIHq/t9YZFaWgDd7jagBvIiwfsGJEfXyfueoxCPkYf52N02tG6DrIBaX5ywxAKssYDpg2zY3ke
hX//qzmB97TrQbORJy0u/BZoXTbjYYM85ozzxL+0Nn4reGD4392Rr6n1vgj0d5p4wBIo8hZ/hQ5U
8rcSTG1TyZ8vvfBfJ7WrTu9iO7NlfIBlDLgnu7WPxSDoULiCF9JI7/vnSuvCYWZ4RpqZELXdzI4V
pvp0mlrJjEX7TYni2WTOAPRkn4M6yKduUJUVCFNXpTdpR7pEVnwPjvsj0+ck4306pY8RLKyoAtx0
htK4GtS0qKIh4YLA/rdB8MP40WQ5ejgH27tFJnA2ChwNf/L1MV36VrM70Bl6QcMBaUBjHHzZO/oq
dsLqNsXDxKq6dOIZrDSIDx0jS7qktQcDwpeAZoohmUxbtqetd9etqFzqTXgvYc0SQIDk7WGz44PD
c61Xw4aAb8H78uAuqIIRURikT+gjaqcokgCEjMv10pAgBcHbFzQunufjHT+7z/vOI6nr6yNqD1+y
ZuHPWJ6+Ys9hyZLc+qIGtf4W2WkmY7cDijFnyQkEqRQ4BW3FlKy8lMfESMdqmNVOoUnjIAVDnMOu
P1nlWTcBj9acSc/fTVzJQSk1TQRdcT/zekCd2z0G8OfLjA31jPkpWeXiXat5PIXcO+TeDG5iwFrC
ORjzZnbAyMwE2p3VE+JJY4RCCp2zbE5Yg08b169aJhGM1IA+3TqLy23iFUb68VPXNwJ+ntg4DZkF
hJZSV5cN9CdBoljoIWSqsbaaPIcEAjgRpsHbj8/BrJM1QZdKiAp21yZC7LoL1okdeGPH5xP1ralT
g3/OHLUBtYuknECMaSLstHRZvESEi7o12a+ah92OwSOi3jFyjxvPmtfsY6H2ZdGTREZGBtIKXhMD
fP+UzfTaFP1VcrwmHsDYbsN3d5x+O0Xg6l09EKwVW5seXOQoqwDiw1vujQFvu2+Re25b8x+T9mbV
EA/t578R3zZvs1mnxcssSE804TJXwYvXhUNgoDfWfFx75pPIw7LYv54hCa3+JH3gqsNLtleLURE9
vn3GFZws1gJUdZYvYRT+nYRFz6XYWxrpXFqHnHga0pnkovr0SI531HPquw8yWVfFnPB+DUxoWsQP
VRqY0zEHa2NB/cVspAdHmU0Uppzde43P51H+2iO9zQpEu4rqJ5Qf56xwlEAdrmMt53o1ED2/cH4b
yRgL88OqukndOiRVOsqKg/k8QbS7QEWNYAJ5WV1qz1z78nFrqPZKv9Ms6OEJD1waQisbKWP8gAHd
xQ5BJGfmpnZuO7+ftnyGNIlWlPnaTTUkPKW0JuP/LE0j43SiGul87o1RDqeYCCG5UZht5WJvg3hW
oDD6QX/ibibr9/oN4inOzdpLeQtkUtchGx2x3FN97m76DPDP+97Oie1+9D7RSs27vZfDzJhaomWf
8rBUHI7A+akYeQ88HeOO7xN6ejMfiC6Cx22IH7CjYM6oGQ5B43j7lVxM2GyjS/hCde0chh3IxfS4
Wn2wuj++NY6NS7mKfZGZsVgsa6qJP1E8jBJm3qdC8IQMLUeuPBQhYyRQosafTwZcruSWodB3AXb6
0yu+o496YSmNQsDbx8yvnMpRtUBuQitatNOZeO1IBtoK7ir4XbiCPbFtSi5wNdILaxq7ld7vz/Yq
FVcqGmpWfrePlmmdKhdAQwzmROfnFzdOW3YLxSJapCn8uVZma/anbGhyDRexwvWb+c2tMbJqcaSY
nw2icDdXOYIWtjMuluPwyMWZQly1ZhZuSc+56DNOlC9hzdUP2ns2DmT9pOq00Ly9J+ERaZ058yvi
iXlGyhZnc+9kq8LWCE8+WHxGidNkcpV2qixJYjsoffLa0pmBkx5t8mayFwvyf9sKtXY/auvXP4rN
2sbrW4//toYB7GJdypdC0zKDn+0qGai+rMM/6y89NiVFQ2X9GYUCgAGTVlB4xzvQJKdPw8l1qrfW
au2yDrhMyoFrYQ2UNWcrCByJcDf5aGWM1HkSbMdH5i1Id+U+F/6oc4eHVvQ30DJTTcpc8xSPheIA
MWl6/s3tBLDpbhbtx+wLCjyEaWfVPdzgkiMQ1EjQyB+lhYnrYXPYWrnqNsZIE+30hQeHYy+ZLvun
3A2QfZ0BzgyBeSjk8GNNRPWfGFlB817dK73khNJONXrNy0neSdPWjerROvgGxQwKvpqknbN6DdPu
HY7+DQYy7JonH4Uq5dc0aB8tlG75MYbF72mI5NfFvDIy5tmh870McDBtcG4KwfC3PSJJ9PB3AcvU
LFFfIqPmpDZptieHkQKtS52QSV/3nvKlPo8G+XvyRENZMZcYgP0+cBTqKO6USGgZZFH1MbpnNsqr
YZup8WD5caOrre50ywgL1jzERS1As7nIEL7Ngsrn6+YW26ELZwStJHmMgkQeQvrUerWoXwd6/DhR
aUUi3CiTsOzZk9cpMFnuu+xdnDkCce3SgjSoKkyWeHiuHrLUi2nfXaqJOVtrb0uaCKVz4kSkZVRE
BDRjlmN04yQWPKFvdIn1MA0DFSj9E48WPc6qB3s8Bj3hJ8EwFWaG8ZKoAu7E8K6y13C5Dsfb4LUp
evUToqhGTnLd3hNpEAfWLzNfiU6mM96ikI9YkyCqnQvyN3EqOuZ93z39m/gafuVjsOSuvaal0Rtu
+CdBlDEh/tyKyE2WEuY9ehyfoJ5/vB4c5rHKXkAzR4hRmCnN5poJxJXH0GRMzI9WOYCGEOz9E/6U
d52A2M+/oHtRfsbLmR56bOpezTyBPQic5rhUaSKJkuJXTyYzCPWaRvqt6pTAwqQ8CuQa1NhDgZ3P
KJX+wqhgarbt7ks6krqmNKrH4GChvJP/Wo4sVY9E9dY20te+XAQnXxMd71tPlh3MVTafmMkbPvk1
7S47oSKQVMrOr78WLEwW7lJM23GsSx3Sjv5bHByPnQtQzhGL+zUyJsJZgz7DWVjPyvHKgFuPzRR1
+LPPM0RrvOkHDOyqQYVLzpU7M6DjP4jAWt7EyvSQp6687gZs1sSEcgh0D8x+Xf4mCewoGS8pJuTr
CRERL1BNcaASKW+mvZkXuwMklkC1BlUFhG+AQHT963f1ojLJi8HfTDtKCot4o653TkPwEzG4duE5
HUTaVSg0Gw9DY8UbLJNNQcw4eJLm2lQrrgJZeV/RYrR8c20qyrTqA0CWwQMCs8IZcjYgJHkvbFmJ
OxnxjMmJxjhIuNC+G1T+c7AW37lpwj7E2aDJYF8KM01jGi0kexqth3gp9RSzt/ev/vFFFlImsUMs
XPHB6KgqLv/x14Ki8ysWSWjaNyGd6s6f5R8c/+ncwQxJGPvlIOTQFvCYzt7SjdAwLEVyvrd00scf
tAzxP95EcwmzqX3K4IkRMhJy2j8Wi8np0A8uL2rTLmrA0zQ6E8pm66cU+d4mvSgXYBnAWFhMAC74
Rkn8vTgFAVGvpSixE5bM/9lh65acagWsVddBn6Cbic8tqUfxVcngcqSZ+s6Om+eSDHnqF9PSTgYo
Egv8hTskdrFrDF1W2KfggvBpfJNLCmkbAqsjOzPW6oUjpcenxzzmlBl6N7BD9RLqdEDRns8A9dc6
5mntliNv+jXODP6Jb5tQnnTxDjTEa4FZSZfgEHMvyCVk3dUkJO1OQDqID0og4jHReR3yaYCXNvBc
iAu049AS6QYhSE5ZsWoIk1m/VpGlY023oQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dfx_axi_shutdown_man_0_0 is
  port (
    clk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    shutdown_requested : out STD_LOGIC;
    in_shutdown : out STD_LOGIC;
    irq : out STD_LOGIC;
    wr_irq : out STD_LOGIC;
    rd_irq : out STD_LOGIC;
    wr_in_shutdown : out STD_LOGIC;
    rd_in_shutdown : out STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_awready : out STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_wready : out STD_LOGIC;
    s_axi_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_bvalid : out STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_arready : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC;
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC;
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dfx_axi_shutdown_man_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dfx_axi_shutdown_man_0_0 : entity is "design_1_dfx_axi_shutdown_man_0_0,dfx_axi_shutdown_manager_v1_0_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dfx_axi_shutdown_man_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dfx_axi_shutdown_man_0_0 : entity is "dfx_axi_shutdown_manager_v1_0_0,Vivado 2021.2";
end design_1_dfx_axi_shutdown_man_0_0;

architecture STRUCTURE of design_1_dfx_axi_shutdown_man_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CTRL_ADDR_WIDTH : integer;
  attribute C_CTRL_ADDR_WIDTH of U0 : label is 40;
  attribute C_CTRL_DATA_WIDTH : integer;
  attribute C_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute C_CTRL_INTERFACE_TYPE : integer;
  attribute C_CTRL_INTERFACE_TYPE of U0 : label is 1;
  attribute C_DP_AXI_ADDR_WIDTH : integer;
  attribute C_DP_AXI_ADDR_WIDTH of U0 : label is 40;
  attribute C_DP_AXI_ARUSER_WIDTH : integer;
  attribute C_DP_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_AWUSER_WIDTH : integer;
  attribute C_DP_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_BUSER_WIDTH : integer;
  attribute C_DP_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_DATA_WIDTH : integer;
  attribute C_DP_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_DP_AXI_ID_WIDTH : integer;
  attribute C_DP_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_RESP : integer;
  attribute C_DP_AXI_RESP of U0 : label is 0;
  attribute C_DP_AXI_RUSER_WIDTH : integer;
  attribute C_DP_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_DP_AXI_WUSER_WIDTH : integer;
  attribute C_DP_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_DP_PROTOCOL : string;
  attribute C_DP_PROTOCOL of U0 : label is "AXI4MM";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_RESET_ACTIVE_LEVEL : string;
  attribute C_RESET_ACTIVE_LEVEL of U0 : label is "1'b0";
  attribute C_RP_IS_MASTER : string;
  attribute C_RP_IS_MASTER of U0 : label is "1'b1";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF M_AXI:S_AXI:S_AXI_CTRL, ASSOCIATED_RESET resetn:reset, FREQ_HZ 99990005, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of irq : signal is "xilinx.com:signal:interrupt:1.0 irq_intf INTERRUPT";
  attribute x_interface_parameter of irq : signal is "XIL_INTERFACENAME irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of rd_irq : signal is "xilinx.com:signal:interrupt:1.0 rd_irq_intf INTERRUPT";
  attribute x_interface_parameter of rd_irq : signal is "XIL_INTERFACENAME rd_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of resetn : signal is "xilinx.com:signal:reset:1.0 resetn_intf RST";
  attribute x_interface_parameter of resetn : signal is "XIL_INTERFACENAME resetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_ctrl_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARREADY";
  attribute x_interface_info of s_axi_ctrl_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARVALID";
  attribute x_interface_info of s_axi_ctrl_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWREADY";
  attribute x_interface_info of s_axi_ctrl_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWVALID";
  attribute x_interface_parameter of s_axi_ctrl_awvalid : signal is "XIL_INTERFACENAME S_AXI_CTRL, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99990005, ID_WIDTH 0, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_ctrl_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BREADY";
  attribute x_interface_info of s_axi_ctrl_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BVALID";
  attribute x_interface_info of s_axi_ctrl_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RREADY";
  attribute x_interface_info of s_axi_ctrl_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RVALID";
  attribute x_interface_info of s_axi_ctrl_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WREADY";
  attribute x_interface_info of s_axi_ctrl_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WVALID";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of wr_irq : signal is "xilinx.com:signal:interrupt:1.0 wr_irq_intf INTERRUPT";
  attribute x_interface_parameter of wr_irq : signal is "XIL_INTERFACENAME wr_irq_intf, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 99990005, ID_WIDTH 1, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute x_interface_info of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute x_interface_info of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute x_interface_info of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 99990005, ID_WIDTH 1, ADDR_WIDTH 40, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute x_interface_info of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_ctrl_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARADDR";
  attribute x_interface_info of s_axi_ctrl_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWADDR";
  attribute x_interface_info of s_axi_ctrl_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BRESP";
  attribute x_interface_info of s_axi_ctrl_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RDATA";
  attribute x_interface_info of s_axi_ctrl_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RRESP";
  attribute x_interface_info of s_axi_ctrl_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WDATA";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  s_axi_ctrl_bresp(1) <= \<const0>\;
  s_axi_ctrl_bresp(0) <= \<const0>\;
  s_axi_ctrl_rdata(31) <= \<const0>\;
  s_axi_ctrl_rdata(30) <= \<const0>\;
  s_axi_ctrl_rdata(29) <= \<const0>\;
  s_axi_ctrl_rdata(28) <= \<const0>\;
  s_axi_ctrl_rdata(27) <= \<const0>\;
  s_axi_ctrl_rdata(26) <= \<const0>\;
  s_axi_ctrl_rdata(25) <= \<const0>\;
  s_axi_ctrl_rdata(24) <= \<const0>\;
  s_axi_ctrl_rdata(23) <= \<const0>\;
  s_axi_ctrl_rdata(22) <= \<const0>\;
  s_axi_ctrl_rdata(21) <= \<const0>\;
  s_axi_ctrl_rdata(20) <= \<const0>\;
  s_axi_ctrl_rdata(19) <= \<const0>\;
  s_axi_ctrl_rdata(18) <= \<const0>\;
  s_axi_ctrl_rdata(17) <= \<const0>\;
  s_axi_ctrl_rdata(16) <= \<const0>\;
  s_axi_ctrl_rdata(15) <= \<const0>\;
  s_axi_ctrl_rdata(14) <= \<const0>\;
  s_axi_ctrl_rdata(13) <= \<const0>\;
  s_axi_ctrl_rdata(12) <= \<const0>\;
  s_axi_ctrl_rdata(11) <= \<const0>\;
  s_axi_ctrl_rdata(10) <= \<const0>\;
  s_axi_ctrl_rdata(9) <= \<const0>\;
  s_axi_ctrl_rdata(8) <= \<const0>\;
  s_axi_ctrl_rdata(7) <= \<const0>\;
  s_axi_ctrl_rdata(6) <= \<const0>\;
  s_axi_ctrl_rdata(5) <= \<const0>\;
  s_axi_ctrl_rdata(4) <= \<const0>\;
  s_axi_ctrl_rdata(3 downto 0) <= \^s_axi_ctrl_rdata\(3 downto 0);
  s_axi_ctrl_rresp(1) <= \<const0>\;
  s_axi_ctrl_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.design_1_dfx_axi_shutdown_man_0_0_dfx_axi_shutdown_manager_v1_0_0
     port map (
      clk => clk,
      in_shutdown => in_shutdown,
      irq => irq,
      m_axi_araddr(39 downto 0) => m_axi_araddr(39 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock => m_axi_arlock,
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(39 downto 0) => m_axi_awaddr(39 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock => m_axi_awlock,
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      rd_in_shutdown => rd_in_shutdown,
      rd_irq => rd_irq,
      request_shutdown => '0',
      reset => '0',
      resetn => resetn,
      s_axi_araddr(39 downto 0) => s_axi_araddr(39 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(0) => s_axi_arid(0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock => s_axi_arlock,
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(39 downto 0) => s_axi_awaddr(39 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(0) => s_axi_awid(0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock => s_axi_awlock,
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => s_axi_bid(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(39 downto 0) => B"0000000000000000000000000000000000000000",
      s_axi_ctrl_arready => s_axi_ctrl_arready,
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_awaddr(39 downto 0) => B"0000000000000000000000000000000000000000",
      s_axi_ctrl_awready => s_axi_ctrl_awready,
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => s_axi_ctrl_bvalid,
      s_axi_ctrl_rdata(31 downto 4) => NLW_U0_s_axi_ctrl_rdata_UNCONNECTED(31 downto 4),
      s_axi_ctrl_rdata(3 downto 0) => \^s_axi_ctrl_rdata\(3 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => s_axi_ctrl_rvalid,
      s_axi_ctrl_wdata(31 downto 1) => B"0000000000000000000000000000000",
      s_axi_ctrl_wdata(0) => s_axi_ctrl_wdata(0),
      s_axi_ctrl_wready => s_axi_ctrl_wready,
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid,
      shutdown_requested => shutdown_requested,
      wr_in_shutdown => wr_in_shutdown,
      wr_irq => wr_irq
    );
end STRUCTURE;
