-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1_2/1049935 Production Release                 
-- Build Date:               Sat Jun 10 10:53:51 PDT 2023                        
                                                                                 
-- Generated by:             lc4976@hansolo.poly.edu                             
-- Generated date:           Tue Apr 09 23:33:04 EDT 2024                        

Solution Settings: SubBytes.v1
  Current state: schedule
  Project: Catapult_15

Design Input Files Specified
  $PROJECT_HOME/temp_dut.c

Processes/Blocks in Design
  Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
  -------------- ----------------------- ------- ---------- ------------ -- --------
  /SubBytes/core                      53      33         38            0  0          
  Design Total:                       53      33         38            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 20.000             20.00    0.000000 /SubBytes/core           
  
I/O Data Ranges
  Port            Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  --------------- ---- -------- --------- --------- ------- -------- --------
  clk             IN   Unsigned         1                                     
  rst_n           IN   Unsigned         1                                     
  state:rsc.zin   IN   Unsigned       128                                     
  state:rsc.zout  OUT  Unsigned       128                                     
  state:rsc.lzout OUT  Unsigned         1                                     
  state.triosy.lz OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /SubBytes/state:rsc
    Memory Component: mgc_inout_prereg_en          Size:         1 x 128
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /SubBytes/state   0:127 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field             Interface Range      Range Expression                       Expression Limits 
  --------------------- -------------------- -------------------------------------- -----------------
  /SubBytes/state[M][N] state_rsc_zin[127:0] state_rsc_zin[(4*M+N)*8+8-1:(4*M+N)*8] M<4 N<4           
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process        Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
  -------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
  /SubBytes/core core:rlp           Infinite       0           38  760.00 ns                       
  /SubBytes/core  main              Infinite       2           38  760.00 ns                       
  /SubBytes/core   for                     4       1           36  720.00 ns                       
  /SubBytes/core    for:for                4       2            8  160.00 ns                       
  
Loop Execution Profile
  Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  -------------- ---------------- ------------ -------------------------- ----------------- --------
  /SubBytes/core core:rlp                   0                        0.00               38           
  /SubBytes/core  main                      2                        5.26               38           
  /SubBytes/core   for                      4                       10.53               36           
  /SubBytes/core    for:for                32                       84.21               32           
  
End of Report
