// Seed: 1725249988
macromodule module_0 (
    output tri0  id_0,
    input  wire  id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  wire id_8;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input wire id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    output wire id_15,
    output supply0 id_16,
    input tri1 id_17,
    input wand id_18,
    input tri0 id_19,
    input wand id_20,
    output wire id_21,
    output wor id_22,
    input tri0 id_23,
    output supply1 id_24,
    input tri1 id_25,
    input uwire id_26,
    inout tri id_27
    , id_32,
    output tri0 id_28,
    input tri id_29,
    output wire id_30
);
  always if (1) id_12 = id_18;
  tri0 id_33, id_34 = 1, id_35;
  module_0(
      id_16, id_27, id_5, id_4, id_18, id_10, id_9
  );
endmodule
