
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Registro.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-15pc -b Registro.vhd -u Registro.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed Jan 10 07:10:05 2024

Library 'work' => directory 'lc22v10'
Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work'
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed Jan 10 07:10:06 2024

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed Jan 10 07:10:06 2024

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 22 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (07:10:07)

Input File(s): Registro.pla
Device       : C22V10
Package      : palce22v10-15pc
ReportFile   : Registro.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (07:10:07)

Messages:
  Information: Selected logic optimization OFF for signals:
         salida(0).D salida(0).AR salida(0).C salida(1).D salida(1).AR
         salida(1).C salida(2).D salida(2).AR salida(2).C salida(3).D
         salida(3).AR salida(3).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (07:10:07)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (07:10:07)
</CYPRESSTAG>

    salida(0).D =
          entrada(0) 

    salida(0).AR =
          reset 

    salida(0).SP =
          GND

    salida(0).C =
          clk 

    salida(1).D =
          entrada(1) 

    salida(1).AR =
          reset 

    salida(1).SP =
          GND

    salida(1).C =
          clk 

    salida(2).D =
          entrada(2) 

    salida(2).AR =
          reset 

    salida(2).SP =
          GND

    salida(2).C =
          clk 

    salida(3).D =
          entrada(3) 

    salida(3).AR =
          reset 

    salida(3).SP =
          GND

    salida(3).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (07:10:07)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (07:10:07)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
          reset =| 2|                                  |23|= salida(2)      
     entrada(3) =| 3|                                  |22|= salida(0)      
     entrada(2) =| 4|                                  |21|* not used       
     entrada(1) =| 5|                                  |20|* not used       
     entrada(0) =| 6|                                  |19|* not used       
       not used *| 7|                                  |18|* not used       
       not used *| 8|                                  |17|* not used       
       not used *| 9|                                  |16|* not used       
       not used *|10|                                  |15|= salida(1)      
       not used *|11|                                  |14|= salida(3)      
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (07:10:07)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    5  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    4  |   10  |
                 ______________________________________
                                          10  /   22   = 45  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  salida(3)       |   1  |   8  |
                 | 15  |  salida(1)       |   1  |  10  |
                 | 16  |  Unused          |   0  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  salida(0)       |   1  |  10  |
                 | 23  |  salida(2)       |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                              4  / 121   = 3   %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (07:10:07)

Messages:
  Information: Output file 'Registro.pin' created.
  Information: Output file 'Registro.jed' created.

  Usercode:    
  Checksum:    30B6



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 07:10:07
