<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › csp › dmacHw_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>dmacHw_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    dmacHw_reg.h</span>
<span class="cm">*</span>
<span class="cm">*  @brief   Definitions for low level DMA registers</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#ifndef _DMACHW_REG_H</span>
<span class="cp">#define _DMACHW_REG_H</span>

<span class="cp">#include &lt;csp/stdint.h&gt;</span>
<span class="cp">#include &lt;mach/csp/mm_io.h&gt;</span>

<span class="cm">/* Data type for 64 bit little endian register */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="n">lo</span><span class="p">;</span>	<span class="cm">/* Lower 32 bit in little endian mode */</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="n">hi</span><span class="p">;</span>	<span class="cm">/* Upper 32 bit in little endian mode */</span>
<span class="p">}</span> <span class="n">dmacHw_REG64_t</span><span class="p">;</span>

<span class="cm">/* Data type representing DMA channel registers */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelSar</span><span class="p">;</span>	<span class="cm">/*  Source Address Register. 64 bits (upper 32 bits are reserved)</span>
<span class="cm">					   Address must be aligned to CTLx.SRC_TR_WIDTH.</span>
<span class="cm">					 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelDar</span><span class="p">;</span>	<span class="cm">/*  Destination Address Register.64 bits (upper 32 bits are reserved)</span>
<span class="cm">					   Address must be aligned to CTLx.DST_TR_WIDTH.</span>
<span class="cm">					 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelLlp</span><span class="p">;</span>	<span class="cm">/*  Link List Pointer.64 bits (upper 32 bits are reserved)</span>
<span class="cm">					   LLP contains the pointer to the next LLI for block chaining using linked lists.</span>
<span class="cm">					   If LLPis set to 0x0, then transfers using linked lists are not enabled.</span>
<span class="cm">					   Address MUST be aligned to a 32-bit boundary.</span>
<span class="cm">					 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelCtl</span><span class="p">;</span>	<span class="cm">/* Control Register. 64 bits */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelSstat</span><span class="p">;</span>	<span class="cm">/* Source Status Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelDstat</span><span class="p">;</span>	<span class="cm">/* Destination Status Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelSstatAddr</span><span class="p">;</span>	<span class="cm">/* Source Status Address Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelDstatAddr</span><span class="p">;</span>	<span class="cm">/* Destination Status Address Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChannelConfig</span><span class="p">;</span>	<span class="cm">/* Channel Configuration Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">SrcGather</span><span class="p">;</span>	<span class="cm">/* Source gather register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">DstScatter</span><span class="p">;</span>	<span class="cm">/* Destination scatter register */</span>
<span class="p">}</span> <span class="n">dmacHw_CH_REG_t</span><span class="p">;</span>

<span class="cm">/* Data type for RAW interrupt status registers */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">RawTfr</span><span class="p">;</span>	<span class="cm">/* Raw Status for IntTfr Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">RawBlock</span><span class="p">;</span>	<span class="cm">/* Raw Status for IntBlock Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">RawSrcTran</span><span class="p">;</span>	<span class="cm">/* Raw Status for IntSrcTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">RawDstTran</span><span class="p">;</span>	<span class="cm">/* Raw Status for IntDstTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">RawErr</span><span class="p">;</span>	<span class="cm">/* Raw Status for IntErr Interrupt */</span>
<span class="p">}</span> <span class="n">dmacHw_INT_RAW_t</span><span class="p">;</span>

<span class="cm">/* Data type for interrupt status registers */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">StatusTfr</span><span class="p">;</span>	<span class="cm">/* Status for IntTfr Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">StatusBlock</span><span class="p">;</span>	<span class="cm">/* Status for IntBlock Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">StatusSrcTran</span><span class="p">;</span>	<span class="cm">/* Status for IntSrcTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">StatusDstTran</span><span class="p">;</span>	<span class="cm">/* Status for IntDstTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">StatusErr</span><span class="p">;</span>	<span class="cm">/* Status for IntErr Interrupt */</span>
<span class="p">}</span> <span class="n">dmacHw_INT_STATUS_t</span><span class="p">;</span>

<span class="cm">/* Data type for interrupt mask registers*/</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">MaskTfr</span><span class="p">;</span>	<span class="cm">/* Mask for IntTfr Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">MaskBlock</span><span class="p">;</span>	<span class="cm">/* Mask for IntBlock Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">MaskSrcTran</span><span class="p">;</span>	<span class="cm">/* Mask for IntSrcTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">MaskDstTran</span><span class="p">;</span>	<span class="cm">/* Mask for IntDstTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">MaskErr</span><span class="p">;</span>	<span class="cm">/* Mask for IntErr Interrupt */</span>
<span class="p">}</span> <span class="n">dmacHw_INT_MASK_t</span><span class="p">;</span>

<span class="cm">/* Data type for interrupt clear registers */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ClearTfr</span><span class="p">;</span>	<span class="cm">/* Clear for IntTfr Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ClearBlock</span><span class="p">;</span>	<span class="cm">/* Clear for IntBlock Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ClearSrcTran</span><span class="p">;</span>	<span class="cm">/* Clear for IntSrcTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ClearDstTran</span><span class="p">;</span>	<span class="cm">/* Clear for IntDstTran Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ClearErr</span><span class="p">;</span>	<span class="cm">/* Clear for IntErr Interrupt */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">StatusInt</span><span class="p">;</span>	<span class="cm">/* Status for each interrupt type */</span>
<span class="p">}</span> <span class="n">dmacHw_INT_CLEAR_t</span><span class="p">;</span>

<span class="cm">/* Data type for software handshaking registers */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ReqSrcReg</span><span class="p">;</span>	<span class="cm">/* Source Software Transaction Request Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ReqDstReg</span><span class="p">;</span>	<span class="cm">/* Destination Software Transaction Request Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">SglReqSrcReg</span><span class="p">;</span>	<span class="cm">/* Single Source Transaction Request Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">SglReqDstReg</span><span class="p">;</span>	<span class="cm">/* Single Destination Transaction Request Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">LstSrcReg</span><span class="p">;</span>	<span class="cm">/* Last Source Transaction Request Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">LstDstReg</span><span class="p">;</span>	<span class="cm">/* Last Destination Transaction Request Register */</span>
<span class="p">}</span> <span class="n">dmacHw_SW_HANDSHAKE_t</span><span class="p">;</span>

<span class="cm">/* Data type for misc. registers */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">DmaCfgReg</span><span class="p">;</span>	<span class="cm">/* DMA Configuration Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">ChEnReg</span><span class="p">;</span>	<span class="cm">/* DMA Channel Enable Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">DmaIdReg</span><span class="p">;</span>	<span class="cm">/* DMA ID Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">DmaTestReg</span><span class="p">;</span>	<span class="cm">/* DMA Test Register */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">Reserved0</span><span class="p">;</span>	<span class="cm">/* Reserved */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">Reserved1</span><span class="p">;</span>	<span class="cm">/* Reserved */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompParm6</span><span class="p">;</span>	<span class="cm">/* Component Parameter 6 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompParm5</span><span class="p">;</span>	<span class="cm">/* Component Parameter 5 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompParm4</span><span class="p">;</span>	<span class="cm">/* Component Parameter 4 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompParm3</span><span class="p">;</span>	<span class="cm">/* Component Parameter 3 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompParm2</span><span class="p">;</span>	<span class="cm">/* Component Parameter 2 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompParm1</span><span class="p">;</span>	<span class="cm">/* Component Parameter 1 */</span>
	<span class="n">dmacHw_REG64_t</span> <span class="n">CompId</span><span class="p">;</span>	<span class="cm">/* Compoent ID */</span>
<span class="p">}</span> <span class="n">dmacHw_MISC_t</span><span class="p">;</span>

<span class="cm">/* Base registers */</span>
<span class="cp">#define dmacHw_0_MODULE_BASE_ADDR        (char *) MM_IO_BASE_DMA0	</span><span class="cm">/* DMAC 0 module&#39;s base address */</span><span class="cp"></span>
<span class="cp">#define dmacHw_1_MODULE_BASE_ADDR        (char *) MM_IO_BASE_DMA1	</span><span class="cm">/* DMAC 1 module&#39;s base address */</span><span class="cp"></span>

<span class="k">extern</span> <span class="kt">uint32_t</span> <span class="n">dmaChannelCount_0</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">uint32_t</span> <span class="n">dmaChannelCount_1</span><span class="p">;</span>

<span class="cm">/* Define channel specific registers */</span>
<span class="cp">#define dmacHw_CHAN_BASE(module, chan)          ((dmacHw_CH_REG_t *) ((char *)((module) ? dmacHw_1_MODULE_BASE_ADDR : dmacHw_0_MODULE_BASE_ADDR) + ((chan) * sizeof(dmacHw_CH_REG_t))))</span>

<span class="cm">/* Raw interrupt status registers */</span>
<span class="cp">#define dmacHw_REG_INT_RAW_BASE(module)         ((char *)dmacHw_CHAN_BASE((module), ((module) ? dmaChannelCount_1 : dmaChannelCount_0)))</span>
<span class="cp">#define dmacHw_REG_INT_RAW_TRAN(module)         (((dmacHw_INT_RAW_t *) dmacHw_REG_INT_RAW_BASE((module)))-&gt;RawTfr.lo)</span>
<span class="cp">#define dmacHw_REG_INT_RAW_BLOCK(module)        (((dmacHw_INT_RAW_t *) dmacHw_REG_INT_RAW_BASE((module)))-&gt;RawBlock.lo)</span>
<span class="cp">#define dmacHw_REG_INT_RAW_STRAN(module)        (((dmacHw_INT_RAW_t *) dmacHw_REG_INT_RAW_BASE((module)))-&gt;RawSrcTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_RAW_DTRAN(module)        (((dmacHw_INT_RAW_t *) dmacHw_REG_INT_RAW_BASE((module)))-&gt;RawDstTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_RAW_ERROR(module)        (((dmacHw_INT_RAW_t *) dmacHw_REG_INT_RAW_BASE((module)))-&gt;RawErr.lo)</span>

<span class="cm">/* Interrupt status registers */</span>
<span class="cp">#define dmacHw_REG_INT_STAT_BASE(module)        ((char *)(dmacHw_REG_INT_RAW_BASE((module)) + sizeof(dmacHw_INT_RAW_t)))</span>
<span class="cp">#define dmacHw_REG_INT_STAT_TRAN(module)        (((dmacHw_INT_STATUS_t *) dmacHw_REG_INT_STAT_BASE((module)))-&gt;StatusTfr.lo)</span>
<span class="cp">#define dmacHw_REG_INT_STAT_BLOCK(module)       (((dmacHw_INT_STATUS_t *) dmacHw_REG_INT_STAT_BASE((module)))-&gt;StatusBlock.lo)</span>
<span class="cp">#define dmacHw_REG_INT_STAT_STRAN(module)       (((dmacHw_INT_STATUS_t *) dmacHw_REG_INT_STAT_BASE((module)))-&gt;StatusSrcTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_STAT_DTRAN(module)       (((dmacHw_INT_STATUS_t *) dmacHw_REG_INT_STAT_BASE((module)))-&gt;StatusDstTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_STAT_ERROR(module)       (((dmacHw_INT_STATUS_t *) dmacHw_REG_INT_STAT_BASE((module)))-&gt;StatusErr.lo)</span>

<span class="cm">/* Interrupt status registers */</span>
<span class="cp">#define dmacHw_REG_INT_MASK_BASE(module)        ((char *)(dmacHw_REG_INT_STAT_BASE((module)) + sizeof(dmacHw_INT_STATUS_t)))</span>
<span class="cp">#define dmacHw_REG_INT_MASK_TRAN(module)        (((dmacHw_INT_MASK_t *) dmacHw_REG_INT_MASK_BASE((module)))-&gt;MaskTfr.lo)</span>
<span class="cp">#define dmacHw_REG_INT_MASK_BLOCK(module)       (((dmacHw_INT_MASK_t *) dmacHw_REG_INT_MASK_BASE((module)))-&gt;MaskBlock.lo)</span>
<span class="cp">#define dmacHw_REG_INT_MASK_STRAN(module)       (((dmacHw_INT_MASK_t *) dmacHw_REG_INT_MASK_BASE((module)))-&gt;MaskSrcTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_MASK_DTRAN(module)       (((dmacHw_INT_MASK_t *) dmacHw_REG_INT_MASK_BASE((module)))-&gt;MaskDstTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_MASK_ERROR(module)       (((dmacHw_INT_MASK_t *) dmacHw_REG_INT_MASK_BASE((module)))-&gt;MaskErr.lo)</span>

<span class="cm">/* Interrupt clear registers */</span>
<span class="cp">#define dmacHw_REG_INT_CLEAR_BASE(module)       ((char *)(dmacHw_REG_INT_MASK_BASE((module)) + sizeof(dmacHw_INT_MASK_t)))</span>
<span class="cp">#define dmacHw_REG_INT_CLEAR_TRAN(module)       (((dmacHw_INT_CLEAR_t *) dmacHw_REG_INT_CLEAR_BASE((module)))-&gt;ClearTfr.lo)</span>
<span class="cp">#define dmacHw_REG_INT_CLEAR_BLOCK(module)      (((dmacHw_INT_CLEAR_t *) dmacHw_REG_INT_CLEAR_BASE((module)))-&gt;ClearBlock.lo)</span>
<span class="cp">#define dmacHw_REG_INT_CLEAR_STRAN(module)      (((dmacHw_INT_CLEAR_t *) dmacHw_REG_INT_CLEAR_BASE((module)))-&gt;ClearSrcTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_CLEAR_DTRAN(module)      (((dmacHw_INT_CLEAR_t *) dmacHw_REG_INT_CLEAR_BASE((module)))-&gt;ClearDstTran.lo)</span>
<span class="cp">#define dmacHw_REG_INT_CLEAR_ERROR(module)      (((dmacHw_INT_CLEAR_t *) dmacHw_REG_INT_CLEAR_BASE((module)))-&gt;ClearErr.lo)</span>
<span class="cp">#define dmacHw_REG_INT_STATUS(module)           (((dmacHw_INT_CLEAR_t *) dmacHw_REG_INT_CLEAR_BASE((module)))-&gt;StatusInt.lo)</span>

<span class="cm">/* Software handshaking registers */</span>
<span class="cp">#define dmacHw_REG_SW_HS_BASE(module)           ((char *)(dmacHw_REG_INT_CLEAR_BASE((module)) + sizeof(dmacHw_INT_CLEAR_t)))</span>
<span class="cp">#define dmacHw_REG_SW_HS_SRC_REQ(module)        (((dmacHw_SW_HANDSHAKE_t *) dmacHw_REG_SW_HS_BASE((module)))-&gt;ReqSrcReg.lo)</span>
<span class="cp">#define dmacHw_REG_SW_HS_DST_REQ(module)        (((dmacHw_SW_HANDSHAKE_t *) dmacHw_REG_SW_HS_BASE((module)))-&gt;ReqDstReg.lo)</span>
<span class="cp">#define dmacHw_REG_SW_HS_SRC_SGL_REQ(module)    (((dmacHw_SW_HANDSHAKE_t *) dmacHw_REG_SW_HS_BASE((module)))-&gt;SglReqSrcReg.lo)</span>
<span class="cp">#define dmacHw_REG_SW_HS_DST_SGL_REQ(module)    (((dmacHw_SW_HANDSHAKE_t *) dmacHw_REG_SW_HS_BASE((module)))-&gt;SglReqDstReg.lo)</span>
<span class="cp">#define dmacHw_REG_SW_HS_SRC_LST_REQ(module)    (((dmacHw_SW_HANDSHAKE_t *) dmacHw_REG_SW_HS_BASE((module)))-&gt;LstSrcReg.lo)</span>
<span class="cp">#define dmacHw_REG_SW_HS_DST_LST_REQ(module)    (((dmacHw_SW_HANDSHAKE_t *) dmacHw_REG_SW_HS_BASE((module)))-&gt;LstDstReg.lo)</span>

<span class="cm">/* Miscellaneous registers */</span>
<span class="cp">#define dmacHw_REG_MISC_BASE(module)            ((char *)(dmacHw_REG_SW_HS_BASE((module)) + sizeof(dmacHw_SW_HANDSHAKE_t)))</span>
<span class="cp">#define dmacHw_REG_MISC_CFG(module)             (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;DmaCfgReg.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_CH_ENABLE(module)       (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;ChEnReg.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_ID(module)              (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;DmaIdReg.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_TEST(module)            (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;DmaTestReg.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM1_LO(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm1.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM1_HI(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm1.hi)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM2_LO(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm2.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM2_HI(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm2.hi)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM3_LO(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm3.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM3_HI(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm3.hi)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM4_LO(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm4.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM4_HI(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm4.hi)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM5_LO(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm5.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM5_HI(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm5.hi)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM6_LO(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm6.lo)</span>
<span class="cp">#define dmacHw_REG_MISC_COMP_PARAM6_HI(module)  (((dmacHw_MISC_t *) dmacHw_REG_MISC_BASE((module)))-&gt;CompParm6.hi)</span>

<span class="cm">/* Channel control registers */</span>
<span class="cp">#define dmacHw_REG_SAR(module, chan)            (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelSar.lo)</span>
<span class="cp">#define dmacHw_REG_DAR(module, chan)            (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelDar.lo)</span>
<span class="cp">#define dmacHw_REG_LLP(module, chan)            (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelLlp.lo)</span>

<span class="cp">#define dmacHw_REG_CTL_LO(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelCtl.lo)</span>
<span class="cp">#define dmacHw_REG_CTL_HI(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelCtl.hi)</span>

<span class="cp">#define dmacHw_REG_SSTAT(module, chan)          (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelSstat.lo)</span>
<span class="cp">#define dmacHw_REG_DSTAT(module, chan)          (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelDstat.lo)</span>
<span class="cp">#define dmacHw_REG_SSTATAR(module, chan)        (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelSstatAddr.lo)</span>
<span class="cp">#define dmacHw_REG_DSTATAR(module, chan)        (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelDstatAddr.lo)</span>

<span class="cp">#define dmacHw_REG_CFG_LO(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelConfig.lo)</span>
<span class="cp">#define dmacHw_REG_CFG_HI(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;ChannelConfig.hi)</span>

<span class="cp">#define dmacHw_REG_SGR_LO(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;SrcGather.lo)</span>
<span class="cp">#define dmacHw_REG_SGR_HI(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;SrcGather.hi)</span>

<span class="cp">#define dmacHw_REG_DSR_LO(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;DstScatter.lo)</span>
<span class="cp">#define dmacHw_REG_DSR_HI(module, chan)         (dmacHw_CHAN_BASE((module), (chan))-&gt;DstScatter.hi)</span>

<span class="cp">#define INT_STATUS_MASK(channel)                (0x00000001 &lt;&lt; (channel))</span>
<span class="cp">#define CHANNEL_BUSY(mod, channel)              (dmacHw_REG_MISC_CH_ENABLE((mod)) &amp; (0x00000001 &lt;&lt; (channel)))</span>

<span class="cm">/* Bit mask for REG_DMACx_CTL_LO */</span>

<span class="cp">#define dmacHw_REG_CTL_INT_EN                       0x00000001	</span><span class="cm">/* Channel interrupt enable */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_DST_TR_WIDTH_MASK            0x0000000E	</span><span class="cm">/* Destination transaction width mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_TR_WIDTH_SHIFT           1</span>
<span class="cp">#define dmacHw_REG_CTL_DST_TR_WIDTH_8               0x00000000	</span><span class="cm">/* Destination transaction width 8 bit */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_TR_WIDTH_16              0x00000002	</span><span class="cm">/* Destination transaction width 16 bit */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_TR_WIDTH_32              0x00000004	</span><span class="cm">/* Destination transaction width 32 bit */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_TR_WIDTH_64              0x00000006	</span><span class="cm">/* Destination transaction width 64 bit */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_SRC_TR_WIDTH_MASK            0x00000070	</span><span class="cm">/* Source transaction width mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_TR_WIDTH_SHIFT           4</span>
<span class="cp">#define dmacHw_REG_CTL_SRC_TR_WIDTH_8               0x00000000	</span><span class="cm">/* Source transaction width 8 bit */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_TR_WIDTH_16              0x00000010	</span><span class="cm">/* Source transaction width 16 bit */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_TR_WIDTH_32              0x00000020	</span><span class="cm">/* Source transaction width 32 bit */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_TR_WIDTH_64              0x00000030	</span><span class="cm">/* Source transaction width 64 bit */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_DS_ENABLE                    0x00040000	</span><span class="cm">/* Destination scatter enable */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SG_ENABLE                    0x00020000	</span><span class="cm">/* Source gather enable */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_DINC_MASK                    0x00000180	</span><span class="cm">/* Destination address inc/dec mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DINC_INC                     0x00000000	</span><span class="cm">/* Destination address increment */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DINC_DEC                     0x00000080	</span><span class="cm">/* Destination address decrement */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DINC_NC                      0x00000100	</span><span class="cm">/* Destination address no change */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_SINC_MASK                    0x00000600	</span><span class="cm">/* Source address inc/dec mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SINC_INC                     0x00000000	</span><span class="cm">/* Source address increment */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SINC_DEC                     0x00000200	</span><span class="cm">/* Source address decrement */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SINC_NC                      0x00000400	</span><span class="cm">/* Source address no change */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_DST_MSIZE_MASK               0x00003800	</span><span class="cm">/* Destination burst transaction length */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_MSIZE_0                  0x00000000	</span><span class="cm">/* No Destination burst */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_MSIZE_4                  0x00000800	</span><span class="cm">/* Destination burst transaction length 4 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_MSIZE_8                  0x00001000	</span><span class="cm">/* Destination burst transaction length 8 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DST_MSIZE_16                 0x00001800	</span><span class="cm">/* Destination burst transaction length 16 */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_SRC_MSIZE_MASK               0x0001C000	</span><span class="cm">/* Source burst transaction length */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_MSIZE_0                  0x00000000	</span><span class="cm">/* No Source burst */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_MSIZE_4                  0x00004000	</span><span class="cm">/* Source burst transaction length 4 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_MSIZE_8                  0x00008000	</span><span class="cm">/* Source burst transaction length 8 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SRC_MSIZE_16                 0x0000C000	</span><span class="cm">/* Source burst transaction length 16 */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_TTFC_MASK                    0x00700000	</span><span class="cm">/* Transfer type and flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_MM_DMAC                 0x00000000	</span><span class="cm">/* Memory to Memory with DMAC as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_MP_DMAC                 0x00100000	</span><span class="cm">/* Memory to Peripheral with DMAC as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_PM_DMAC                 0x00200000	</span><span class="cm">/* Peripheral to Memory with DMAC as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_PP_DMAC                 0x00300000	</span><span class="cm">/* Peripheral to Peripheral with DMAC as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_PM_PERI                 0x00400000	</span><span class="cm">/* Peripheral to Memory with Peripheral as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_PP_SPERI                0x00500000	</span><span class="cm">/* Peripheral to Peripheral with Source Peripheral as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_MP_PERI                 0x00600000	</span><span class="cm">/* Memory to Peripheral with Peripheral as flow controller */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_TTFC_PP_DPERI                0x00700000	</span><span class="cm">/* Peripheral to Peripheral with Destination Peripheral as flow controller */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_DMS_MASK                     0x01800000	</span><span class="cm">/* Destination AHB master interface */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DMS_1                        0x00000000	</span><span class="cm">/* Destination AHB master interface 1 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DMS_2                        0x00800000	</span><span class="cm">/* Destination AHB master interface 2 */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_SMS_MASK                     0x06000000	</span><span class="cm">/* Source AHB master interface */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SMS_1                        0x00000000	</span><span class="cm">/* Source AHB master interface 1 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_SMS_2                        0x02000000	</span><span class="cm">/* Source AHB master interface 2 */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CTL_LLP_DST_EN                   0x08000000	</span><span class="cm">/* Block chaining enable for destination side */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_LLP_SRC_EN                   0x10000000	</span><span class="cm">/* Block chaining enable for source side */</span><span class="cp"></span>

<span class="cm">/* Bit mask for REG_DMACx_CTL_HI */</span>
<span class="cp">#define dmacHw_REG_CTL_BLOCK_TS_MASK                0x00000FFF	</span><span class="cm">/* Block transfer size */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CTL_DONE                         0x00001000	</span><span class="cm">/* Block trasnfer done */</span><span class="cp"></span>

<span class="cm">/* Bit mask for REG_DMACx_CFG_LO */</span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_SHIFT                  5	</span><span class="cm">/* Channel priority shift */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_MASK          0x000000E0	</span><span class="cm">/* Channel priority mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_0             0x00000000	</span><span class="cm">/* Channel priority 0 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_1             0x00000020	</span><span class="cm">/* Channel priority 1 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_2             0x00000040	</span><span class="cm">/* Channel priority 2 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_3             0x00000060	</span><span class="cm">/* Channel priority 3 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_4             0x00000080	</span><span class="cm">/* Channel priority 4 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_5             0x000000A0	</span><span class="cm">/* Channel priority 5 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_6             0x000000C0	</span><span class="cm">/* Channel priority 6 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_PRIORITY_7             0x000000E0	</span><span class="cm">/* Channel priority 7 */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_LO_CH_SUSPEND                0x00000100	</span><span class="cm">/* Channel suspend */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_FIFO_EMPTY             0x00000200	</span><span class="cm">/* Channel FIFO empty */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_DST_CH_SW_HS              0x00000400	</span><span class="cm">/* Destination channel SW handshaking */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_SRC_CH_SW_HS              0x00000800	</span><span class="cm">/* Source channel SW handshaking */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_LO_CH_LOCK_MASK              0x00003000	</span><span class="cm">/* Channel locking mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_LOCK_DMA               0x00000000	</span><span class="cm">/* Channel lock over the entire DMA transfer operation */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_LOCK_BLOCK             0x00001000	</span><span class="cm">/* Channel lock over the block transfer operation */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_LOCK_TRANS             0x00002000	</span><span class="cm">/* Channel lock over the transaction */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_CH_LOCK_ENABLE            0x00010000	</span><span class="cm">/* Channel lock enable */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_LO_BUS_LOCK_MASK             0x0000C000	</span><span class="cm">/* Bus locking mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_BUS_LOCK_DMA              0x00000000	</span><span class="cm">/* Bus lock over the entire DMA transfer operation */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_BUS_LOCK_BLOCK            0x00004000	</span><span class="cm">/* Bus lock over the block transfer operation */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_BUS_LOCK_TRANS            0x00008000	</span><span class="cm">/* Bus lock over the transaction */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_BUS_LOCK_ENABLE           0x00020000	</span><span class="cm">/* Bus lock enable */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_LO_DST_HS_POLARITY_LOW       0x00040000	</span><span class="cm">/* Destination channel handshaking signal polarity low */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_SRC_HS_POLARITY_LOW       0x00080000	</span><span class="cm">/* Source channel handshaking signal polarity low */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_LO_MAX_AMBA_BURST_LEN_MASK   0x3FF00000	</span><span class="cm">/* Maximum AMBA burst length */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_LO_AUTO_RELOAD_SRC           0x40000000	</span><span class="cm">/* Source address auto reload */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_LO_AUTO_RELOAD_DST           0x80000000	</span><span class="cm">/* Destination address auto reload */</span><span class="cp"></span>

<span class="cm">/* Bit mask for REG_DMACx_CFG_HI */</span>
<span class="cp">#define dmacHw_REG_CFG_HI_FC_DST_READY              0x00000001	</span><span class="cm">/* Source transaction request is serviced when destination is ready */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_HI_FIFO_ENOUGH               0x00000002	</span><span class="cm">/* Initiate burst transaction when enough data in available in FIFO */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_HI_AHB_HPROT_MASK            0x0000001C	</span><span class="cm">/* AHB protection mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_HI_AHB_HPROT_1               0x00000004	</span><span class="cm">/* AHB protection 1 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_HI_AHB_HPROT_2               0x00000008	</span><span class="cm">/* AHB protection 2 */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_HI_AHB_HPROT_3               0x00000010	</span><span class="cm">/* AHB protection 3 */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_HI_UPDATE_DST_STAT           0x00000020	</span><span class="cm">/* Destination status update enable */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_HI_UPDATE_SRC_STAT           0x00000040	</span><span class="cm">/* Source status update enable */</span><span class="cp"></span>

<span class="cp">#define dmacHw_REG_CFG_HI_SRC_PERI_INTF_MASK        0x00000780	</span><span class="cm">/* Source peripheral hardware interface mask */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_CFG_HI_DST_PERI_INTF_MASK        0x00007800	</span><span class="cm">/* Destination peripheral hardware interface mask */</span><span class="cp"></span>

<span class="cm">/* DMA Configuration Parameters */</span>
<span class="cp">#define dmacHw_REG_COMP_PARAM_NUM_CHANNELS          0x00000700	</span><span class="cm">/* Number of channels */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_COMP_PARAM_NUM_INTERFACE         0x00001800	</span><span class="cm">/* Number of master interface */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_COMP_PARAM_MAX_BLK_SIZE          0x0000000f	</span><span class="cm">/* Maximum brust size */</span><span class="cp"></span>
<span class="cp">#define dmacHw_REG_COMP_PARAM_DATA_WIDTH            0x00006000	</span><span class="cm">/* Data transfer width */</span><span class="cp"></span>

<span class="cm">/* Define GET/SET macros to program the registers */</span>
<span class="cp">#define dmacHw_SET_SAR(module, channel, addr)          (dmacHw_REG_SAR((module), (channel)) = (uint32_t) (addr))</span>
<span class="cp">#define dmacHw_SET_DAR(module, channel, addr)          (dmacHw_REG_DAR((module), (channel)) = (uint32_t) (addr))</span>
<span class="cp">#define dmacHw_SET_LLP(module, channel, ptr)           (dmacHw_REG_LLP((module), (channel)) = (uint32_t) (ptr))</span>

<span class="cp">#define dmacHw_GET_SSTAT(module, channel)              (dmacHw_REG_SSTAT((module), (channel)))</span>
<span class="cp">#define dmacHw_GET_DSTAT(module, channel)              (dmacHw_REG_DSTAT((module), (channel)))</span>

<span class="cp">#define dmacHw_SET_SSTATAR(module, channel, addr)      (dmacHw_REG_SSTATAR((module), (channel)) = (uint32_t) (addr))</span>
<span class="cp">#define dmacHw_SET_DSTATAR(module, channel, addr)      (dmacHw_REG_DSTATAR((module), (channel)) = (uint32_t) (addr))</span>

<span class="cp">#define dmacHw_SET_CONTROL_LO(module, channel, ctl)    (dmacHw_REG_CTL_LO((module), (channel)) |= (ctl))</span>
<span class="cp">#define dmacHw_RESET_CONTROL_LO(module, channel)       (dmacHw_REG_CTL_LO((module), (channel)) = 0)</span>
<span class="cp">#define dmacHw_GET_CONTROL_LO(module, channel)         (dmacHw_REG_CTL_LO((module), (channel)))</span>

<span class="cp">#define dmacHw_SET_CONTROL_HI(module, channel, ctl)    (dmacHw_REG_CTL_HI((module), (channel)) |= (ctl))</span>
<span class="cp">#define dmacHw_RESET_CONTROL_HI(module, channel)       (dmacHw_REG_CTL_HI((module), (channel)) = 0)</span>
<span class="cp">#define dmacHw_GET_CONTROL_HI(module, channel)         (dmacHw_REG_CTL_HI((module), (channel)))</span>

<span class="cp">#define dmacHw_GET_BLOCK_SIZE(module, channel)         (dmacHw_REG_CTL_HI((module), (channel)) &amp; dmacHw_REG_CTL_BLOCK_TS_MASK)</span>
<span class="cp">#define dmacHw_DMA_COMPLETE(module, channel)           (dmacHw_REG_CTL_HI((module), (channel)) &amp; dmacHw_REG_CTL_DONE)</span>

<span class="cp">#define dmacHw_SET_CONFIG_LO(module, channel, cfg)     (dmacHw_REG_CFG_LO((module), (channel)) |= (cfg))</span>
<span class="cp">#define dmacHw_RESET_CONFIG_LO(module, channel)        (dmacHw_REG_CFG_LO((module), (channel)) = 0)</span>
<span class="cp">#define dmacHw_GET_CONFIG_LO(module, channel)          (dmacHw_REG_CFG_LO((module), (channel)))</span>
<span class="cp">#define dmacHw_SET_AMBA_BUSRT_LEN(module, channel, len)    (dmacHw_REG_CFG_LO((module), (channel)) = (dmacHw_REG_CFG_LO((module), (channel)) &amp; ~(dmacHw_REG_CFG_LO_MAX_AMBA_BURST_LEN_MASK)) | (((len) &lt;&lt; 20) &amp; dmacHw_REG_CFG_LO_MAX_AMBA_BURST_LEN_MASK))</span>
<span class="cp">#define dmacHw_SET_CHANNEL_PRIORITY(module, channel, prio) (dmacHw_REG_CFG_LO((module), (channel)) = (dmacHw_REG_CFG_LO((module), (channel)) &amp; ~(dmacHw_REG_CFG_LO_CH_PRIORITY_MASK)) | (prio))</span>
<span class="cp">#define dmacHw_SET_AHB_HPROT(module, channel, protect)  (dmacHw_REG_CFG_HI(module, channel) = (dmacHw_REG_CFG_HI((module), (channel)) &amp; ~(dmacHw_REG_CFG_HI_AHB_HPROT_MASK)) | (protect))</span>

<span class="cp">#define dmacHw_SET_CONFIG_HI(module, channel, cfg)      (dmacHw_REG_CFG_HI((module), (channel)) |= (cfg))</span>
<span class="cp">#define dmacHw_RESET_CONFIG_HI(module, channel)         (dmacHw_REG_CFG_HI((module), (channel)) = 0)</span>
<span class="cp">#define dmacHw_GET_CONFIG_HI(module, channel)           (dmacHw_REG_CFG_HI((module), (channel)))</span>
<span class="cp">#define dmacHw_SET_SRC_PERI_INTF(module, channel, intf) (dmacHw_REG_CFG_HI((module), (channel)) = (dmacHw_REG_CFG_HI((module), (channel)) &amp; ~(dmacHw_REG_CFG_HI_SRC_PERI_INTF_MASK)) | (((intf) &lt;&lt; 7) &amp; dmacHw_REG_CFG_HI_SRC_PERI_INTF_MASK))</span>
<span class="cp">#define dmacHw_SRC_PERI_INTF(intf)                      (((intf) &lt;&lt; 7) &amp; dmacHw_REG_CFG_HI_SRC_PERI_INTF_MASK)</span>
<span class="cp">#define dmacHw_SET_DST_PERI_INTF(module, channel, intf) (dmacHw_REG_CFG_HI((module), (channel)) = (dmacHw_REG_CFG_HI((module), (channel)) &amp; ~(dmacHw_REG_CFG_HI_DST_PERI_INTF_MASK)) | (((intf) &lt;&lt; 11) &amp; dmacHw_REG_CFG_HI_DST_PERI_INTF_MASK))</span>
<span class="cp">#define dmacHw_DST_PERI_INTF(intf)                      (((intf) &lt;&lt; 11) &amp; dmacHw_REG_CFG_HI_DST_PERI_INTF_MASK)</span>

<span class="cp">#define dmacHw_DMA_START(module, channel)              (dmacHw_REG_MISC_CH_ENABLE((module)) = (0x00000001 &lt;&lt; ((channel) + 8)) | (0x00000001 &lt;&lt; (channel)))</span>
<span class="cp">#define dmacHw_DMA_STOP(module, channel)               (dmacHw_REG_MISC_CH_ENABLE((module)) = (0x00000001 &lt;&lt; ((channel) + 8)))</span>
<span class="cp">#define dmacHw_DMA_ENABLE(module)                      (dmacHw_REG_MISC_CFG((module)) = 1)</span>
<span class="cp">#define dmacHw_DMA_DISABLE(module)                     (dmacHw_REG_MISC_CFG((module)) = 0)</span>

<span class="cp">#define dmacHw_TRAN_INT_ENABLE(module, channel)        (dmacHw_REG_INT_MASK_TRAN((module)) = (0x00000001 &lt;&lt; ((channel) + 8)) | (0x00000001 &lt;&lt; (channel)))</span>
<span class="cp">#define dmacHw_BLOCK_INT_ENABLE(module, channel)       (dmacHw_REG_INT_MASK_BLOCK((module)) = (0x00000001 &lt;&lt; ((channel) + 8)) | (0x00000001 &lt;&lt; (channel)))</span>
<span class="cp">#define dmacHw_ERROR_INT_ENABLE(module, channel)       (dmacHw_REG_INT_MASK_ERROR((module)) = (0x00000001 &lt;&lt; ((channel) + 8)) | (0x00000001 &lt;&lt; (channel)))</span>

<span class="cp">#define dmacHw_TRAN_INT_DISABLE(module, channel)       (dmacHw_REG_INT_MASK_TRAN((module)) = (0x00000001 &lt;&lt; ((channel) + 8)))</span>
<span class="cp">#define dmacHw_BLOCK_INT_DISABLE(module, channel)      (dmacHw_REG_INT_MASK_BLOCK((module)) = (0x00000001 &lt;&lt; ((channel) + 8)))</span>
<span class="cp">#define dmacHw_ERROR_INT_DISABLE(module, channel)      (dmacHw_REG_INT_MASK_ERROR((module)) = (0x00000001 &lt;&lt; ((channel) + 8)))</span>
<span class="cp">#define dmacHw_STRAN_INT_DISABLE(module, channel)      (dmacHw_REG_INT_MASK_STRAN((module)) = (0x00000001 &lt;&lt; ((channel) + 8)))</span>
<span class="cp">#define dmacHw_DTRAN_INT_DISABLE(module, channel)      (dmacHw_REG_INT_MASK_DTRAN((module)) = (0x00000001 &lt;&lt; ((channel) + 8)))</span>

<span class="cp">#define dmacHw_TRAN_INT_CLEAR(module, channel)         (dmacHw_REG_INT_CLEAR_TRAN((module)) = (0x00000001 &lt;&lt; (channel)))</span>
<span class="cp">#define dmacHw_BLOCK_INT_CLEAR(module, channel)        (dmacHw_REG_INT_CLEAR_BLOCK((module)) = (0x00000001 &lt;&lt; (channel)))</span>
<span class="cp">#define dmacHw_ERROR_INT_CLEAR(module, channel)        (dmacHw_REG_INT_CLEAR_ERROR((module)) = (0x00000001 &lt;&lt; (channel)))</span>

<span class="cp">#define dmacHw_GET_NUM_CHANNEL(module)                 (((dmacHw_REG_MISC_COMP_PARAM1_HI((module)) &amp; dmacHw_REG_COMP_PARAM_NUM_CHANNELS) &gt;&gt; 8) + 1)</span>
<span class="cp">#define dmacHw_GET_NUM_INTERFACE(module)               (((dmacHw_REG_MISC_COMP_PARAM1_HI((module)) &amp; dmacHw_REG_COMP_PARAM_NUM_INTERFACE) &gt;&gt; 11) + 1)</span>
<span class="cp">#define dmacHw_GET_MAX_BLOCK_SIZE(module, channel)     ((dmacHw_REG_MISC_COMP_PARAM1_LO((module)) &gt;&gt; (4 * (channel))) &amp; dmacHw_REG_COMP_PARAM_MAX_BLK_SIZE)</span>
<span class="cp">#define dmacHw_GET_CHANNEL_DATA_WIDTH(module, channel) ((dmacHw_REG_MISC_COMP_PARAM1_HI((module)) &amp; dmacHw_REG_COMP_PARAM_DATA_WIDTH) &gt;&gt; 13)</span>

<span class="cp">#endif </span><span class="cm">/* _DMACHW_REG_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
