

================================================================
== Vivado HLS Report for 'conv1_p'
================================================================
* Date:           Fri Dec 14 14:26:48 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9147027|  9147027|  9147027|  9147027|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    50736|    50736|      2114|          -|          -|    24|    no    |
        | + Loop 1.1                  |     2112|     2112|        66|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1              |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 2                     |  8996400|  8996400|    374850|          -|          -|    24|    no    |
        | + Loop 2.1                  |   374848|   374848|     11714|          -|          -|    32|    no    |
        |  ++ Loop 2.1.1              |    11712|    11712|       366|          -|          -|    32|    no    |
        |   +++ Loop 2.1.1.1          |      357|      357|       119|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1      |      117|      117|        39|          -|          -|     3|    no    |
        |     +++++ Loop 2.1.1.1.1.1  |       36|       36|        12|          -|          -|     3|    no    |
        |- Loop 3                     |    99888|    99888|      4162|          -|          -|    24|    no    |
        | + Loop 3.1                  |     4160|     4160|       130|          -|          -|    32|    no    |
        |  ++ Loop 3.1.1              |      128|      128|         4|          -|          -|    32|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1522|    687|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    384|
|Register         |        -|      -|     646|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    2582|   2021|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       2|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_U1  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_U3  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_U2  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+-----+----+------------+------------+
    |ci_8_fu_573_p2        |     +    |      0|   11|   8|           2|           1|
    |co_43_fu_333_p2       |     +    |      0|   20|  10|           5|           1|
    |co_44_fu_452_p2       |     +    |      0|   20|  10|           5|           1|
    |co_45_fu_812_p2       |     +    |      0|   20|  10|           5|           1|
    |h_43_fu_436_p2        |     +    |      0|   23|  11|           6|           1|
    |h_44_fu_561_p2        |     +    |      0|   23|  11|           6|           1|
    |h_45_fu_909_p2        |     +    |      0|   23|  11|           6|           1|
    |m_7_fu_660_p2         |     +    |      0|   11|   8|           2|           1|
    |n_7_fu_752_p2         |     +    |      0|   11|   8|           2|           1|
    |tmp1_fu_697_p2        |     +    |      0|   11|   8|           2|           2|
    |tmp2_fu_767_p2        |     +    |      0|   11|   8|           2|           2|
    |tmp_153_fu_707_p2     |     +    |      0|   23|  11|           6|           6|
    |tmp_156_fu_777_p2     |     +    |      0|   23|  11|           6|           6|
    |tmp_439_fu_368_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_444_fu_508_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_445_fu_384_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_446_fu_409_p2     |     +    |      0|   53|  21|          16|          16|
    |tmp_449_fu_842_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_450_fu_524_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_451_fu_549_p2     |     +    |      0|   53|  21|          16|          16|
    |tmp_452_fu_425_p2     |     +    |      0|   53|  21|          16|          16|
    |tmp_453_fu_858_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_454_fu_883_p2     |     +    |      0|   53|  21|          16|          16|
    |tmp_455_fu_899_p2     |     +    |      0|   53|  21|          16|          16|
    |tmp_456_fu_644_p2     |     +    |      0|   53|  21|          16|          16|
    |tmp_459_fu_607_p2     |     +    |      0|   29|  13|           8|           8|
    |tmp_460_fu_613_p2     |     +    |      0|   32|  14|           9|           9|
    |tmp_462_fu_670_p2     |     +    |      0|  197|  69|          64|          64|
    |tmp_464_fu_717_p2     |     +    |      0|   29|  13|           8|           8|
    |tmp_465_fu_740_p2     |     +    |      0|   44|  18|          13|          13|
    |tmp_466_fu_762_p2     |     +    |      0|   38|  16|          11|          11|
    |tmp_467_fu_787_p2     |     +    |      0|   44|  18|          13|          13|
    |w_42_fu_430_p2        |     +    |      0|   23|  11|           6|           1|
    |w_43_fu_800_p2        |     +    |      0|   23|  11|           6|           1|
    |w_44_fu_954_p2        |     +    |      0|   23|  11|           6|           1|
    |tmp_441_fu_474_p2     |     -    |      0|   29|  13|           8|           8|
    |tmp_461_fu_634_p2     |     -    |      0|  197|  69|          64|          64|
    |tmp_463_fu_691_p2     |     -    |      0|   38|  16|          11|          11|
    |tmp_40_fu_949_p2      |    and   |      0|    0|   2|           1|           1|
    |exitcond10_fu_374_p2  |   icmp   |      0|    0|   3|           6|           6|
    |exitcond11_fu_327_p2  |   icmp   |      0|    0|   2|           5|           5|
    |exitcond1_fu_848_p2   |   icmp   |      0|    0|   3|           6|           6|
    |exitcond2_fu_806_p2   |   icmp   |      0|    0|   2|           5|           5|
    |exitcond3_fu_746_p2   |   icmp   |      0|    0|   1|           2|           2|
    |exitcond4_fu_654_p2   |   icmp   |      0|    0|   1|           2|           2|
    |exitcond5_fu_567_p2   |   icmp   |      0|    0|   1|           2|           2|
    |exitcond6_fu_555_p2   |   icmp   |      0|    0|   3|           6|           6|
    |exitcond7_fu_514_p2   |   icmp   |      0|    0|   3|           6|           6|
    |exitcond8_fu_446_p2   |   icmp   |      0|    0|   2|           5|           5|
    |exitcond9_fu_415_p2   |   icmp   |      0|    0|   3|           6|           6|
    |exitcond_fu_889_p2    |   icmp   |      0|    0|   3|           6|           6|
    |notlhs_fu_933_p2      |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_939_p2      |   icmp   |      0|    0|  13|          23|           1|
    |tmp_38_fu_945_p2      |    or    |      0|    0|   2|           1|           1|
    +----------------------+----------+-------+-----+----+------------+------------+
    |Total                 |          |      0| 1522| 687|         534|         461|
    +----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  165|         37|    1|         37|
    |ci_reg_202         |    9|          2|    2|          4|
    |co1_reg_167        |    9|          2|    5|         10|
    |co4_reg_271        |    9|          2|    5|         10|
    |co_reg_133         |    9|          2|    5|         10|
    |grp_fu_306_p0      |   15|          3|   32|         96|
    |grp_fu_306_p1      |   15|          3|   32|         96|
    |h2_reg_178         |    9|          2|    6|         12|
    |h5_reg_282         |    9|          2|    6|         12|
    |h_reg_144          |    9|          2|    6|         12|
    |m_reg_225          |    9|          2|    2|          4|
    |n_reg_260          |    9|          2|    2|          4|
    |output_r_address0  |   33|          6|   15|         90|
    |output_r_d0        |   21|          4|   32|        128|
    |sum_1_reg_236      |    9|          2|   32|         64|
    |sum_2_reg_248      |    9|          2|   32|         64|
    |sum_reg_213        |    9|          2|   32|         64|
    |w3_reg_190         |    9|          2|    6|         12|
    |w6_reg_294         |    9|          2|    6|         12|
    |w_reg_156          |    9|          2|    6|         12|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  384|         83|  265|        753|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  36|   0|   36|          0|
    |bias_addr_reg_973        |   5|   0|    5|          0|
    |ci_8_reg_1041            |   2|   0|    2|          0|
    |ci_reg_202               |   2|   0|    2|          0|
    |co1_reg_167              |   5|   0|    5|          0|
    |co4_reg_271              |   5|   0|    5|          0|
    |co_43_reg_963            |   5|   0|    5|          0|
    |co_44_reg_1007           |   5|   0|    5|          0|
    |co_45_reg_1146           |   5|   0|    5|          0|
    |co_reg_133               |   5|   0|    5|          0|
    |h2_reg_178               |   6|   0|    6|          0|
    |h5_reg_282               |   6|   0|    6|          0|
    |h_reg_144                |   6|   0|    6|          0|
    |input_load_reg_1118      |  32|   0|   32|          0|
    |m_7_reg_1064             |   2|   0|    2|          0|
    |m_reg_225                |   2|   0|    2|          0|
    |n_7_reg_1088             |   2|   0|    2|          0|
    |n_reg_260                |   2|   0|    2|          0|
    |notlhs_reg_1177          |   1|   0|    1|          0|
    |notrhs_reg_1182          |   1|   0|    1|          0|
    |output_addr_15_reg_1167  |  15|   0|   15|          0|
    |output_addr_16_reg_1056  |  15|   0|   15|          0|
    |reg_321                  |  32|   0|   32|          0|
    |sum_1_reg_236            |  32|   0|   32|          0|
    |sum_2_reg_248            |  32|   0|   32|          0|
    |sum_reg_213              |  32|   0|   32|          0|
    |tmp_150_reg_1138         |  32|   0|   32|          0|
    |tmp_158_reg_1123         |  32|   0|   32|          0|
    |tmp_39_reg_1187          |   1|   0|    1|          0|
    |tmp_439_reg_968          |  10|   0|   11|          1|
    |tmp_444_reg_1017         |  10|   0|   11|          1|
    |tmp_446_reg_981          |  15|   0|   16|          1|
    |tmp_449_reg_1151         |  10|   0|   11|          1|
    |tmp_451_reg_1025         |  15|   0|   16|          1|
    |tmp_452_reg_989          |  16|   0|   16|          0|
    |tmp_454_reg_1159         |  15|   0|   16|          1|
    |tmp_459_reg_1046         |   7|   0|    8|          1|
    |tmp_461_reg_1051         |  64|   0|   64|          0|
    |tmp_463_reg_1069         |  11|   0|   11|          0|
    |tmp_464_reg_1074         |   8|   0|    8|          0|
    |tmp_465_reg_1080         |  12|   0|   13|          1|
    |tmp_466_reg_1093         |  11|   0|   11|          0|
    |tmp_467_reg_1098         |  13|   0|   13|          0|
    |tmp_587_cast_reg_1012    |   9|   0|    9|          0|
    |w3_reg_190               |   6|   0|    6|          0|
    |w6_reg_294               |   6|   0|    6|          0|
    |w_42_reg_994             |   6|   0|    6|          0|
    |w_43_reg_1133            |   6|   0|    6|          0|
    |w_reg_156                |   6|   0|    6|          0|
    |weight_load_reg_1113     |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 646|   0|  654|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv1_p   | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|weight_address0    | out |   10|  ap_memory |    weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |    weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |    weight    |     array    |
|bias_address0      | out |    5|  ap_memory |     bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |     bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |     bias     |     array    |
|output_r_address0  | out |   15|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

