#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 14 15:02:56 2022
# Process ID: 21768
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19344 C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Lab6/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_videomemlab_master_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_videomemlab_master_0_0/design_1_videomemlab_master_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_videomemlab_master_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_videomemlab_master_0_0/design_1_videomemlab_master_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_videomemlab_master_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_videomemlab_master_0_0/design_1_videomemlab_master_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_videomemlab_master_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_videomemlab_master_0_0/design_1_videomemlab_master_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_videomemlab_master_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_videomemlab_master_0_0/design_1_videomemlab_master_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_keyboard_subordinate_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_keyboard_subordinate_0_0/design_1_keyboard_subordinate_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_keyboard_subordinate_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_keyboard_subordinate_0_0/design_1_keyboard_subordinate_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_keyboard_subordinate_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_keyboard_subordinate_0_0/design_1_keyboard_subordinate_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_keyboard_subordinate_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_keyboard_subordinate_0_0/design_1_keyboard_subordinate_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_keyboard_subordinate_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_keyboard_subordinate_0_0/design_1_keyboard_subordinate_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_vga_bram_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/design_1_vga_bram_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_vga_bram_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/design_1_vga_bram_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_vga_bram_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/design_1_vga_bram_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_vga_bram_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/design_1_vga_bram_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_vga_bram_0_0' generated file not found 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_vga_bram_0_0/design_1_vga_bram_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 900.160 ; gain = 191.898
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:user:keyboard_subordinate:1.0 - keyboard_subordinate_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - videomemlab_master_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding component instance block -- xilinx.com:user:vga_bram:1.0 - vga_bram_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:user:videomemlab_master:1.0 - videomemlab_master_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0/I_CLK_50(undef)
Successfully read diagram <design_1> from BD file <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.500 ; gain = 51.102
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.945 ; gain = 25.055
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/hdl/videomemlab_master_v1_0_M00_AXI.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/hdl/videomemlab_master_v1_0.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'M00_AXI': References existing address space 'M00_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:videomemlab_master:1.0 [get_ips  design_1_videomemlab_master_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_videomemlab_master_0_0 (videomemlab_master_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_videomemlab_master_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name keyboard_subordinate_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/keyboard_subordinate_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jones/desktop/ee316-lab6/lab6/lab6.tmp/keyboard_subordinate_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1247.598 ; gain = 1.227
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:keyboard_subordinate:1.0 [get_ips  design_1_keyboard_subordinate_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_keyboard_subordinate_0_0 (keyboard_subordinate_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_keyboard_subordinate_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 2 to revision 3
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0_upgraded_ipi/I_CLK_50(undef)
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/videomemlab_master_0/m00_axi_init_axi_txn

Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyboard_subordinate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_keyboard_subordinate_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_videomemlab_master_0_0_synth_1 design_1_keyboard_subordinate_0_0_synth_1 design_1_vga_bram_0_0_synth_1}
[Thu Apr 14 15:13:40 2022] Launched design_1_videomemlab_master_0_0_synth_1, design_1_keyboard_subordinate_0_0_synth_1, design_1_vga_bram_0_0_synth_1...
Run output will be captured here:
design_1_videomemlab_master_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_videomemlab_master_0_0_synth_1/runme.log
design_1_keyboard_subordinate_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_keyboard_subordinate_0_0_synth_1/runme.log
design_1_vga_bram_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1411.199 ; gain = 1.371
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'M00_AXI': References existing address space 'M00_AXI'.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_vga_bram_0_0 design_1_videomemlab_master_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 3 to revision 4
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0_upgraded_ipi/I_CLK_50(undef)
INFO: [IP_Flow 19-3422] Upgraded design_1_videomemlab_master_0_0 (videomemlab_master_v1.0 1.0) from revision 5 to revision 6
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axi_error'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axi_init_axi_txn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_videomemlab_master_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_videomemlab_master_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_vga_bram_0_0 design_1_videomemlab_master_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyboard_subordinate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_videomemlab_master_0_0_synth_1 design_1_vga_bram_0_0_synth_1}
[Thu Apr 14 15:17:07 2022] Launched design_1_videomemlab_master_0_0_synth_1, design_1_vga_bram_0_0_synth_1...
Run output will be captured here:
design_1_videomemlab_master_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_videomemlab_master_0_0_synth_1/runme.log
design_1_vga_bram_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1725.422 ; gain = 0.859
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3164] Bus Interface 'M00_AXI': References existing address space 'M00_AXI'.
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:videomemlab_master:1.0 [get_ips  design_1_videomemlab_master_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_videomemlab_master_0_0 (videomemlab_master_v1.0 1.0) from revision 6 to revision 7
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axi_txn_done'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_videomemlab_master_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_videomemlab_master_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_videomemlab_master_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S00_AXI_ADDR_WIDTH' has its value changed from '4' to '16'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '16' to '4' has been ignored for IP 'design_1_vga_bram_0_0'
INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 4 to revision 5
WARNING: [IP_Flow 19-4706] Upgraded port 's00_axi_araddr' width 16 differs from original width 4
WARNING: [IP_Flow 19-4706] Upgraded port 's00_axi_awaddr' width 16 differs from original width 4
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_vga_bram_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0_upgraded_ipi/I_CLK_50(undef)
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_vga_bram_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyboard_subordinate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_videomemlab_master_0_0_synth_1 design_1_vga_bram_0_0_synth_1}
[Thu Apr 14 15:20:19 2022] Launched design_1_videomemlab_master_0_0_synth_1, design_1_vga_bram_0_0_synth_1...
Run output will be captured here:
design_1_videomemlab_master_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_videomemlab_master_0_0_synth_1/runme.log
design_1_vga_bram_0_0_synth_1: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1782.586 ; gain = 3.699
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
add_files -fileset constrs_1 -norecurse C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc
import_files -fileset constrs_1 C:/Users/jones/Desktop/EE316-Lab6/Cora-Z7-07S-Pmod-VGA-2018.2-1/vivado_proj/Cora-Z7-07S-Pmod-VGA.srcs/constrs_1/imports/constraints/Cora-Z7-07S-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 14 15:27:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/synth_1/runme.log
[Thu Apr 14 15:27:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1810.168 ; gain = 0.000
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name keyboard_subordinate_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/keyboard_subordinate_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jones/desktop/ee316-lab6/lab6/lab6.tmp/keyboard_subordinate_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:keyboard_subordinate:1.0 [get_ips  design_1_keyboard_subordinate_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_keyboard_subordinate_0_0 (keyboard_subordinate_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_keyboard_subordinate_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyboard_subordinate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_keyboard_subordinate_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_keyboard_subordinate_0_0_synth_1
[Thu Apr 14 15:35:37 2022] Launched design_1_keyboard_subordinate_0_0_synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_keyboard_subordinate_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2060.047 ; gain = 3.520
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 14 15:36:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/synth_1/runme.log
[Thu Apr 14 15:36:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2086.680 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AFD299A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3213.797 ; gain = 1122.914
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 5 to revision 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0_upgraded_ipi/I_CLK_50(undef)
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyboard_subordinate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
[Thu Apr 14 15:45:43 2022] Launched design_1_vga_bram_0_0_synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3287.473 ; gain = 0.094
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 14 15:47:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/synth_1/runme.log
[Thu Apr 14 15:47:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3313.988 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_1_vga_bram_0_0 (vga_bram_v1.0 1.0) from revision 6 to revision 7
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /vga_bram_0_upgraded_ipi/I_CLK_50(undef)
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Lab6/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyboard_subordinate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block videomemlab_master_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_50M .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
[Thu Apr 14 15:57:56 2022] Launched design_1_vga_bram_0_0_synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/design_1_vga_bram_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3326.453 ; gain = 3.578
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 14 15:59:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/synth_1/runme.log
[Thu Apr 14 15:59:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 3352.965 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 16:03:04 2022...
