
// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Oct 20 2022 12:09:32 CEST (Oct 20 2022 10:09:32 UTC)

// Verification Directory fv/lessthan_fir 

module lessthan_fir(in2, in1, out1);
  input [0:0] in2, in1;
  output out1;
  wire [0:0] in2, in1;
  wire out1;
  INR2XD0BWP g23__2398(.A1 (in1), .B1 (in2), .ZN (out1));
endmodule

