Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri Sep  5 05:04:37 2014
| Host         : umma running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -file ./hw/mkcontrollertop_post_route_timing_summary.rpt
| Design       : mkControllerTop
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 123 register/latch pins with no clock driven by root clock pin: CLK_sys_clk_p (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 4 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 562 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.160        0.000                      0                16519        0.071        0.000                      0                 9700        1.515        0.000                       0                  5238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
GT_REFCLK1                                                             {0.000 1.818}        3.636           275.028         
auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/gt_refclk1  {0.000 1.818}        3.636           275.028         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK                  {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE                {0.000 30.000}       60.000          16.667          
drp_clk_i                                                              {0.000 10.000}       20.000          50.000          
init_clk_i                                                             {0.000 10.000}       20.000          50.000          
sync_clk_i                                                             {0.000 2.272}        4.545           220.022         
user_clk_i                                                             {0.000 4.545}        9.091           109.999         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                                                                                                                                                                                                 2.098        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         24.803        0.000                      0                  527        0.107        0.000                      0                  527       13.870        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.588        0.000                      0                    1        0.544        0.000                      0                    1       29.500        0.000                       0                     1  
drp_clk_i                                                      5.387        0.000                      0                 6797                                                                              8.870        0.000                       0                  2226  
init_clk_i                                                     5.387        0.000                      0                 6797                                                                              8.870        0.000                       0                  2226  
sync_clk_i                                                     1.785        0.000                      0                   12        0.830        0.000                      0                   12        1.515        0.000                       0                     8  
user_clk_i                                                     1.160        0.000                      0                 9010        0.071        0.000                      0                 9010        3.031        0.000                       0                  2734  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         58.744        0.000                      0                   18       28.726        0.000                      0                   18  
init_clk_i                                               drp_clk_i                                                      5.387        0.000                      0                 6797                                                                        
user_clk_i                                               drp_clk_i                                                      6.046        0.000                      0                   12                                                                        
drp_clk_i                                                init_clk_i                                                     5.387        0.000                      0                 6797                                                                        
user_clk_i                                               init_clk_i                                                     6.046        0.000                      0                   12                                                                        
drp_clk_i                                                user_clk_i                                                     3.421        0.000                      0                   12                                                                        
init_clk_i                                               user_clk_i                                                     3.421        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       24.753        0.000                      0                   98        0.361        0.000                      0                   98  
**async_default**                                      user_clk_i                                             user_clk_i                                                   5.858        0.000                      0                   35        0.386        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform:           { 0 1.818 }
Period:             3.636
Sources:            { gtp_clk_0/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538     3.636   2.098  GTPE2_COMMON_X0Y1  auroraIfc/auroraIntraImport/aurora_module_i/gt_common_support/gtpe2_common_0_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.803ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.814ns (17.669%)  route 3.793ns (82.331%))
  Logic Levels:           3  (LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 33.850 - 30.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.572     2.572    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.653 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.648     4.301    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X31Y238                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y238        FDCE (Prop_fdce_C_Q)         0.348     4.649 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/Q
                         net (fo=13, routed)          1.416     6.065    dbg_hub/inst/U_ICON/U_CMD/sel1[0]
    SLICE_X31Y237        LUT6 (Prop_lut6_I5_O)        0.242     6.307 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, routed)           0.620     6.927    dbg_hub/inst/U_ICON/U_CMD/O4
    SLICE_X27Y238        LUT2 (Prop_lut2_I0_O)        0.105     7.032 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          1.263     8.295    dbg_hub/inst/U_ICON/U_CMD/E[0]
    SLICE_X21Y240        LUT1 (Prop_lut1_I0_O)        0.119     8.414 r  dbg_hub/inst/U_ICON/U_CMD/shift_bit_count[3]_i_1/O
                         net (fo=4, routed)           0.494     8.908    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/I15[0]
    SLICE_X21Y240        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.233    32.233    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    32.310 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.540    33.850    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X21Y240                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]/C
                         clock pessimism              0.417    34.267    
                         clock uncertainty           -0.035    34.232    
    SLICE_X21Y240        FDRE (Setup_fdre_C_R)       -0.521    33.711    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         33.711    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                 24.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.388%)  route 0.123ns (46.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.578ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.388     1.388    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.414 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.704     2.118    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X23Y232                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDCE (Prop_fdce_C_Q)         0.141     2.259 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.123     2.382    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X22Y231        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.600 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.978     2.578    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y231                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.447     2.131    
    SLICE_X22Y231        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.275    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592     30.000  28.408  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X22Y232  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130     15.000  13.870  SLICE_X20Y231  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.588ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.390ns (29.285%)  route 0.942ns (70.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 62.318 - 60.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.795     2.795    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.285     3.080 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.942     4.021    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y232        LUT1 (Prop_lut1_I0_O)        0.105     4.126 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     4.126    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X29Y232        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.318    62.318    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.477    62.795    
                         clock uncertainty           -0.035    62.759    
    SLICE_X29Y232        FDCE (Setup_fdce_C_D)       -0.045    62.714    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         62.714    
                         arrival time                          -4.126    
  -------------------------------------------------------------------
                         slack                                 58.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.157ns (26.223%)  route 0.442ns (73.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.282     1.282    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.112     1.394 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.442     1.835    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y232        LUT1 (Prop_lut1_I0_O)        0.045     1.880 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     1.880    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X29Y232        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.540     1.540    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.258     1.282    
    SLICE_X29Y232        FDCE (Hold_fdce_C_D)         0.055     1.337    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.544    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X29Y232  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X29Y232  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X29Y232  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.123ns  (logic 0.379ns (2.684%)  route 13.744ns (97.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y207                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
    SLICE_X30Y207        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/Q
                         net (fo=233, routed)        13.744    14.123    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/I3[10]
    RAMB36_X2Y22         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    19.510    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  5.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drp_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { auroraIfc/auroraIntraClockDiv2_slowbuf/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     20.000  14.286  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.130     10.000  8.870   SLICE_X22Y234       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130     10.000  8.870   SLICE_X22Y234       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.123ns  (logic 0.379ns (2.684%)  route 13.744ns (97.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y207                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
    SLICE_X30Y207        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/Q
                         net (fo=233, routed)        13.744    14.123    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/I3[10]
    RAMB36_X2Y22         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    19.510    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  5.387    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         init_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { auroraIfc/auroraIntraClockDiv2_slowbuf/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack   Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714     20.000  14.286  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.130     10.000  8.870   SLICE_X22Y234       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.130     10.000  8.870   SLICE_X22Y234       dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.830ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (sync_clk_i rise@4.545ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.103ns (47.024%)  route 1.243ns (52.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns = ( 6.213 - 4.545 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, routed)           1.782     1.782    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y5                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK_RXCHBONDO[3])
                                                      1.103     2.885 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXCHBONDO[3]
                         net (fo=2, routed)           1.243     4.128    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/I1[3]
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      4.545     4.545 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.545 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, routed)           1.668     6.213    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y6                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                         clock pessimism              0.074     6.287    
                         clock uncertainty           -0.056     6.231    
    GTPE2_CHANNEL_X0Y6   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK_RXCHBONDI[3])
                                                     -0.319     5.912    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt2_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                          5.912    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                  1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by sync_clk_i  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.532ns (53.511%)  route 0.462ns (46.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, routed)           0.886     0.886    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y5                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXUSRCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK_RXCHBONDO[3])
                                                      0.532     1.418 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt1_aurora_8b10b_i/gtpe2_i/RXCHBONDO[3]
                         net (fo=2, routed)           0.462     1.880    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/RXCHBONDO[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O
                         net (fo=8, routed)           1.167     1.167    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/sync_clk
    GTPE2_CHANNEL_X0Y4                                                r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK
                         clock pessimism             -0.259     0.908    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_RXUSRCLK_RXCHBONDI[3])
                                                      0.142     1.050    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.830    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform:           { 0 2.2725 }
Period:             4.545
Sources:            { auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout1_buf/O }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack  Location            Pin
Min Period  n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030     4.545   1.515  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (user_clk_i rise@9.091ns - user_clk_i rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 0.348ns (4.983%)  route 6.635ns (95.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 10.490 - 9.091 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        1.659     1.659    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X19Y209                                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y209        FDRE (Prop_fdre_C_Q)         0.348     2.007 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]/Q
                         net (fo=232, routed)         6.635     8.642    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X7Y23         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      9.091     9.091 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.091 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        1.399    10.490    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/clk
    RAMB36_X7Y23                                                      r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    10.490    
                         clock uncertainty           -0.061    10.429    
    RAMB36_X7Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.627     9.802    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  1.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_sym_dec_4byte_i/RX_PE_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.345%)  route 0.127ns (43.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        0.672     0.672    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_sym_dec_4byte_i/user_clk
    SLICE_X44Y205                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_sym_dec_4byte_i/RX_PE_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y205        FDRE (Prop_fdre_C_Q)         0.164     0.836 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_sym_dec_4byte_i/RX_PE_DATA_reg[10]/Q
                         net (fo=3, routed)           0.127     0.963    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/probe0[23]
    SLICE_X42Y204        SRL16E                                       r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        0.947     0.947    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/clk
    SLICE_X42Y204                                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism             -0.238     0.709    
    SLICE_X42Y204        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.892    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform:           { 0 4.5455 }
Period:             9.091
Sources:            { auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060     9.091   3.031  GTPE2_CHANNEL_X0Y4  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854     4.545   3.691  SLICE_X48Y203       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854     4.545   3.691  SLICE_X46Y217       auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_1_i/aurora_8b10b_lane_init_sm_4byte_i/counter3_r_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       58.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.390ns (20.380%)  route 1.524ns (79.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 33.840 - 30.000 ) 
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.795     2.795    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.285     3.080 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.942     4.021    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y232        LUT1 (Prop_lut1_I0_O)        0.105     4.126 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.582     4.708    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X26Y232        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.233    62.233    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    62.310 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.530    63.840    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X26Y232                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.840    
                         clock uncertainty           -0.035    63.804    
    SLICE_X26Y232        FDRE (Setup_fdre_C_R)       -0.352    63.452    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.452    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                 58.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.726ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.959ns  (logic 0.313ns (32.622%)  route 0.646ns (67.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.296ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.318    62.318    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X29Y232                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y232        FDCE (Prop_fdce_C_Q)         0.229    62.547 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.646    63.193    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X29Y233        LUT5 (Prop_lut5_I0_O)        0.084    63.277 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    63.277    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X29Y233        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.572    32.572    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    32.653 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.643    34.296    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X29Y233                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    34.296    
                         clock uncertainty            0.035    34.331    
    SLICE_X29Y233        FDRE (Hold_fdre_C_D)         0.220    34.551    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.551    
                         arrival time                          63.277    
  -------------------------------------------------------------------
                         slack                                 28.726    





---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.123ns  (logic 0.379ns (2.684%)  route 13.744ns (97.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y207                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
    SLICE_X30Y207        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/Q
                         net (fo=233, routed)        13.744    14.123    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/I3[10]
    RAMB36_X2Y22         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    19.510    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  5.387    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  drp_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Path Group:             drp_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        3.077ns  (logic 0.589ns (19.140%)  route 2.488ns (80.860%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205                                     0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, routed)           1.673     2.052    auroraIfc/auroraIntraImport/lane_up_i[0]
    SLICE_X44Y229        LUT4 (Prop_lut4_I3_O)        0.105     2.157 r  auroraIfc/auroraIntraImport/lane_up_i_i_inferred_i_1/O
                         net (fo=3, routed)           0.815     2.972    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in1[0]
    SLICE_X32Y225        LUT3 (Prop_lut3_I2_O)        0.105     3.077 r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.077    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/n_0_probe_in_reg[1]_i_1
    SLICE_X32Y225        FDRE                                         r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    SLICE_X32Y225        FDRE (Setup_fdre_C_D)        0.032     9.123    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.046    





---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.387ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.123ns  (logic 0.379ns (2.684%)  route 13.744ns (97.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y207                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
    SLICE_X30Y207        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/Q
                         net (fo=233, routed)        13.744    14.123    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/I3[10]
    RAMB36_X2Y22         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.490    19.510    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.510    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  5.387    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  init_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        6.046ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Path Group:             init_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        3.077ns  (logic 0.589ns (19.140%)  route 2.488ns (80.860%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y205                                     0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/C
    SLICE_X47Y205        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/aurora_8b10b_aurora_lane_4byte_0_i/aurora_8b10b_lane_init_sm_4byte_i/lane_up_flop_i/Q
                         net (fo=5, routed)           1.673     2.052    auroraIfc/auroraIntraImport/lane_up_i[0]
    SLICE_X44Y229        LUT4 (Prop_lut4_I3_O)        0.105     2.157 r  auroraIfc/auroraIntraImport/lane_up_i_i_inferred_i_1/O
                         net (fo=3, routed)           0.815     2.972    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in1[0]
    SLICE_X32Y225        LUT3 (Prop_lut3_I2_O)        0.105     3.077 r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.077    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/n_0_probe_in_reg[1]_i_1
    SLICE_X32Y225        FDRE                                         r  auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    SLICE_X32Y225        FDRE (Setup_fdre_C_D)        0.032     9.123    auroraIfc/auroraIntraImport/chipscope1.i_vio/inst/PROBE_IN_INST/probe_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  6.046    





---------------------------------------------------------------------------------------------------
From Clock:  drp_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by drp_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i)
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        5.383ns  (logic 0.538ns (9.994%)  route 4.845ns (90.006%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y191                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
    SLICE_X36Y191        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=16, routed)          1.184     1.617    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X59Y181        LUT2 (Prop_lut2_I0_O)        0.105     1.722 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=260, routed)         3.661     5.383    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/trace_read_en
    RAMB36_X6Y14         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.287     8.804    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.421    





---------------------------------------------------------------------------------------------------
From Clock:  init_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by init_clk_i)
  Destination:            auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i)
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (MaxDelay Path 9.091ns)
  Data Path Delay:        5.383ns  (logic 0.538ns (9.994%)  route 4.845ns (90.006%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 9.091ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y191                                     0.000     0.000 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
    SLICE_X36Y191        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=16, routed)          1.184     1.617    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X59Y181        LUT2 (Prop_lut2_I0_O)        0.105     1.722 r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=260, routed)         3.661     5.383    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/trace_read_en
    RAMB36_X6Y14         RAMB36E1                                     r  auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         max delay                    9.091     9.091    
    RAMB36_X6Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.287     8.804    auroraIfc/auroraIntraImport/chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[226].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                  3.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.753ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 0.713ns (15.243%)  route 3.964ns (84.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 33.843 - 30.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.572     2.572    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     2.653 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.648     4.301    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X30Y238                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y238        FDCE (Prop_fdce_C_Q)         0.379     4.680 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.850     5.530    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X31Y238        LUT6 (Prop_lut6_I4_O)        0.105     5.635 f  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_2/O
                         net (fo=11, routed)          1.400     7.035    dbg_hub/inst/U_ICON/U_CMD/n_0_shift_en_i_2
    SLICE_X29Y236        LUT6 (Prop_lut6_I0_O)        0.105     7.140 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          0.690     7.830    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X26Y237        LUT2 (Prop_lut2_I0_O)        0.124     7.954 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.025     8.978    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X23Y232        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.233    32.233    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    32.310 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.533    33.843    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X23Y232                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.417    34.260    
                         clock uncertainty           -0.035    34.225    
    SLICE_X23Y232        FDCE (Recov_fdce_C_CLR)     -0.493    33.732    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.732    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 24.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.889%)  route 0.166ns (54.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.388     1.388    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.414 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.707     2.121    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X19Y235                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y235        FDPE (Prop_fdpe_C_Q)         0.141     2.262 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.166     2.428    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X16Y233        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.571     1.571    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.600 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.981     2.581    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X16Y233                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.447     2.134    
    SLICE_X16Y233        FDCE (Remov_fdce_C_CLR)     -0.067     2.067    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/recvQ/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.091ns  (user_clk_i rise@9.091ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.589ns (20.950%)  route 2.222ns (79.050%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.529ns = ( 10.620 - 9.091 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        1.649     1.649    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/user_clk
    SLICE_X34Y242                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y242        FDRE (Prop_fdre_C_Q)         0.379     2.028 r  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/gt_txresetdone_r3_reg/Q
                         net (fo=1, routed)           0.798     2.826    auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/gt_txresetdone_r3
    SLICE_X34Y227        LUT6 (Prop_lut6_I0_O)        0.105     2.931 f  auroraIfc/auroraIntraImport/aurora_module_i/aurora_8b10b_i/inst/core_reset_logic_i/link_reset_cdc_sync/sys_reset_out_INST_0/O
                         net (fo=20, routed)          0.373     3.304    auroraIfc/auroraIntraImport/system_reset_i
    SLICE_X36Y227        LUT1 (Prop_lut1_I0_O)        0.105     3.409 f  auroraIfc/auroraIntraImport/i_0/O
                         net (fo=300, routed)         1.051     4.461    auroraIfc/recvQ/I2
    SLICE_X35Y238        FDCE                                         f  auroraIfc/recvQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      9.091     9.091 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     9.091 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        1.529    10.620    auroraIfc/recvQ/I1
    SLICE_X35Y238                                                     r  auroraIfc/recvQ/sDeqPtr_reg[0]/C
                         clock pessimism              0.090    10.710    
                         clock uncertainty           -0.061    10.649    
    SLICE_X35Y238        FDCE (Recov_fdce_C_CLR)     -0.331    10.318    auroraIfc/recvQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  5.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.015%)  route 0.123ns (48.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        0.696     0.696    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/I1
    SLICE_X33Y229                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y229        FDRE (Prop_fdre_C_Q)         0.128     0.824 f  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.123     0.947    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/gt_rst_sync
    SLICE_X32Y229        FDPE                                         f  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  auroraIfc/auroraIntraImport/aurora_module_i/clock_module_i/clkout0_buf/O
                         net (fo=2734, routed)        0.969     0.969    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/I1
    SLICE_X32Y229                                                     r  auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.260     0.709    
    SLICE_X32Y229        FDPE (Remov_fdpe_C_PRE)     -0.148     0.561    auroraIfc/auroraIntraImport/aurora_module_i/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.386    





