<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3511" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3511{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3511{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3511{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_3511{left:70px;bottom:700px;letter-spacing:0.13px;}
#t5_3511{left:152px;bottom:700px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3511{left:70px;bottom:676px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t7_3511{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3511{left:70px;bottom:463px;}
#t9_3511{left:96px;bottom:466px;letter-spacing:-0.17px;word-spacing:-0.56px;}
#ta_3511{left:335px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tb_3511{left:96px;bottom:450px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#tc_3511{left:96px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3511{left:96px;bottom:416px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_3511{left:96px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_3511{left:70px;bottom:373px;}
#tg_3511{left:96px;bottom:376px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_3511{left:70px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3511{left:70px;bottom:335px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_3511{left:70px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3511{left:70px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_3511{left:70px;bottom:285px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tm_3511{left:70px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3511{left:70px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_3511{left:70px;bottom:227px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tp_3511{left:70px;bottom:210px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_3511{left:70px;bottom:193px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3511{left:70px;bottom:176px;letter-spacing:-0.33px;}
#ts_3511{left:225px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#tt_3511{left:311px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tu_3511{left:81px;bottom:1063px;letter-spacing:-0.15px;}
#tv_3511{left:148px;bottom:1063px;letter-spacing:-0.12px;}
#tw_3511{left:158px;bottom:1046px;letter-spacing:-0.11px;}
#tx_3511{left:254px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#ty_3511{left:589px;bottom:1063px;letter-spacing:-0.12px;}
#tz_3511{left:89px;bottom:1022px;letter-spacing:-0.16px;}
#t10_3511{left:169px;bottom:1022px;}
#t11_3511{left:241px;bottom:1022px;letter-spacing:-0.14px;}
#t12_3511{left:401px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_3511{left:89px;bottom:998px;letter-spacing:-0.17px;}
#t14_3511{left:169px;bottom:998px;}
#t15_3511{left:255px;bottom:998px;letter-spacing:-0.15px;}
#t16_3511{left:401px;bottom:998px;letter-spacing:-0.11px;}
#t17_3511{left:89px;bottom:973px;letter-spacing:-0.17px;}
#t18_3511{left:169px;bottom:973px;}
#t19_3511{left:236px;bottom:973px;letter-spacing:-0.16px;}
#t1a_3511{left:401px;bottom:973px;letter-spacing:-0.11px;}
#t1b_3511{left:89px;bottom:949px;letter-spacing:-0.16px;}
#t1c_3511{left:169px;bottom:949px;}
#t1d_3511{left:216px;bottom:949px;letter-spacing:-0.15px;}
#t1e_3511{left:401px;bottom:949px;letter-spacing:-0.11px;}
#t1f_3511{left:401px;bottom:932px;letter-spacing:-0.1px;}
#t1g_3511{left:89px;bottom:907px;letter-spacing:-0.18px;}
#t1h_3511{left:169px;bottom:907px;}
#t1i_3511{left:212px;bottom:907px;letter-spacing:-0.16px;}
#t1j_3511{left:275px;bottom:891px;letter-spacing:-0.14px;}
#t1k_3511{left:401px;bottom:907px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_3511{left:664px;bottom:914px;}
#t1m_3511{left:674px;bottom:907px;letter-spacing:-0.11px;}
#t1n_3511{left:401px;bottom:891px;letter-spacing:-0.11px;}
#t1o_3511{left:89px;bottom:866px;letter-spacing:-0.16px;}
#t1p_3511{left:169px;bottom:866px;}
#t1q_3511{left:213px;bottom:866px;letter-spacing:-0.14px;}
#t1r_3511{left:288px;bottom:849px;letter-spacing:-0.16px;}
#t1s_3511{left:401px;bottom:866px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1t_3511{left:798px;bottom:873px;}
#t1u_3511{left:808px;bottom:866px;letter-spacing:-0.12px;}
#t1v_3511{left:401px;bottom:849px;letter-spacing:-0.11px;}
#t1w_3511{left:401px;bottom:833px;letter-spacing:-0.14px;}
#t1x_3511{left:89px;bottom:808px;letter-spacing:-0.17px;}
#t1y_3511{left:169px;bottom:808px;}
#t1z_3511{left:216px;bottom:808px;letter-spacing:-0.15px;}
#t20_3511{left:401px;bottom:808px;letter-spacing:-0.12px;}
#t21_3511{left:71px;bottom:781px;letter-spacing:-0.14px;}
#t22_3511{left:70px;bottom:762px;letter-spacing:-0.13px;}
#t23_3511{left:84px;bottom:762px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_3511{left:324px;bottom:518px;letter-spacing:0.12px;word-spacing:0.02px;}
#t25_3511{left:426px;bottom:518px;letter-spacing:0.15px;word-spacing:0.01px;}
#t26_3511{left:281px;bottom:617px;letter-spacing:-0.25px;}
#t27_3511{left:688px;bottom:617px;}
#t28_3511{left:454px;bottom:594px;letter-spacing:0.11px;}
#t29_3511{left:677px;bottom:617px;}
#t2a_3511{left:370px;bottom:561px;letter-spacing:0.01px;}
#t2b_3511{left:255px;bottom:557px;letter-spacing:0.13px;}

.s1_3511{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3511{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3511{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3511{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3511{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3511{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3511{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3511{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3511{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3511{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3511{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sc_3511{font-size:11px;font-family:Arial_b5v;color:#000;}
.sd_3511{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3511{transform:scaleX(1.039);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3511" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3511Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3511" style="-webkit-user-select: none;"><object width="935" height="1210" data="3511/3511.svg" type="image/svg+xml" id="pdf3511" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3511" class="t s1_3511">Vol. 3B </span><span id="t2_3511" class="t s1_3511">15-21 </span>
<span id="t3_3511" class="t s2_3511">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_3511" class="t s3_3511">15.5.2 </span><span id="t5_3511" class="t s3_3511">Package level Enabling HDC </span>
<span id="t6_3511" class="t s4_3511">The layout of the IA32_PKG_HDC_CTL MSR is shown in Figure 15-16. IA32_PKG_HDC_CTL is a writable MSR from </span>
<span id="t7_3511" class="t s4_3511">any logical processor in a package. The bit fields are described below: </span>
<span id="t8_3511" class="t s5_3511">• </span><span id="t9_3511" class="t s6_3511">HDC_PKG_Enable (bit 0, R/W) </span><span id="ta_3511" class="t s4_3511">— Software sets this bit to enable HDC operation by allowing the processor </span>
<span id="tb_3511" class="t s4_3511">to force to idle all “HDC-allowed” (see Figure 15.5.3) logical processors in the package. Clearing this bit </span>
<span id="tc_3511" class="t s4_3511">disables HDC operation in the package by waking up all the processor cores that were forced into idle by a </span>
<span id="td_3511" class="t s4_3511">previous ‘0’-to-’1’ transition in IA32_PKG_HDC_CTL.HDC_PKG_Enable. This bit is writable only if </span>
<span id="te_3511" class="t s4_3511">CPUID.06H:EAX[bit 13] = 1. Default = zero (0). </span>
<span id="tf_3511" class="t s5_3511">• </span><span id="tg_3511" class="t s4_3511">Bits 63:1 are reserved and must be zero. </span>
<span id="th_3511" class="t s4_3511">After processor support is determined via CPUID, system software can enable HDC operation by setting IA32_PK- </span>
<span id="ti_3511" class="t s4_3511">G_HDC_CTL.HDC_PKG_Enable to 1. At reset, IA32_PKG_HDC_CTL.HDC_PKG_Enable is cleared to 0. A '0'-to-'1' </span>
<span id="tj_3511" class="t s4_3511">transition in HDC_PKG_Enable allows the processor to force to idle all HDC-allowed (indicated by the non-zero </span>
<span id="tk_3511" class="t s4_3511">state of IA32_PM_CTL1[bit 0]) logical processors in the package. A ‘1’-to-’0’ transition wakes up those HDC force- </span>
<span id="tl_3511" class="t s4_3511">idled logical processors. </span>
<span id="tm_3511" class="t s4_3511">Software can enable or disable HDC using this package level control multiple times from any logical processor in </span>
<span id="tn_3511" class="t s4_3511">the package. Note the latency of writing a value to the package-visible IA32_PKG_HDC_CTL.HDC_PKG_Enable is </span>
<span id="to_3511" class="t s4_3511">longer than the latency of a WRMSR operation to a Logical Processor MSR (as opposed to package level MSR) such </span>
<span id="tp_3511" class="t s4_3511">as: IA32_PM_CTL1 (described in Section 15.5.3). Propagation of the change in IA32_PKG_HDC_CTL.HDC_PK- </span>
<span id="tq_3511" class="t s4_3511">G_Enable and reaching all HDC idled logical processor to be woken up may take on the order of core C6 exit </span>
<span id="tr_3511" class="t s4_3511">latency. </span>
<span id="ts_3511" class="t s7_3511">Table 15-3. </span><span id="tt_3511" class="t s7_3511">Architectural and non-Architecture MSRs Related to HDC </span>
<span id="tu_3511" class="t s8_3511">Address </span><span id="tv_3511" class="t s8_3511">Architec </span>
<span id="tw_3511" class="t s8_3511">tural </span>
<span id="tx_3511" class="t s8_3511">Register Name </span><span id="ty_3511" class="t s8_3511">Description </span>
<span id="tz_3511" class="t s9_3511">DB0H </span><span id="t10_3511" class="t s9_3511">Y </span><span id="t11_3511" class="t s9_3511">IA32_PKG_HDC_CTL </span><span id="t12_3511" class="t s9_3511">Package Enable/Disable HDC. </span>
<span id="t13_3511" class="t s9_3511">DB1H </span><span id="t14_3511" class="t s9_3511">Y </span><span id="t15_3511" class="t s9_3511">IA32_PM_CTL1 </span><span id="t16_3511" class="t s9_3511">Per-logical-processor select control to allow/block HDC forced idling. </span>
<span id="t17_3511" class="t s9_3511">DB2H </span><span id="t18_3511" class="t s9_3511">Y </span><span id="t19_3511" class="t s9_3511">IA32_THREAD_STALL </span><span id="t1a_3511" class="t s9_3511">Accumulate stalled cycles on this logical processor due to HDC forced idling. </span>
<span id="t1b_3511" class="t s9_3511">653H </span><span id="t1c_3511" class="t s9_3511">N </span><span id="t1d_3511" class="t s9_3511">MSR_CORE_HDC_RESIDENCY </span><span id="t1e_3511" class="t s9_3511">Core level stalled cycle counter due to HDC forced idling on one or more </span>
<span id="t1f_3511" class="t s9_3511">logical processor. </span>
<span id="t1g_3511" class="t s9_3511">655H </span><span id="t1h_3511" class="t s9_3511">N </span><span id="t1i_3511" class="t s9_3511">MSR_PKG_HDC_SHALLOW_RE </span>
<span id="t1j_3511" class="t s9_3511">SIDENCY </span>
<span id="t1k_3511" class="t s9_3511">Accumulate the cycles the package was in C2 </span>
<span id="t1l_3511" class="t sa_3511">1 </span>
<span id="t1m_3511" class="t s9_3511">state and at least one logical </span>
<span id="t1n_3511" class="t s9_3511">processor was in forced idle </span>
<span id="t1o_3511" class="t s9_3511">656H </span><span id="t1p_3511" class="t s9_3511">N </span><span id="t1q_3511" class="t s9_3511">MSR_PKG_HDC_DEEP_RESIDE </span>
<span id="t1r_3511" class="t s9_3511">NCY </span>
<span id="t1s_3511" class="t s9_3511">Accumulate the cycles the package was in the software specified Cx </span>
<span id="t1t_3511" class="t sa_3511">1 </span>
<span id="t1u_3511" class="t s9_3511">state </span>
<span id="t1v_3511" class="t s9_3511">and at least one logical processor was in forced idle. Cx is specified in </span>
<span id="t1w_3511" class="t s9_3511">MSR_PKG_HDC_CONFIG_CTL. </span>
<span id="t1x_3511" class="t s9_3511">652H </span><span id="t1y_3511" class="t s9_3511">N </span><span id="t1z_3511" class="t s9_3511">MSR_PKG_HDC_CONFIG_CTL </span><span id="t20_3511" class="t s9_3511">HDC configuration controls </span>
<span id="t21_3511" class="t sb_3511">NOTES: </span>
<span id="t22_3511" class="t s9_3511">1. </span><span id="t23_3511" class="t s4_3511">The package “C-states” referred to in this section are processor-specific C-states. </span>
<span id="t24_3511" class="t s7_3511">Figure 15-16. </span><span id="t25_3511" class="t s7_3511">IA32_PKG_HDC_CTL MSR </span>
<span id="t26_3511" class="t sc_3511">63 </span><span id="t27_3511" class="t sc_3511">0 </span>
<span id="t28_3511" class="t sd_3511">Reserved </span>
<span id="t29_3511" class="t sc_3511">1 </span>
<span id="t2a_3511" class="t v0_3511 sd_3511">HDC_PKG_Enable </span>
<span id="t2b_3511" class="t sd_3511">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
