{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648833146596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648833146596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 01 11:12:26 2022 " "Processing started: Fri Apr 01 11:12:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648833146596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648833146596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mul8c -c mul8c " "Command: quartus_map --read_settings_files=on --write_settings_files=off mul8c -c mul8c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648833146596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648833146980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648833146980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/shacc.sv/shacc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leonel/documents/utm/semestre4/computoreconfigurable/quartus/shacc.sv/shacc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shacc " "Found entity 1: shacc" {  } { { "../shacc.sv/shacc.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/shacc.sv/shacc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648833154070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648833154070 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mul8c.sv(18) " "Verilog HDL Module Instantiation warning at mul8c.sv(18): ignored dangling comma in List of Port Connections" {  } { { "mul8c.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mul8c/mul8c.sv" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1648833154070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul8c.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul8c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul8c " "Found entity 1: mul8c" {  } { { "mul8c.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mul8c/mul8c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648833154070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648833154070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_16 " "Found entity 1: mux2_16" {  } { { "mux2_16.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mul8c/mux2_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648833154070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648833154070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acc0 mul8c.sv(6) " "Verilog HDL Implicit Net warning at mul8c.sv(6): created implicit net for \"acc0\"" {  } { { "mul8c.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mul8c/mul8c.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648833154070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul8c " "Elaborating entity \"mul8c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648833154121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 mul8c.sv(6) " "Verilog HDL assignment warning at mul8c.sv(6): truncated value with size 16 to match size of target (1)" {  } { { "mul8c.sv" "" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mul8c/mul8c.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648833154124 "|mul8c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shacc shacc:x0 " "Elaborating entity \"shacc\" for hierarchy \"shacc:x0\"" {  } { { "mul8c.sv" "x0" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/mul8c/mul8c.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648833154165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_16 shacc:x0\|mux2_16:M " "Elaborating entity \"mux2_16\" for hierarchy \"shacc:x0\|mux2_16:M\"" {  } { { "../shacc.sv/shacc.sv" "M" { Text "C:/Users/Leonel/Documents/UTM/Semestre4/ComputoReconfigurable/Quartus/shacc.sv/shacc.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648833154174 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648833154662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648833154771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648833155229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648833155229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648833155384 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648833155384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648833155384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648833155384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648833155396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 01 11:12:35 2022 " "Processing ended: Fri Apr 01 11:12:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648833155396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648833155396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648833155396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648833155396 ""}
