// Seed: 2772945322
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5
);
  assign id_1 = {1'b0{id_5 == id_4 + 1'h0}};
  logic id_6;
endmodule
