{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733497593506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733497593518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 16:06:33 2024 " "Processing started: Fri Dec 06 16:06:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733497593518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497593518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497593519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733497604269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733497604270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/dma_platform.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_platform-rtl " "Found design unit 1: dma_platform-rtl" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619331 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_platform " "Found entity 1: dma_platform" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/dma_platform_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_platform_rst_controller-rtl " "Found design unit 1: dma_platform_rst_controller-rtl" {  } { { "dma_platform/synthesis/dma_platform_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619338 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_rst_controller " "Found entity 1: dma_platform_rst_controller" {  } { { "dma_platform/synthesis/dma_platform_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/dma_platform_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_platform_rst_controller_001-rtl " "Found design unit 1: dma_platform_rst_controller_001-rtl" {  } { { "dma_platform/synthesis/dma_platform_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619346 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_rst_controller_001 " "Found entity 1: dma_platform_rst_controller_001" {  } { { "dma_platform/synthesis/dma_platform_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dma_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dma_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_irq_mapper " "Found entity 1: dma_platform_irq_mapper" {  } { { "dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_3 " "Found entity 1: dma_platform_mm_interconnect_3" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dma_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_2 " "Found entity 1: dma_platform_mm_interconnect_2" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1 " "Found entity 1: dma_platform_mm_interconnect_1" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_avalon_st_adapter " "Found entity 1: dma_platform_mm_interconnect_1_avalon_st_adapter" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_rsp_mux " "Found entity 1: dma_platform_mm_interconnect_1_rsp_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619442 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_rsp_demux " "Found entity 1: dma_platform_mm_interconnect_1_rsp_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_cmd_mux " "Found entity 1: dma_platform_mm_interconnect_1_cmd_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_cmd_demux " "Found entity 1: dma_platform_mm_interconnect_1_cmd_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619494 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619494 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619494 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619494 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "dma_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "dma_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619574 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_router_002_default_decode " "Found entity 1: dma_platform_mm_interconnect_1_router_002_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619595 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_1_router_002 " "Found entity 2: dma_platform_mm_interconnect_1_router_002" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_1_router_default_decode " "Found entity 1: dma_platform_mm_interconnect_1_router_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619604 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_1_router " "Found entity 2: dma_platform_mm_interconnect_1_router" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0 " "Found entity 1: dma_platform_mm_interconnect_0" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: dma_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_rsp_mux " "Found entity 1: dma_platform_mm_interconnect_0_rsp_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_rsp_demux " "Found entity 1: dma_platform_mm_interconnect_0_rsp_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_cmd_mux " "Found entity 1: dma_platform_mm_interconnect_0_cmd_mux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_cmd_demux " "Found entity 1: dma_platform_mm_interconnect_0_cmd_demux" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619703 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_router_004_default_decode " "Found entity 1: dma_platform_mm_interconnect_0_router_004_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619715 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_0_router_004 " "Found entity 2: dma_platform_mm_interconnect_0_router_004" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: dma_platform_mm_interconnect_0_router_002_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619726 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_0_router_002 " "Found entity 2: dma_platform_mm_interconnect_0_router_002" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel dma_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel dma_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at dma_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733497619731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_mm_interconnect_0_router_default_decode " "Found entity 1: dma_platform_mm_interconnect_0_router_default_decode" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619736 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_mm_interconnect_0_router " "Found entity 2: dma_platform_mm_interconnect_0_router" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "dma_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_System_PLL " "Found entity 1: dma_platform_System_PLL" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_System_PLL_sys_pll " "Found entity 1: dma_platform_System_PLL_sys_pll" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_SDRAM_input_efifo_module " "Found entity 1: dma_platform_SDRAM_input_efifo_module" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619784 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_SDRAM " "Found entity 2: dma_platform_SDRAM" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619784 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dma_platform_SDRAM_test_component.v(236) " "Verilog HDL warning at dma_platform_SDRAM_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733497619792 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dma_platform_SDRAM_test_component.v(237) " "Verilog HDL warning at dma_platform_SDRAM_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733497619792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_SDRAM_test_component_ram_module " "Found entity 1: dma_platform_SDRAM_test_component_ram_module" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619798 ""} { "Info" "ISGN_ENTITY_NAME" "2 dma_platform_SDRAM_test_component " "Found entity 2: dma_platform_SDRAM_test_component" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_change_detection_stream_to_mem_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_change_detection_stream_to_mem_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_Change_Detection_Stream_to_Mem_DMA " "Found entity 1: dma_platform_Change_Detection_Stream_to_Mem_DMA" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_change_detection_mem_to_stream_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_change_detection_mem_to_stream_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_Change_Detection_Mem_to_Stream_DMA " "Found entity 1: dma_platform_Change_Detection_Mem_to_Stream_DMA" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/anomaly_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dma_platform/synthesis/submodules/anomaly_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection-rtl " "Found design unit 1: anomaly_detection-rtl" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619861 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection " "Found entity 1: anomaly_detection" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS " "Found entity 1: dma_platform_ARM_A9_HPS" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS_hps_io " "Found entity 1: dma_platform_ARM_A9_HPS_hps_io" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497619998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497619998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "dma_platform/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS_hps_io_border " "Found entity 1: dma_platform_ARM_A9_HPS_hps_io_border" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dma_platform_ARM_A9_HPS_fpga_interfaces " "Found entity 1: dma_platform_ARM_A9_HPS_fpga_interfaces" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anomaly_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anomaly_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection-rtl " "Found design unit 1: anomaly_detection-rtl" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620184 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection " "Found entity 1: anomaly_detection" {  } { { "anomaly_detection.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_row-SYN " "Found design unit 1: bram_row-SYN" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620192 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_row " "Found entity 1: bram_row" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram_histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram_histogram-SYN " "Found design unit 1: bram_histogram-SYN" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620199 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram_histogram " "Found entity 1: bram_histogram" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/hist_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/hist_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hist_tb-test " "Found design unit 1: hist_tb-test" {  } { { "tb/hist_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/hist_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620207 ""} { "Info" "ISGN_ENTITY_NAME" "1 hist_tb " "Found entity 1: hist_tb" {  } { { "tb/hist_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/hist_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threshold_cdf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threshold_cdf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threshold_cdf-rtl " "Found design unit 1: threshold_cdf-rtl" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620216 ""} { "Info" "ISGN_ENTITY_NAME" "1 threshold_cdf " "Found entity 1: threshold_cdf" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 histogram-rtl " "Found design unit 1: histogram-rtl" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620224 ""} { "Info" "ISGN_ENTITY_NAME" "1 histogram " "Found entity 1: histogram" {  } { { "histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scan_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_image-rtl " "Found design unit 1: scan_image-rtl" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620231 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_image " "Found entity 1: scan_image" {  } { { "scan_image.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620238 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/anomaly_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/anomaly_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anomaly_detection_tb-tb " "Found design unit 1: anomaly_detection_tb-tb" {  } { { "tb/anomaly_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620246 ""} { "Info" "ISGN_ENTITY_NAME" "1 anomaly_detection_tb " "Found entity 1: anomaly_detection_tb" {  } { { "tb/anomaly_tb.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497620246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620246 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620256 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(318) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733497620330 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(328) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733497620330 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(338) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733497620330 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "dma_platform_SDRAM.v(682) " "Verilog HDL or VHDL warning at dma_platform_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733497620333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dma_platform " "Elaborating entity \"dma_platform\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733497620506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_ARM_A9_HPS dma_platform_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"dma_platform_ARM_A9_HPS\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "arm_a9_hps" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_ARM_A9_HPS_fpga_interfaces dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"dma_platform_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_ARM_A9_HPS_hps_io dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"dma_platform_ARM_A9_HPS_hps_io\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" "hps_io" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_ARM_A9_HPS_hps_io_border dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"dma_platform_ARM_A9_HPS_hps_io_border\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v" "border" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "dma_platform/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497620950 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "dma_platform/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733497620951 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497620976 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497620981 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621060 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1733497621065 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497621067 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1733497621077 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733497621077 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497621199 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497621199 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621226 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733497621239 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733497621239 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733497621240 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733497621240 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497621940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497621940 ""}  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733497621940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497622045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497622045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497622053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497622096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497622124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497622155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497622527 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1733497622529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497622550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497622607 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497622607 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497622609 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497622609 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497622609 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497622609 "|dma_platform|dma_platform_ARM_A9_HPS:arm_a9_hps|dma_platform_ARM_A9_HPS_hps_io:hps_io|dma_platform_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"dma_platform_ARM_A9_HPS:arm_a9_hps\|dma_platform_ARM_A9_HPS_hps_io:hps_io\|dma_platform_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "dma_platform/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anomaly_detection anomaly_detection:anomaly_detection_module " "Elaborating entity \"anomaly_detection\" for hierarchy \"anomaly_detection:anomaly_detection_module\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "anomaly_detection_module" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histogram anomaly_detection:anomaly_detection_module\|histogram:HIST " "Elaborating entity \"histogram\" for hierarchy \"anomaly_detection:anomaly_detection_module\|histogram:HIST\"" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "HIST" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_histogram anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM " "Elaborating entity \"bram_histogram\" for hierarchy \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\"" {  } { { "histogram.vhd" "BRAM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_histogram.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497623530 ""}  } { { "bram_histogram.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733497623530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2v3 " "Found entity 1: altsyncram_l2v3" {  } { { "db/altsyncram_l2v3.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497623688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497623688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2v3 anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated " "Elaborating entity \"altsyncram_l2v3\" for hierarchy \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497623891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497623891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_l2v3.tdf" "decode2" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497623904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497624009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|mux_chb:mux3 " "Elaborating entity \"mux_chb\" for hierarchy \"anomaly_detection:anomaly_detection_module\|histogram:HIST\|bram_histogram:BRAM\|altsyncram:altsyncram_component\|altsyncram_l2v3:auto_generated\|mux_chb:mux3\"" {  } { { "db/altsyncram_l2v3.tdf" "mux3" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_l2v3.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram_row anomaly_detection:anomaly_detection_module\|bram_row:BRAM " "Elaborating entity \"bram_row\" for hierarchy \"anomaly_detection:anomaly_detection_module\|bram_row:BRAM\"" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "BRAM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_row.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component\"" {  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 500 " "Parameter \"numwords_a\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497624179 ""}  } { { "bram_row.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733497624179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ov3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ov3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ov3 " "Found entity 1: altsyncram_2ov3" {  } { { "db/altsyncram_2ov3.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_2ov3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497624299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ov3 anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component\|altsyncram_2ov3:auto_generated " "Elaborating entity \"altsyncram_2ov3\" for hierarchy \"anomaly_detection:anomaly_detection_module\|bram_row:BRAM\|altsyncram:altsyncram_component\|altsyncram_2ov3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threshold_cdf anomaly_detection:anomaly_detection_module\|threshold_cdf:THRS " "Elaborating entity \"threshold_cdf\" for hierarchy \"anomaly_detection:anomaly_detection_module\|threshold_cdf:THRS\"" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "THRS" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cumulative_sum threshold_cdf.vhd(28) " "Verilog HDL or VHDL warning at threshold_cdf.vhd(28): object \"cumulative_sum\" assigned a value but never read" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497624362 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thrs_en threshold_cdf.vhd(60) " "VHDL Process Statement warning at threshold_cdf.vhd(60): signal \"thrs_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733497624363 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in threshold_cdf.vhd(61) " "VHDL Process Statement warning at threshold_cdf.vhd(61): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733497624363 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cumulative threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"cumulative\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733497624364 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outlayer threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"outlayer\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733497624364 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thrs_sig threshold_cdf.vhd(51) " "VHDL Process Statement warning at threshold_cdf.vhd(51): inferring latch(es) for signal or variable \"thrs_sig\", which holds its previous value in one or more paths through the process" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733497624364 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thrs_sig threshold_cdf.vhd(51) " "Inferred latch for \"thrs_sig\" at threshold_cdf.vhd(51)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624367 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outlayer threshold_cdf.vhd(51) " "Inferred latch for \"outlayer\" at threshold_cdf.vhd(51)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624367 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[0\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[0\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624367 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[1\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[1\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624367 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[2\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[2\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624367 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[3\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[3\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[4\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[4\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[5\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[5\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[6\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[6\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[7\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[7\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[8\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[8\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[9\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[9\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[10\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[10\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[11\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[11\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[12\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[12\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[13\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[13\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624368 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[14\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[14\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[15\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[15\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[16\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[16\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[17\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[17\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[18\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[18\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[19\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[19\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[20\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[20\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[21\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[21\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[22\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[22\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[23\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[23\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[24\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[24\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624369 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[25\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[25\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[26\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[26\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[27\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[27\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[28\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[28\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[29\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[29\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[30\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[30\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative\[31\] threshold_cdf.vhd(56) " "Inferred latch for \"cumulative\[31\]\" at threshold_cdf.vhd(56)" {  } { { "threshold_cdf.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624370 "|dma_platform|anomaly_detection:anomaly_detection_module|threshold_cdf:THRS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_image anomaly_detection:anomaly_detection_module\|scan_image:SCAN " "Elaborating entity \"scan_image\" for hierarchy \"anomaly_detection:anomaly_detection_module\|scan_image:SCAN\"" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "SCAN" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm anomaly_detection:anomaly_detection_module\|control_fsm:FSM " "Elaborating entity \"control_fsm\" for hierarchy \"anomaly_detection:anomaly_detection_module\|control_fsm:FSM\"" {  } { { "dma_platform/synthesis/submodules/anomaly_detection.vhd" "FSM" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624424 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_fsm.vhd(93) " "VHDL Process Statement warning at control_fsm.vhd(93): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733497624426 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hist_rst control_fsm.vhd(141) " "VHDL Process Statement warning at control_fsm.vhd(141): inferring latch(es) for signal or variable \"hist_rst\", which holds its previous value in one or more paths through the process" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 141 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733497624427 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hist_rst control_fsm.vhd(141) " "Inferred latch for \"hist_rst\" at control_fsm.vhd(141)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 141 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624428 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HOLD control_fsm.vhd(93) " "Inferred latch for \"next_state.HOLD\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624428 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SCAN control_fsm.vhd(93) " "Inferred latch for \"next_state.SCAN\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624428 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.THRESHOLD control_fsm.vhd(93) " "Inferred latch for \"next_state.THRESHOLD\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624428 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RECEIVE control_fsm.vhd(93) " "Inferred latch for \"next_state.RECEIVE\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624428 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE control_fsm.vhd(93) " "Inferred latch for \"next_state.IDLE\" at control_fsm.vhd(93)" {  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497624428 "|dma_platform|anomaly_detection:anomaly_detection_module|control_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_Change_Detection_Mem_to_Stream_DMA dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma " "Elaborating entity \"dma_platform_Change_Detection_Mem_to_Stream_DMA\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "change_detection_mem_to_stream_dma" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dma_platform_Change_Detection_Mem_to_Stream_DMA.v(165) " "Verilog HDL assignment warning at dma_platform_Change_Detection_Mem_to_Stream_DMA.v(165): truncated value with size 32 to match size of target (18)" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497624456 "|dma_platform|dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497624486 "|dma_platform|dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497624486 "|dma_platform|dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "From_Memory_to_Stream" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497624525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497625024 ""}  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733497625024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/scfifo_9bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/scfifo_9bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3i1 " "Found entity 1: altsyncram_v3i1" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_v3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3i1 dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram " "Elaborating entity \"altsyncram_v3i1\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u2a1.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_u2a1.tdf" "three_comparison" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u2a1.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_u2a1.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497625860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497625860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_u2a1.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans altera_up_avalon_video_dma_ctrl_addr_trans:change_detection_mem_to_stream_translator " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"altera_up_avalon_video_dma_ctrl_addr_trans:change_detection_mem_to_stream_translator\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "change_detection_mem_to_stream_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_Change_Detection_Stream_to_Mem_DMA dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma " "Elaborating entity \"dma_platform_Change_Detection_Stream_to_Mem_DMA\" for hierarchy \"dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "change_detection_stream_to_mem_dma" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dma_platform_Change_Detection_Stream_to_Mem_DMA.v(161) " "Verilog HDL assignment warning at dma_platform_Change_Detection_Stream_to_Mem_DMA.v(161): truncated value with size 32 to match size of target (18)" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497625952 "|dma_platform|dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" "DMA_Control_Slave" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497625978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497625979 "|dma_platform|dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733497625979 "|dma_platform|dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" "From_Stream_to_Memory" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_SDRAM dma_platform_SDRAM:sdram " "Elaborating entity \"dma_platform_SDRAM\" for hierarchy \"dma_platform_SDRAM:sdram\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "sdram" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_SDRAM_input_efifo_module dma_platform_SDRAM:sdram\|dma_platform_SDRAM_input_efifo_module:the_dma_platform_SDRAM_input_efifo_module " "Elaborating entity \"dma_platform_SDRAM_input_efifo_module\" for hierarchy \"dma_platform_SDRAM:sdram\|dma_platform_SDRAM_input_efifo_module:the_dma_platform_SDRAM_input_efifo_module\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_SDRAM.v" "the_dma_platform_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_System_PLL dma_platform_System_PLL:system_pll " "Elaborating entity \"dma_platform_System_PLL\" for hierarchy \"dma_platform_System_PLL:system_pll\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "system_pll" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_System_PLL_sys_pll dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll " "Elaborating entity \"dma_platform_System_PLL_sys_pll\" for hierarchy \"dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL.v" "sys_pll" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626368 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733497626397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497626414 ""}  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733497626414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal dma_platform_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"dma_platform_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_System_PLL.v" "reset_from_locked" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0 dma_platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dma_platform_mm_interconnect_0\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:change_detection_mem_to_stream_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:change_detection_mem_to_stream_dma_avalon_dma_master_translator\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "change_detection_mem_to_stream_dma_avalon_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:change_detection_stream_to_mem_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:change_detection_stream_to_mem_dma_avalon_dma_master_translator\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "change_detection_stream_to_mem_dma_avalon_dma_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:change_detection_mem_to_stream_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:change_detection_mem_to_stream_dma_avalon_dma_master_agent\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "change_detection_mem_to_stream_dma_avalon_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:change_detection_stream_to_mem_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:change_detection_stream_to_mem_dma_avalon_dma_master_agent\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "change_detection_stream_to_mem_dma_avalon_dma_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497626984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_router dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router:router " "Elaborating entity \"dma_platform_mm_interconnect_0_router\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router:router\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_router_default_decode dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router:router\|dma_platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"dma_platform_mm_interconnect_0_router_default_decode\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router:router\|dma_platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_router_002 dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"dma_platform_mm_interconnect_0_router_002\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_002:router_002\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_router_002_default_decode dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_002:router_002\|dma_platform_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"dma_platform_mm_interconnect_0_router_002_default_decode\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_002:router_002\|dma_platform_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_router_004 dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"dma_platform_mm_interconnect_0_router_004\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_004:router_004\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_router_004_default_decode dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_004:router_004\|dma_platform_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"dma_platform_mm_interconnect_0_router_004_default_decode\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_router_004:router_004\|dma_platform_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_cmd_demux dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"dma_platform_mm_interconnect_0_cmd_demux\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_cmd_mux dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"dma_platform_mm_interconnect_0_cmd_mux\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_rsp_demux dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"dma_platform_mm_interconnect_0_rsp_demux\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_rsp_mux dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"dma_platform_mm_interconnect_0_rsp_mux\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497627929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497627945 "|dma_platform|dma_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497627947 "|dma_platform|dma_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733497627947 "|dma_platform|dma_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628067 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733497628092 "|dma_platform|dma_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733497628092 "|dma_platform|dma_platform_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_avalon_st_adapter dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"dma_platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v" 1554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"dma_platform_mm_interconnect_0:mm_interconnect_0\|dma_platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1 dma_platform_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"dma_platform_mm_interconnect_1\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "mm_interconnect_1" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:change_detection_mem_to_stream_translator_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:change_detection_mem_to_stream_translator_slave_translator\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "change_detection_mem_to_stream_translator_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:change_detection_mem_to_stream_translator_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:change_detection_mem_to_stream_translator_slave_agent\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "change_detection_mem_to_stream_translator_slave_agent" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:change_detection_mem_to_stream_translator_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:change_detection_mem_to_stream_translator_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:change_detection_mem_to_stream_translator_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:change_detection_mem_to_stream_translator_slave_agent_rsp_fifo\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "change_detection_mem_to_stream_translator_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:change_detection_mem_to_stream_translator_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:change_detection_mem_to_stream_translator_slave_agent_rdata_fifo\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "change_detection_mem_to_stream_translator_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_router dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router:router " "Elaborating entity \"dma_platform_mm_interconnect_1_router\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router:router\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_router_default_decode dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router:router\|dma_platform_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"dma_platform_mm_interconnect_1_router_default_decode\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router:router\|dma_platform_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_router_002 dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"dma_platform_mm_interconnect_1_router_002\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router_002:router_002\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "router_002" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_router_002_default_decode dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router_002:router_002\|dma_platform_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"dma_platform_mm_interconnect_1_router_002_default_decode\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_router_002:router_002\|dma_platform_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "change_detection_mem_to_stream_translator_slave_burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497628956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:change_detection_mem_to_stream_translator_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_cmd_demux dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"dma_platform_mm_interconnect_1_cmd_demux\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_cmd_mux dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"dma_platform_mm_interconnect_1_cmd_mux\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_rsp_demux dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"dma_platform_mm_interconnect_1_rsp_demux\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_rsp_mux dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"dma_platform_mm_interconnect_1_rsp_mux\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_avalon_st_adapter dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"dma_platform_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0 dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"dma_platform_mm_interconnect_1:mm_interconnect_1\|dma_platform_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_2 dma_platform_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"dma_platform_mm_interconnect_2\" for hierarchy \"dma_platform_mm_interconnect_2:mm_interconnect_2\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "mm_interconnect_2" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dma_platform_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:change_detection_mem_to_stream_translator_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dma_platform_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:change_detection_mem_to_stream_translator_master_translator\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" "change_detection_mem_to_stream_translator_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dma_platform_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:change_detection_mem_to_stream_dma_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dma_platform_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:change_detection_mem_to_stream_dma_avalon_dma_control_slave_translator\"" {  } { { "dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" "change_detection_mem_to_stream_dma_avalon_dma_control_slave_translator" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_mm_interconnect_3 dma_platform_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"dma_platform_mm_interconnect_3\" for hierarchy \"dma_platform_mm_interconnect_3:mm_interconnect_3\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "mm_interconnect_3" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_irq_mapper dma_platform_irq_mapper:irq_mapper " "Elaborating entity \"dma_platform_irq_mapper\" for hierarchy \"dma_platform_irq_mapper:irq_mapper\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "irq_mapper" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_rst_controller dma_platform_rst_controller:rst_controller " "Elaborating entity \"dma_platform_rst_controller\" for hierarchy \"dma_platform_rst_controller:rst_controller\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629800 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req dma_platform_rst_controller.vhd(55) " "VHDL Signal Declaration warning at dma_platform_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dma_platform/synthesis/dma_platform_rst_controller.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733497629801 "|dma_platform|dma_platform_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dma_platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dma_platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "dma_platform/synthesis/dma_platform_rst_controller.vhd" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dma_platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dma_platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dma_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dma_platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dma_platform_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dma_platform/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_platform_rst_controller_001 dma_platform_rst_controller_001:rst_controller_001 " "Elaborating entity \"dma_platform_rst_controller_001\" for hierarchy \"dma_platform_rst_controller_001:rst_controller_001\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629876 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req dma_platform_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at dma_platform_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dma_platform/synthesis/dma_platform_rst_controller_001.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733497629878 "|dma_platform|dma_platform_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dma_platform_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dma_platform_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "dma_platform/synthesis/dma_platform_rst_controller_001.vhd" "rst_controller_001" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497629895 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_v3i1.tdf" 517 2 0 } } { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 45 2 0 } } { "db/scfifo_9bg1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/scfifo_9bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 245 0 0 } } { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497633016 "|dma_platform|dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_v3i1.tdf" 547 2 0 } } { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 45 2 0 } } { "db/scfifo_9bg1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/scfifo_9bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v" 245 0 0 } } { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1119 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497633016 "|dma_platform|dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1733497633016 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"dma_platform_System_PLL:system_pll\|dma_platform_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v" 88 0 0 } } { "dma_platform/synthesis/submodules/dma_platform_System_PLL.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL.v" 25 0 0 } } { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 1233 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497633016 "|dma_platform|dma_platform_System_PLL:system_pll|dma_platform_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1733497633016 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1733497633016 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733497637460 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733497637460 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733497637460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497637545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dma_platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733497637545 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733497637545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733497637668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733497637668 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733497639069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.SCAN_291 " "Latch anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.SCAN_291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\|stream_ready " "Ports D and ENA on the latch are fed by the same signal dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\|stream_ready" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733497639393 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733497639393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.IDLE_345 " "Latch anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.IDLE_345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\|stream_ready " "Ports D and ENA on the latch are fed by the same signal dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\|stream_ready" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733497639394 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733497639394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.RECEIVE_327 " "Latch anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.RECEIVE_327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|empty_dff " "Ports D and ENA on the latch are fed by the same signal dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|empty_dff" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 46 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733497639394 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733497639394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.HOLD_273 " "Latch anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.HOLD_273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\|stream_ready " "Ports D and ENA on the latch are fed by the same signal dma_platform_Change_Detection_Stream_to_Mem_DMA:change_detection_stream_to_mem_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\|stream_ready" {  } { { "dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733497639394 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733497639394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.THRESHOLD_309 " "Latch anomaly_detection:anomaly_detection_module\|control_fsm:FSM\|next_state.THRESHOLD_309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|empty_dff " "Ports D and ENA on the latch are fed by the same signal dma_platform_Change_Detection_Mem_to_Stream_DMA:change_detection_mem_to_stream_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|empty_dff" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/db/a_dpfifo_u2a1.tdf" 46 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733497639394 ""}  } { { "control_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd" 93 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733497639394 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO37~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO37~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO44~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO44~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733497643119 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733497643119 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "dma_platform/synthesis/dma_platform.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733497643123 "|dma_platform|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733497643123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733497643572 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "548 " "548 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733497646030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "dma_platform_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"dma_platform_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 2860