library ieee;
use ieee.std_logic_1164.all;

library work;
use work.globals.all;


entity EXStage is
  port(clk: in std_logic;
       EXSigs: in t_EXSigs;
       op: in t_ALU_OP;
       EXData: out t_EXData
       -- *** FWD UNIT SIGNALS HERE ***
       );
end entity EXStage;

architecture behavior of EXStage is

begin
  EXData.result <= EXSigs.oprnd_1 when EXSigs.use_immediate = '0' else EXSigs.immediate;
end behavior;
