-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "09/19/2025 11:33:36"

-- 
-- Device: Altera EP4CGX22CF19C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	regfile IS
    PORT (
	i_clk : IN std_logic;
	i_reset : IN std_logic;
	i_rs1_addr : IN std_logic_vector(4 DOWNTO 0);
	i_rs2_addr : IN std_logic_vector(4 DOWNTO 0);
	o_rs1_data : OUT std_logic_vector(31 DOWNTO 0);
	o_rs2_data : OUT std_logic_vector(31 DOWNTO 0);
	i_rd_addr : IN std_logic_vector(4 DOWNTO 0);
	i_rd_data : IN std_logic_vector(31 DOWNTO 0);
	i_rd_wren : IN std_logic
	);
END regfile;

-- Design Ports Information
-- o_rs1_data[0]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[4]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[5]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[7]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[8]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[11]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[12]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[14]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[15]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[16]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[17]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[18]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[19]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[20]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[21]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[22]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[23]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[24]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[25]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[26]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[27]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[28]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[29]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[30]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs1_data[31]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[2]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[3]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[5]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[9]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[11]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[12]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[13]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[14]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[15]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[16]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[17]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[18]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[19]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[20]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[21]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[22]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[23]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[24]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[25]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[26]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[27]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[28]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[29]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[30]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_rs2_data[31]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs1_addr[3]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs1_addr[2]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs1_addr[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs1_addr[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs1_addr[4]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs2_addr[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs2_addr[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs2_addr[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs2_addr[0]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rs2_addr[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_reset	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_addr[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_addr[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_addr[1]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_wren	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_addr[2]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_addr[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[1]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[2]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[3]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[4]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[8]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[11]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[13]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[14]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[15]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[16]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[17]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[18]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[19]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[21]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[22]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[23]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[24]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[25]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[26]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[27]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[28]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[29]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[30]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rd_data[31]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF regfile IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_clk : std_logic;
SIGNAL ww_i_reset : std_logic;
SIGNAL ww_i_rs1_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_i_rs2_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_o_rs1_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_o_rs2_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i_rd_addr : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_i_rd_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_i_rd_wren : std_logic;
SIGNAL \i_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \o_rs1_data[0]~output_o\ : std_logic;
SIGNAL \o_rs1_data[1]~output_o\ : std_logic;
SIGNAL \o_rs1_data[2]~output_o\ : std_logic;
SIGNAL \o_rs1_data[3]~output_o\ : std_logic;
SIGNAL \o_rs1_data[4]~output_o\ : std_logic;
SIGNAL \o_rs1_data[5]~output_o\ : std_logic;
SIGNAL \o_rs1_data[6]~output_o\ : std_logic;
SIGNAL \o_rs1_data[7]~output_o\ : std_logic;
SIGNAL \o_rs1_data[8]~output_o\ : std_logic;
SIGNAL \o_rs1_data[9]~output_o\ : std_logic;
SIGNAL \o_rs1_data[10]~output_o\ : std_logic;
SIGNAL \o_rs1_data[11]~output_o\ : std_logic;
SIGNAL \o_rs1_data[12]~output_o\ : std_logic;
SIGNAL \o_rs1_data[13]~output_o\ : std_logic;
SIGNAL \o_rs1_data[14]~output_o\ : std_logic;
SIGNAL \o_rs1_data[15]~output_o\ : std_logic;
SIGNAL \o_rs1_data[16]~output_o\ : std_logic;
SIGNAL \o_rs1_data[17]~output_o\ : std_logic;
SIGNAL \o_rs1_data[18]~output_o\ : std_logic;
SIGNAL \o_rs1_data[19]~output_o\ : std_logic;
SIGNAL \o_rs1_data[20]~output_o\ : std_logic;
SIGNAL \o_rs1_data[21]~output_o\ : std_logic;
SIGNAL \o_rs1_data[22]~output_o\ : std_logic;
SIGNAL \o_rs1_data[23]~output_o\ : std_logic;
SIGNAL \o_rs1_data[24]~output_o\ : std_logic;
SIGNAL \o_rs1_data[25]~output_o\ : std_logic;
SIGNAL \o_rs1_data[26]~output_o\ : std_logic;
SIGNAL \o_rs1_data[27]~output_o\ : std_logic;
SIGNAL \o_rs1_data[28]~output_o\ : std_logic;
SIGNAL \o_rs1_data[29]~output_o\ : std_logic;
SIGNAL \o_rs1_data[30]~output_o\ : std_logic;
SIGNAL \o_rs1_data[31]~output_o\ : std_logic;
SIGNAL \o_rs2_data[0]~output_o\ : std_logic;
SIGNAL \o_rs2_data[1]~output_o\ : std_logic;
SIGNAL \o_rs2_data[2]~output_o\ : std_logic;
SIGNAL \o_rs2_data[3]~output_o\ : std_logic;
SIGNAL \o_rs2_data[4]~output_o\ : std_logic;
SIGNAL \o_rs2_data[5]~output_o\ : std_logic;
SIGNAL \o_rs2_data[6]~output_o\ : std_logic;
SIGNAL \o_rs2_data[7]~output_o\ : std_logic;
SIGNAL \o_rs2_data[8]~output_o\ : std_logic;
SIGNAL \o_rs2_data[9]~output_o\ : std_logic;
SIGNAL \o_rs2_data[10]~output_o\ : std_logic;
SIGNAL \o_rs2_data[11]~output_o\ : std_logic;
SIGNAL \o_rs2_data[12]~output_o\ : std_logic;
SIGNAL \o_rs2_data[13]~output_o\ : std_logic;
SIGNAL \o_rs2_data[14]~output_o\ : std_logic;
SIGNAL \o_rs2_data[15]~output_o\ : std_logic;
SIGNAL \o_rs2_data[16]~output_o\ : std_logic;
SIGNAL \o_rs2_data[17]~output_o\ : std_logic;
SIGNAL \o_rs2_data[18]~output_o\ : std_logic;
SIGNAL \o_rs2_data[19]~output_o\ : std_logic;
SIGNAL \o_rs2_data[20]~output_o\ : std_logic;
SIGNAL \o_rs2_data[21]~output_o\ : std_logic;
SIGNAL \o_rs2_data[22]~output_o\ : std_logic;
SIGNAL \o_rs2_data[23]~output_o\ : std_logic;
SIGNAL \o_rs2_data[24]~output_o\ : std_logic;
SIGNAL \o_rs2_data[25]~output_o\ : std_logic;
SIGNAL \o_rs2_data[26]~output_o\ : std_logic;
SIGNAL \o_rs2_data[27]~output_o\ : std_logic;
SIGNAL \o_rs2_data[28]~output_o\ : std_logic;
SIGNAL \o_rs2_data[29]~output_o\ : std_logic;
SIGNAL \o_rs2_data[30]~output_o\ : std_logic;
SIGNAL \o_rs2_data[31]~output_o\ : std_logic;
SIGNAL \i_rs1_addr[3]~input_o\ : std_logic;
SIGNAL \i_rs1_addr[2]~input_o\ : std_logic;
SIGNAL \i_rs1_addr[4]~input_o\ : std_logic;
SIGNAL \source1|Mux12~0_combout\ : std_logic;
SIGNAL \i_clk~input_o\ : std_logic;
SIGNAL \i_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \i_rd_data[0]~input_o\ : std_logic;
SIGNAL \i_reset~input_o\ : std_logic;
SIGNAL \register[2].registers|out~0_combout\ : std_logic;
SIGNAL \i_rd_addr[4]~input_o\ : std_logic;
SIGNAL \i_rd_wren~input_o\ : std_logic;
SIGNAL \i_rd_addr[1]~input_o\ : std_logic;
SIGNAL \i_rd_addr[0]~input_o\ : std_logic;
SIGNAL \i_rd_addr[2]~input_o\ : std_logic;
SIGNAL \decoder1|Decoder0~7_combout\ : std_logic;
SIGNAL \i_rd_addr[3]~input_o\ : std_logic;
SIGNAL \register[7].registers|out[31]~0_combout\ : std_logic;
SIGNAL \i_rs1_addr[1]~input_o\ : std_logic;
SIGNAL \decoder1|Decoder0~1_combout\ : std_logic;
SIGNAL \register[6].registers|out[20]~0_combout\ : std_logic;
SIGNAL \decoder1|Decoder0~5_combout\ : std_logic;
SIGNAL \register[4].registers|out[24]~0_combout\ : std_logic;
SIGNAL \i_rs1_addr[0]~input_o\ : std_logic;
SIGNAL \decoder1|Decoder0~2_combout\ : std_logic;
SIGNAL \register[5].registers|out[20]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~12_combout\ : std_logic;
SIGNAL \source1|Mux31~13_combout\ : std_logic;
SIGNAL \source1|Mux12~4_combout\ : std_logic;
SIGNAL \decoder1|Decoder0~3_combout\ : std_logic;
SIGNAL \register[1].registers|out[15]~0_combout\ : std_logic;
SIGNAL \source1|Mux12~3_combout\ : std_logic;
SIGNAL \source1|Mux31~14_combout\ : std_logic;
SIGNAL \source1|Mux12~2_combout\ : std_logic;
SIGNAL \decoder1|Decoder0~0_combout\ : std_logic;
SIGNAL \register[2].registers|out[12]~1_combout\ : std_logic;
SIGNAL \decoder1|Decoder0~6_combout\ : std_logic;
SIGNAL \register[3].registers|out[19]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~15_combout\ : std_logic;
SIGNAL \source1|Mux12~1_combout\ : std_logic;
SIGNAL \register[10].registers|out[1]~0_combout\ : std_logic;
SIGNAL \decoder1|Decoder0~4_combout\ : std_logic;
SIGNAL \register[8].registers|out[19]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~10_combout\ : std_logic;
SIGNAL \register[11].registers|out[27]~0_combout\ : std_logic;
SIGNAL \register[9].registers|out[23]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~11_combout\ : std_logic;
SIGNAL \source1|Mux31~16_combout\ : std_logic;
SIGNAL \register[22].registers|out[29]~0_combout\ : std_logic;
SIGNAL \register[18].registers|out[31]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~0_combout\ : std_logic;
SIGNAL \register[26].registers|out[15]~0_combout\ : std_logic;
SIGNAL \register[30].registers|out[21]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~1_combout\ : std_logic;
SIGNAL \register[23].registers|out[1]~0_combout\ : std_logic;
SIGNAL \register[19].registers|out[4]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~7_combout\ : std_logic;
SIGNAL \register[27].registers|out[26]~0_combout\ : std_logic;
SIGNAL \register[31].registers|out[12]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~8_combout\ : std_logic;
SIGNAL \register[20].registers|out[4]~0_combout\ : std_logic;
SIGNAL \register[16].registers|out[7]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~4_combout\ : std_logic;
SIGNAL \register[28].registers|out[20]~0_combout\ : std_logic;
SIGNAL \register[24].registers|out[11]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~5_combout\ : std_logic;
SIGNAL \register[29].registers|out[11]~0_combout\ : std_logic;
SIGNAL \register[21].registers|out[10]~0_combout\ : std_logic;
SIGNAL \register[17].registers|out[14]~0_combout\ : std_logic;
SIGNAL \register[25].registers|out[19]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~2_combout\ : std_logic;
SIGNAL \source1|Mux31~3_combout\ : std_logic;
SIGNAL \source1|Mux31~6_combout\ : std_logic;
SIGNAL \source1|Mux31~9_combout\ : std_logic;
SIGNAL \register[14].registers|out[14]~0_combout\ : std_logic;
SIGNAL \register[13].registers|out[29]~0_combout\ : std_logic;
SIGNAL \register[12].registers|out[7]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~17_combout\ : std_logic;
SIGNAL \register[15].registers|out[25]~0_combout\ : std_logic;
SIGNAL \source1|Mux31~18_combout\ : std_logic;
SIGNAL \source1|Mux31~19_combout\ : std_logic;
SIGNAL \i_rd_data[1]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~2_combout\ : std_logic;
SIGNAL \source1|Mux30~17_combout\ : std_logic;
SIGNAL \source1|Mux30~18_combout\ : std_logic;
SIGNAL \source1|Mux30~12_combout\ : std_logic;
SIGNAL \source1|Mux30~13_combout\ : std_logic;
SIGNAL \source1|Mux30~14_combout\ : std_logic;
SIGNAL \source1|Mux30~15_combout\ : std_logic;
SIGNAL \source1|Mux30~4_combout\ : std_logic;
SIGNAL \source1|Mux30~5_combout\ : std_logic;
SIGNAL \source1|Mux30~6_combout\ : std_logic;
SIGNAL \source1|Mux30~7_combout\ : std_logic;
SIGNAL \source1|Mux30~8_combout\ : std_logic;
SIGNAL \source1|Mux30~2_combout\ : std_logic;
SIGNAL \source1|Mux30~3_combout\ : std_logic;
SIGNAL \source1|Mux30~9_combout\ : std_logic;
SIGNAL \source1|Mux30~10_combout\ : std_logic;
SIGNAL \source1|Mux30~11_combout\ : std_logic;
SIGNAL \source1|Mux30~16_combout\ : std_logic;
SIGNAL \source1|Mux30~0_combout\ : std_logic;
SIGNAL \source1|Mux30~1_combout\ : std_logic;
SIGNAL \source1|Mux30~19_combout\ : std_logic;
SIGNAL \i_rd_data[2]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~3_combout\ : std_logic;
SIGNAL \source1|Mux29~17_combout\ : std_logic;
SIGNAL \source1|Mux29~18_combout\ : std_logic;
SIGNAL \source1|Mux29~0_combout\ : std_logic;
SIGNAL \source1|Mux29~1_combout\ : std_logic;
SIGNAL \source1|Mux29~7_combout\ : std_logic;
SIGNAL \source1|Mux29~8_combout\ : std_logic;
SIGNAL \source1|Mux29~2_combout\ : std_logic;
SIGNAL \source1|Mux29~3_combout\ : std_logic;
SIGNAL \source1|Mux29~4_combout\ : std_logic;
SIGNAL \source1|Mux29~5_combout\ : std_logic;
SIGNAL \source1|Mux29~6_combout\ : std_logic;
SIGNAL \source1|Mux29~9_combout\ : std_logic;
SIGNAL \source1|Mux29~10_combout\ : std_logic;
SIGNAL \source1|Mux29~11_combout\ : std_logic;
SIGNAL \source1|Mux29~12_combout\ : std_logic;
SIGNAL \source1|Mux29~13_combout\ : std_logic;
SIGNAL \source1|Mux29~14_combout\ : std_logic;
SIGNAL \source1|Mux29~15_combout\ : std_logic;
SIGNAL \source1|Mux29~16_combout\ : std_logic;
SIGNAL \source1|Mux29~19_combout\ : std_logic;
SIGNAL \i_rd_data[3]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~4_combout\ : std_logic;
SIGNAL \source1|Mux28~17_combout\ : std_logic;
SIGNAL \source1|Mux28~18_combout\ : std_logic;
SIGNAL \source1|Mux28~12_combout\ : std_logic;
SIGNAL \source1|Mux28~13_combout\ : std_logic;
SIGNAL \source1|Mux28~14_combout\ : std_logic;
SIGNAL \source1|Mux28~15_combout\ : std_logic;
SIGNAL \source1|Mux28~4_combout\ : std_logic;
SIGNAL \source1|Mux28~5_combout\ : std_logic;
SIGNAL \source1|Mux28~6_combout\ : std_logic;
SIGNAL \source1|Mux28~7_combout\ : std_logic;
SIGNAL \source1|Mux28~8_combout\ : std_logic;
SIGNAL \source1|Mux28~9_combout\ : std_logic;
SIGNAL \source1|Mux28~10_combout\ : std_logic;
SIGNAL \source1|Mux28~2_combout\ : std_logic;
SIGNAL \source1|Mux28~3_combout\ : std_logic;
SIGNAL \source1|Mux28~11_combout\ : std_logic;
SIGNAL \source1|Mux28~16_combout\ : std_logic;
SIGNAL \source1|Mux28~0_combout\ : std_logic;
SIGNAL \source1|Mux28~1_combout\ : std_logic;
SIGNAL \source1|Mux28~19_combout\ : std_logic;
SIGNAL \i_rd_data[4]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~5_combout\ : std_logic;
SIGNAL \source1|Mux27~12_combout\ : std_logic;
SIGNAL \source1|Mux27~13_combout\ : std_logic;
SIGNAL \source1|Mux27~14_combout\ : std_logic;
SIGNAL \source1|Mux27~15_combout\ : std_logic;
SIGNAL \source1|Mux27~10_combout\ : std_logic;
SIGNAL \source1|Mux27~11_combout\ : std_logic;
SIGNAL \source1|Mux27~16_combout\ : std_logic;
SIGNAL \source1|Mux27~17_combout\ : std_logic;
SIGNAL \source1|Mux27~18_combout\ : std_logic;
SIGNAL \source1|Mux27~7_combout\ : std_logic;
SIGNAL \source1|Mux27~8_combout\ : std_logic;
SIGNAL \source1|Mux27~2_combout\ : std_logic;
SIGNAL \source1|Mux27~3_combout\ : std_logic;
SIGNAL \source1|Mux27~4_combout\ : std_logic;
SIGNAL \source1|Mux27~5_combout\ : std_logic;
SIGNAL \source1|Mux27~6_combout\ : std_logic;
SIGNAL \source1|Mux27~0_combout\ : std_logic;
SIGNAL \source1|Mux27~1_combout\ : std_logic;
SIGNAL \source1|Mux27~9_combout\ : std_logic;
SIGNAL \source1|Mux27~19_combout\ : std_logic;
SIGNAL \i_rd_data[5]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~6_combout\ : std_logic;
SIGNAL \source1|Mux26~0_combout\ : std_logic;
SIGNAL \source1|Mux26~1_combout\ : std_logic;
SIGNAL \source1|Mux26~9_combout\ : std_logic;
SIGNAL \source1|Mux26~10_combout\ : std_logic;
SIGNAL \source1|Mux26~2_combout\ : std_logic;
SIGNAL \source1|Mux26~3_combout\ : std_logic;
SIGNAL \source1|Mux26~4_combout\ : std_logic;
SIGNAL \source1|Mux26~5_combout\ : std_logic;
SIGNAL \source1|Mux26~6_combout\ : std_logic;
SIGNAL \source1|Mux26~7_combout\ : std_logic;
SIGNAL \source1|Mux26~8_combout\ : std_logic;
SIGNAL \source1|Mux26~11_combout\ : std_logic;
SIGNAL \source1|Mux26~12_combout\ : std_logic;
SIGNAL \source1|Mux26~13_combout\ : std_logic;
SIGNAL \source1|Mux26~14_combout\ : std_logic;
SIGNAL \source1|Mux26~15_combout\ : std_logic;
SIGNAL \source1|Mux26~16_combout\ : std_logic;
SIGNAL \source1|Mux26~17_combout\ : std_logic;
SIGNAL \source1|Mux26~18_combout\ : std_logic;
SIGNAL \source1|Mux26~19_combout\ : std_logic;
SIGNAL \i_rd_data[6]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~7_combout\ : std_logic;
SIGNAL \source1|Mux25~7_combout\ : std_logic;
SIGNAL \source1|Mux25~8_combout\ : std_logic;
SIGNAL \source1|Mux25~0_combout\ : std_logic;
SIGNAL \source1|Mux25~1_combout\ : std_logic;
SIGNAL \source1|Mux25~2_combout\ : std_logic;
SIGNAL \source1|Mux25~3_combout\ : std_logic;
SIGNAL \source1|Mux25~4_combout\ : std_logic;
SIGNAL \source1|Mux25~5_combout\ : std_logic;
SIGNAL \source1|Mux25~6_combout\ : std_logic;
SIGNAL \source1|Mux25~9_combout\ : std_logic;
SIGNAL \source1|Mux25~12_combout\ : std_logic;
SIGNAL \source1|Mux25~13_combout\ : std_logic;
SIGNAL \source1|Mux25~14_combout\ : std_logic;
SIGNAL \source1|Mux25~15_combout\ : std_logic;
SIGNAL \source1|Mux25~10_combout\ : std_logic;
SIGNAL \source1|Mux25~11_combout\ : std_logic;
SIGNAL \source1|Mux25~16_combout\ : std_logic;
SIGNAL \source1|Mux25~17_combout\ : std_logic;
SIGNAL \source1|Mux25~18_combout\ : std_logic;
SIGNAL \source1|Mux25~19_combout\ : std_logic;
SIGNAL \i_rd_data[7]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~8_combout\ : std_logic;
SIGNAL \source1|Mux24~17_combout\ : std_logic;
SIGNAL \source1|Mux24~18_combout\ : std_logic;
SIGNAL \source1|Mux24~0_combout\ : std_logic;
SIGNAL \source1|Mux24~1_combout\ : std_logic;
SIGNAL \source1|Mux24~12_combout\ : std_logic;
SIGNAL \source1|Mux24~13_combout\ : std_logic;
SIGNAL \source1|Mux24~14_combout\ : std_logic;
SIGNAL \source1|Mux24~15_combout\ : std_logic;
SIGNAL \source1|Mux24~2_combout\ : std_logic;
SIGNAL \source1|Mux24~3_combout\ : std_logic;
SIGNAL \source1|Mux24~4_combout\ : std_logic;
SIGNAL \source1|Mux24~5_combout\ : std_logic;
SIGNAL \source1|Mux24~6_combout\ : std_logic;
SIGNAL \source1|Mux24~7_combout\ : std_logic;
SIGNAL \source1|Mux24~8_combout\ : std_logic;
SIGNAL \source1|Mux24~9_combout\ : std_logic;
SIGNAL \source1|Mux24~10_combout\ : std_logic;
SIGNAL \source1|Mux24~11_combout\ : std_logic;
SIGNAL \source1|Mux24~16_combout\ : std_logic;
SIGNAL \source1|Mux24~19_combout\ : std_logic;
SIGNAL \i_rd_data[8]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~9_combout\ : std_logic;
SIGNAL \source1|Mux23~12_combout\ : std_logic;
SIGNAL \source1|Mux23~13_combout\ : std_logic;
SIGNAL \source1|Mux23~14_combout\ : std_logic;
SIGNAL \source1|Mux23~15_combout\ : std_logic;
SIGNAL \source1|Mux23~10_combout\ : std_logic;
SIGNAL \source1|Mux23~11_combout\ : std_logic;
SIGNAL \source1|Mux23~16_combout\ : std_logic;
SIGNAL \source1|Mux23~17_combout\ : std_logic;
SIGNAL \source1|Mux23~18_combout\ : std_logic;
SIGNAL \source1|Mux23~0_combout\ : std_logic;
SIGNAL \source1|Mux23~1_combout\ : std_logic;
SIGNAL \source1|Mux23~7_combout\ : std_logic;
SIGNAL \source1|Mux23~8_combout\ : std_logic;
SIGNAL \source1|Mux23~4_combout\ : std_logic;
SIGNAL \source1|Mux23~5_combout\ : std_logic;
SIGNAL \source1|Mux23~2_combout\ : std_logic;
SIGNAL \source1|Mux23~3_combout\ : std_logic;
SIGNAL \source1|Mux23~6_combout\ : std_logic;
SIGNAL \source1|Mux23~9_combout\ : std_logic;
SIGNAL \source1|Mux23~19_combout\ : std_logic;
SIGNAL \i_rd_data[9]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~10_combout\ : std_logic;
SIGNAL \source1|Mux22~12_combout\ : std_logic;
SIGNAL \source1|Mux22~13_combout\ : std_logic;
SIGNAL \source1|Mux22~14_combout\ : std_logic;
SIGNAL \source1|Mux22~15_combout\ : std_logic;
SIGNAL \source1|Mux22~2_combout\ : std_logic;
SIGNAL \source1|Mux22~3_combout\ : std_logic;
SIGNAL \source1|Mux22~9_combout\ : std_logic;
SIGNAL \source1|Mux22~10_combout\ : std_logic;
SIGNAL \source1|Mux22~4_combout\ : std_logic;
SIGNAL \source1|Mux22~5_combout\ : std_logic;
SIGNAL \source1|Mux22~6_combout\ : std_logic;
SIGNAL \source1|Mux22~7_combout\ : std_logic;
SIGNAL \source1|Mux22~8_combout\ : std_logic;
SIGNAL \source1|Mux22~11_combout\ : std_logic;
SIGNAL \source1|Mux22~16_combout\ : std_logic;
SIGNAL \source1|Mux22~0_combout\ : std_logic;
SIGNAL \source1|Mux22~1_combout\ : std_logic;
SIGNAL \source1|Mux22~17_combout\ : std_logic;
SIGNAL \source1|Mux22~18_combout\ : std_logic;
SIGNAL \source1|Mux22~19_combout\ : std_logic;
SIGNAL \i_rd_data[10]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~11_combout\ : std_logic;
SIGNAL \source1|Mux21~17_combout\ : std_logic;
SIGNAL \source1|Mux21~18_combout\ : std_logic;
SIGNAL \source1|Mux21~10_combout\ : std_logic;
SIGNAL \source1|Mux21~11_combout\ : std_logic;
SIGNAL \source1|Mux21~12_combout\ : std_logic;
SIGNAL \source1|Mux21~13_combout\ : std_logic;
SIGNAL \source1|Mux21~14_combout\ : std_logic;
SIGNAL \source1|Mux21~15_combout\ : std_logic;
SIGNAL \source1|Mux21~16_combout\ : std_logic;
SIGNAL \source1|Mux21~0_combout\ : std_logic;
SIGNAL \source1|Mux21~1_combout\ : std_logic;
SIGNAL \source1|Mux21~4_combout\ : std_logic;
SIGNAL \source1|Mux21~5_combout\ : std_logic;
SIGNAL \source1|Mux21~2_combout\ : std_logic;
SIGNAL \source1|Mux21~3_combout\ : std_logic;
SIGNAL \source1|Mux21~6_combout\ : std_logic;
SIGNAL \source1|Mux21~7_combout\ : std_logic;
SIGNAL \source1|Mux21~8_combout\ : std_logic;
SIGNAL \source1|Mux21~9_combout\ : std_logic;
SIGNAL \source1|Mux21~19_combout\ : std_logic;
SIGNAL \i_rd_data[11]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~12_combout\ : std_logic;
SIGNAL \source1|Mux20~0_combout\ : std_logic;
SIGNAL \source1|Mux20~1_combout\ : std_logic;
SIGNAL \source1|Mux20~17_combout\ : std_logic;
SIGNAL \source1|Mux20~18_combout\ : std_logic;
SIGNAL \source1|Mux20~9_combout\ : std_logic;
SIGNAL \source1|Mux20~10_combout\ : std_logic;
SIGNAL \source1|Mux20~2_combout\ : std_logic;
SIGNAL \source1|Mux20~3_combout\ : std_logic;
SIGNAL \source1|Mux20~4_combout\ : std_logic;
SIGNAL \source1|Mux20~5_combout\ : std_logic;
SIGNAL \source1|Mux20~6_combout\ : std_logic;
SIGNAL \source1|Mux20~7_combout\ : std_logic;
SIGNAL \source1|Mux20~8_combout\ : std_logic;
SIGNAL \source1|Mux20~11_combout\ : std_logic;
SIGNAL \source1|Mux20~12_combout\ : std_logic;
SIGNAL \source1|Mux20~13_combout\ : std_logic;
SIGNAL \source1|Mux20~14_combout\ : std_logic;
SIGNAL \source1|Mux20~15_combout\ : std_logic;
SIGNAL \source1|Mux20~16_combout\ : std_logic;
SIGNAL \source1|Mux20~19_combout\ : std_logic;
SIGNAL \i_rd_data[12]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~13_combout\ : std_logic;
SIGNAL \source1|Mux19~17_combout\ : std_logic;
SIGNAL \source1|Mux19~18_combout\ : std_logic;
SIGNAL \source1|Mux19~10_combout\ : std_logic;
SIGNAL \source1|Mux19~11_combout\ : std_logic;
SIGNAL \source1|Mux19~12_combout\ : std_logic;
SIGNAL \source1|Mux19~13_combout\ : std_logic;
SIGNAL \source1|Mux19~14_combout\ : std_logic;
SIGNAL \source1|Mux19~15_combout\ : std_logic;
SIGNAL \source1|Mux19~16_combout\ : std_logic;
SIGNAL \source1|Mux19~0_combout\ : std_logic;
SIGNAL \source1|Mux19~1_combout\ : std_logic;
SIGNAL \source1|Mux19~7_combout\ : std_logic;
SIGNAL \source1|Mux19~8_combout\ : std_logic;
SIGNAL \source1|Mux19~2_combout\ : std_logic;
SIGNAL \source1|Mux19~3_combout\ : std_logic;
SIGNAL \source1|Mux19~4_combout\ : std_logic;
SIGNAL \source1|Mux19~5_combout\ : std_logic;
SIGNAL \source1|Mux19~6_combout\ : std_logic;
SIGNAL \source1|Mux19~9_combout\ : std_logic;
SIGNAL \source1|Mux19~19_combout\ : std_logic;
SIGNAL \i_rd_data[13]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~14_combout\ : std_logic;
SIGNAL \source1|Mux18~0_combout\ : std_logic;
SIGNAL \source1|Mux18~1_combout\ : std_logic;
SIGNAL \source1|Mux18~12_combout\ : std_logic;
SIGNAL \source1|Mux18~13_combout\ : std_logic;
SIGNAL \source1|Mux18~14_combout\ : std_logic;
SIGNAL \source1|Mux18~15_combout\ : std_logic;
SIGNAL \source1|Mux18~2_combout\ : std_logic;
SIGNAL \source1|Mux18~3_combout\ : std_logic;
SIGNAL \source1|Mux18~9_combout\ : std_logic;
SIGNAL \source1|Mux18~10_combout\ : std_logic;
SIGNAL \source1|Mux18~6_combout\ : std_logic;
SIGNAL \source1|Mux18~7_combout\ : std_logic;
SIGNAL \source1|Mux18~4_combout\ : std_logic;
SIGNAL \source1|Mux18~5_combout\ : std_logic;
SIGNAL \source1|Mux18~8_combout\ : std_logic;
SIGNAL \source1|Mux18~11_combout\ : std_logic;
SIGNAL \source1|Mux18~16_combout\ : std_logic;
SIGNAL \source1|Mux18~17_combout\ : std_logic;
SIGNAL \source1|Mux18~18_combout\ : std_logic;
SIGNAL \source1|Mux18~19_combout\ : std_logic;
SIGNAL \i_rd_data[14]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~15_combout\ : std_logic;
SIGNAL \source1|Mux17~17_combout\ : std_logic;
SIGNAL \source1|Mux17~18_combout\ : std_logic;
SIGNAL \source1|Mux17~7_combout\ : std_logic;
SIGNAL \source1|Mux17~8_combout\ : std_logic;
SIGNAL \source1|Mux17~0_combout\ : std_logic;
SIGNAL \source1|Mux17~1_combout\ : std_logic;
SIGNAL \source1|Mux17~2_combout\ : std_logic;
SIGNAL \source1|Mux17~3_combout\ : std_logic;
SIGNAL \source1|Mux17~4_combout\ : std_logic;
SIGNAL \source1|Mux17~5_combout\ : std_logic;
SIGNAL \source1|Mux17~6_combout\ : std_logic;
SIGNAL \source1|Mux17~9_combout\ : std_logic;
SIGNAL \source1|Mux17~10_combout\ : std_logic;
SIGNAL \source1|Mux17~11_combout\ : std_logic;
SIGNAL \source1|Mux17~12_combout\ : std_logic;
SIGNAL \source1|Mux17~13_combout\ : std_logic;
SIGNAL \source1|Mux17~14_combout\ : std_logic;
SIGNAL \source1|Mux17~15_combout\ : std_logic;
SIGNAL \source1|Mux17~16_combout\ : std_logic;
SIGNAL \source1|Mux17~19_combout\ : std_logic;
SIGNAL \i_rd_data[15]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~16_combout\ : std_logic;
SIGNAL \source1|Mux16~2_combout\ : std_logic;
SIGNAL \source1|Mux16~3_combout\ : std_logic;
SIGNAL \source1|Mux16~6_combout\ : std_logic;
SIGNAL \source1|Mux16~7_combout\ : std_logic;
SIGNAL \source1|Mux16~4_combout\ : std_logic;
SIGNAL \source1|Mux16~5_combout\ : std_logic;
SIGNAL \source1|Mux16~8_combout\ : std_logic;
SIGNAL \source1|Mux16~9_combout\ : std_logic;
SIGNAL \source1|Mux16~10_combout\ : std_logic;
SIGNAL \source1|Mux16~11_combout\ : std_logic;
SIGNAL \source1|Mux16~12_combout\ : std_logic;
SIGNAL \source1|Mux16~13_combout\ : std_logic;
SIGNAL \source1|Mux16~14_combout\ : std_logic;
SIGNAL \source1|Mux16~15_combout\ : std_logic;
SIGNAL \source1|Mux16~16_combout\ : std_logic;
SIGNAL \source1|Mux16~0_combout\ : std_logic;
SIGNAL \source1|Mux16~1_combout\ : std_logic;
SIGNAL \source1|Mux16~17_combout\ : std_logic;
SIGNAL \source1|Mux16~18_combout\ : std_logic;
SIGNAL \source1|Mux16~19_combout\ : std_logic;
SIGNAL \i_rd_data[16]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~17_combout\ : std_logic;
SIGNAL \source1|Mux15~17_combout\ : std_logic;
SIGNAL \source1|Mux15~18_combout\ : std_logic;
SIGNAL \source1|Mux15~2_combout\ : std_logic;
SIGNAL \source1|Mux15~3_combout\ : std_logic;
SIGNAL \source1|Mux15~4_combout\ : std_logic;
SIGNAL \source1|Mux15~5_combout\ : std_logic;
SIGNAL \source1|Mux15~6_combout\ : std_logic;
SIGNAL \source1|Mux15~7_combout\ : std_logic;
SIGNAL \source1|Mux15~8_combout\ : std_logic;
SIGNAL \source1|Mux15~0_combout\ : std_logic;
SIGNAL \source1|Mux15~1_combout\ : std_logic;
SIGNAL \source1|Mux15~9_combout\ : std_logic;
SIGNAL \source1|Mux15~12_combout\ : std_logic;
SIGNAL \source1|Mux15~13_combout\ : std_logic;
SIGNAL \source1|Mux15~14_combout\ : std_logic;
SIGNAL \source1|Mux15~15_combout\ : std_logic;
SIGNAL \source1|Mux15~10_combout\ : std_logic;
SIGNAL \source1|Mux15~11_combout\ : std_logic;
SIGNAL \source1|Mux15~16_combout\ : std_logic;
SIGNAL \source1|Mux15~19_combout\ : std_logic;
SIGNAL \i_rd_data[17]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~18_combout\ : std_logic;
SIGNAL \source1|Mux14~17_combout\ : std_logic;
SIGNAL \source1|Mux14~18_combout\ : std_logic;
SIGNAL \source1|Mux14~2_combout\ : std_logic;
SIGNAL \source1|Mux14~3_combout\ : std_logic;
SIGNAL \source1|Mux14~9_combout\ : std_logic;
SIGNAL \source1|Mux14~10_combout\ : std_logic;
SIGNAL \source1|Mux14~6_combout\ : std_logic;
SIGNAL \source1|Mux14~7_combout\ : std_logic;
SIGNAL \source1|Mux14~4_combout\ : std_logic;
SIGNAL \source1|Mux14~5_combout\ : std_logic;
SIGNAL \source1|Mux14~8_combout\ : std_logic;
SIGNAL \source1|Mux14~11_combout\ : std_logic;
SIGNAL \source1|Mux14~12_combout\ : std_logic;
SIGNAL \source1|Mux14~13_combout\ : std_logic;
SIGNAL \source1|Mux14~14_combout\ : std_logic;
SIGNAL \source1|Mux14~15_combout\ : std_logic;
SIGNAL \source1|Mux14~16_combout\ : std_logic;
SIGNAL \source1|Mux14~0_combout\ : std_logic;
SIGNAL \source1|Mux14~1_combout\ : std_logic;
SIGNAL \source1|Mux14~19_combout\ : std_logic;
SIGNAL \i_rd_data[18]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~19_combout\ : std_logic;
SIGNAL \source1|Mux13~10_combout\ : std_logic;
SIGNAL \source1|Mux13~11_combout\ : std_logic;
SIGNAL \source1|Mux13~12_combout\ : std_logic;
SIGNAL \source1|Mux13~13_combout\ : std_logic;
SIGNAL \source1|Mux13~14_combout\ : std_logic;
SIGNAL \source1|Mux13~15_combout\ : std_logic;
SIGNAL \source1|Mux13~16_combout\ : std_logic;
SIGNAL \source1|Mux13~17_combout\ : std_logic;
SIGNAL \source1|Mux13~18_combout\ : std_logic;
SIGNAL \source1|Mux13~7_combout\ : std_logic;
SIGNAL \source1|Mux13~8_combout\ : std_logic;
SIGNAL \source1|Mux13~0_combout\ : std_logic;
SIGNAL \source1|Mux13~1_combout\ : std_logic;
SIGNAL \source1|Mux13~2_combout\ : std_logic;
SIGNAL \source1|Mux13~3_combout\ : std_logic;
SIGNAL \source1|Mux13~4_combout\ : std_logic;
SIGNAL \source1|Mux13~5_combout\ : std_logic;
SIGNAL \source1|Mux13~6_combout\ : std_logic;
SIGNAL \source1|Mux13~9_combout\ : std_logic;
SIGNAL \source1|Mux13~19_combout\ : std_logic;
SIGNAL \i_rd_data[19]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~20_combout\ : std_logic;
SIGNAL \source1|Mux12~22_combout\ : std_logic;
SIGNAL \source1|Mux12~23_combout\ : std_logic;
SIGNAL \source1|Mux12~14_combout\ : std_logic;
SIGNAL \source1|Mux12~15_combout\ : std_logic;
SIGNAL \source1|Mux12~11_combout\ : std_logic;
SIGNAL \source1|Mux12~12_combout\ : std_logic;
SIGNAL \source1|Mux12~9_combout\ : std_logic;
SIGNAL \source1|Mux12~10_combout\ : std_logic;
SIGNAL \source1|Mux12~13_combout\ : std_logic;
SIGNAL \source1|Mux12~7_combout\ : std_logic;
SIGNAL \source1|Mux12~8_combout\ : std_logic;
SIGNAL \source1|Mux12~16_combout\ : std_logic;
SIGNAL \source1|Mux12~17_combout\ : std_logic;
SIGNAL \source1|Mux12~18_combout\ : std_logic;
SIGNAL \source1|Mux12~19_combout\ : std_logic;
SIGNAL \source1|Mux12~20_combout\ : std_logic;
SIGNAL \source1|Mux12~21_combout\ : std_logic;
SIGNAL \source1|Mux12~5_combout\ : std_logic;
SIGNAL \source1|Mux12~6_combout\ : std_logic;
SIGNAL \source1|Mux12~24_combout\ : std_logic;
SIGNAL \i_rd_data[20]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~21_combout\ : std_logic;
SIGNAL \source1|Mux11~12_combout\ : std_logic;
SIGNAL \source1|Mux11~13_combout\ : std_logic;
SIGNAL \source1|Mux11~14_combout\ : std_logic;
SIGNAL \source1|Mux11~15_combout\ : std_logic;
SIGNAL \source1|Mux11~10_combout\ : std_logic;
SIGNAL \source1|Mux11~11_combout\ : std_logic;
SIGNAL \source1|Mux11~16_combout\ : std_logic;
SIGNAL \source1|Mux11~17_combout\ : std_logic;
SIGNAL \source1|Mux11~18_combout\ : std_logic;
SIGNAL \source1|Mux11~0_combout\ : std_logic;
SIGNAL \source1|Mux11~1_combout\ : std_logic;
SIGNAL \source1|Mux11~7_combout\ : std_logic;
SIGNAL \source1|Mux11~8_combout\ : std_logic;
SIGNAL \source1|Mux11~4_combout\ : std_logic;
SIGNAL \source1|Mux11~5_combout\ : std_logic;
SIGNAL \source1|Mux11~2_combout\ : std_logic;
SIGNAL \source1|Mux11~3_combout\ : std_logic;
SIGNAL \source1|Mux11~6_combout\ : std_logic;
SIGNAL \source1|Mux11~9_combout\ : std_logic;
SIGNAL \source1|Mux11~19_combout\ : std_logic;
SIGNAL \i_rd_data[21]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~22_combout\ : std_logic;
SIGNAL \source1|Mux10~2_combout\ : std_logic;
SIGNAL \source1|Mux10~3_combout\ : std_logic;
SIGNAL \source1|Mux10~9_combout\ : std_logic;
SIGNAL \source1|Mux10~10_combout\ : std_logic;
SIGNAL \source1|Mux10~4_combout\ : std_logic;
SIGNAL \source1|Mux10~5_combout\ : std_logic;
SIGNAL \source1|Mux10~6_combout\ : std_logic;
SIGNAL \source1|Mux10~7_combout\ : std_logic;
SIGNAL \source1|Mux10~8_combout\ : std_logic;
SIGNAL \source1|Mux10~11_combout\ : std_logic;
SIGNAL \source1|Mux10~12_combout\ : std_logic;
SIGNAL \source1|Mux10~13_combout\ : std_logic;
SIGNAL \source1|Mux10~14_combout\ : std_logic;
SIGNAL \source1|Mux10~15_combout\ : std_logic;
SIGNAL \source1|Mux10~16_combout\ : std_logic;
SIGNAL \source1|Mux10~0_combout\ : std_logic;
SIGNAL \source1|Mux10~1_combout\ : std_logic;
SIGNAL \source1|Mux10~17_combout\ : std_logic;
SIGNAL \source1|Mux10~18_combout\ : std_logic;
SIGNAL \source1|Mux10~19_combout\ : std_logic;
SIGNAL \i_rd_data[22]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~23_combout\ : std_logic;
SIGNAL \source1|Mux9~10_combout\ : std_logic;
SIGNAL \source1|Mux9~11_combout\ : std_logic;
SIGNAL \source1|Mux9~12_combout\ : std_logic;
SIGNAL \source1|Mux9~13_combout\ : std_logic;
SIGNAL \source1|Mux9~14_combout\ : std_logic;
SIGNAL \source1|Mux9~15_combout\ : std_logic;
SIGNAL \source1|Mux9~16_combout\ : std_logic;
SIGNAL \source1|Mux9~17_combout\ : std_logic;
SIGNAL \source1|Mux9~18_combout\ : std_logic;
SIGNAL \source1|Mux9~7_combout\ : std_logic;
SIGNAL \source1|Mux9~8_combout\ : std_logic;
SIGNAL \source1|Mux9~4_combout\ : std_logic;
SIGNAL \source1|Mux9~5_combout\ : std_logic;
SIGNAL \source1|Mux9~2_combout\ : std_logic;
SIGNAL \source1|Mux9~3_combout\ : std_logic;
SIGNAL \source1|Mux9~6_combout\ : std_logic;
SIGNAL \source1|Mux9~0_combout\ : std_logic;
SIGNAL \source1|Mux9~1_combout\ : std_logic;
SIGNAL \source1|Mux9~9_combout\ : std_logic;
SIGNAL \source1|Mux9~19_combout\ : std_logic;
SIGNAL \i_rd_data[23]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~24_combout\ : std_logic;
SIGNAL \source1|Mux8~12_combout\ : std_logic;
SIGNAL \source1|Mux8~13_combout\ : std_logic;
SIGNAL \source1|Mux8~14_combout\ : std_logic;
SIGNAL \source1|Mux8~15_combout\ : std_logic;
SIGNAL \source1|Mux8~2_combout\ : std_logic;
SIGNAL \source1|Mux8~3_combout\ : std_logic;
SIGNAL \source1|Mux8~4_combout\ : std_logic;
SIGNAL \source1|Mux8~5_combout\ : std_logic;
SIGNAL \source1|Mux8~6_combout\ : std_logic;
SIGNAL \source1|Mux8~7_combout\ : std_logic;
SIGNAL \source1|Mux8~8_combout\ : std_logic;
SIGNAL \source1|Mux8~9_combout\ : std_logic;
SIGNAL \source1|Mux8~10_combout\ : std_logic;
SIGNAL \source1|Mux8~11_combout\ : std_logic;
SIGNAL \source1|Mux8~16_combout\ : std_logic;
SIGNAL \source1|Mux8~17_combout\ : std_logic;
SIGNAL \source1|Mux8~18_combout\ : std_logic;
SIGNAL \source1|Mux8~0_combout\ : std_logic;
SIGNAL \source1|Mux8~1_combout\ : std_logic;
SIGNAL \source1|Mux8~19_combout\ : std_logic;
SIGNAL \i_rd_data[24]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~25_combout\ : std_logic;
SIGNAL \source1|Mux7~12_combout\ : std_logic;
SIGNAL \source1|Mux7~13_combout\ : std_logic;
SIGNAL \source1|Mux7~14_combout\ : std_logic;
SIGNAL \source1|Mux7~15_combout\ : std_logic;
SIGNAL \source1|Mux7~10_combout\ : std_logic;
SIGNAL \source1|Mux7~11_combout\ : std_logic;
SIGNAL \source1|Mux7~16_combout\ : std_logic;
SIGNAL \source1|Mux7~2_combout\ : std_logic;
SIGNAL \source1|Mux7~3_combout\ : std_logic;
SIGNAL \source1|Mux7~4_combout\ : std_logic;
SIGNAL \source1|Mux7~5_combout\ : std_logic;
SIGNAL \source1|Mux7~6_combout\ : std_logic;
SIGNAL \source1|Mux7~0_combout\ : std_logic;
SIGNAL \source1|Mux7~1_combout\ : std_logic;
SIGNAL \source1|Mux7~7_combout\ : std_logic;
SIGNAL \source1|Mux7~8_combout\ : std_logic;
SIGNAL \source1|Mux7~9_combout\ : std_logic;
SIGNAL \source1|Mux7~17_combout\ : std_logic;
SIGNAL \source1|Mux7~18_combout\ : std_logic;
SIGNAL \source1|Mux7~19_combout\ : std_logic;
SIGNAL \i_rd_data[25]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~26_combout\ : std_logic;
SIGNAL \source1|Mux6~12_combout\ : std_logic;
SIGNAL \source1|Mux6~13_combout\ : std_logic;
SIGNAL \source1|Mux6~14_combout\ : std_logic;
SIGNAL \source1|Mux6~15_combout\ : std_logic;
SIGNAL \source1|Mux6~4_combout\ : std_logic;
SIGNAL \source1|Mux6~5_combout\ : std_logic;
SIGNAL \source1|Mux6~6_combout\ : std_logic;
SIGNAL \source1|Mux6~7_combout\ : std_logic;
SIGNAL \source1|Mux6~8_combout\ : std_logic;
SIGNAL \source1|Mux6~2_combout\ : std_logic;
SIGNAL \source1|Mux6~3_combout\ : std_logic;
SIGNAL \source1|Mux6~9_combout\ : std_logic;
SIGNAL \source1|Mux6~10_combout\ : std_logic;
SIGNAL \source1|Mux6~11_combout\ : std_logic;
SIGNAL \source1|Mux6~16_combout\ : std_logic;
SIGNAL \source1|Mux6~17_combout\ : std_logic;
SIGNAL \source1|Mux6~18_combout\ : std_logic;
SIGNAL \source1|Mux6~0_combout\ : std_logic;
SIGNAL \source1|Mux6~1_combout\ : std_logic;
SIGNAL \source1|Mux6~19_combout\ : std_logic;
SIGNAL \i_rd_data[26]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~27_combout\ : std_logic;
SIGNAL \source1|Mux5~12_combout\ : std_logic;
SIGNAL \source1|Mux5~13_combout\ : std_logic;
SIGNAL \source1|Mux5~14_combout\ : std_logic;
SIGNAL \source1|Mux5~15_combout\ : std_logic;
SIGNAL \source1|Mux5~10_combout\ : std_logic;
SIGNAL \source1|Mux5~11_combout\ : std_logic;
SIGNAL \source1|Mux5~16_combout\ : std_logic;
SIGNAL \source1|Mux5~17_combout\ : std_logic;
SIGNAL \source1|Mux5~18_combout\ : std_logic;
SIGNAL \source1|Mux5~2_combout\ : std_logic;
SIGNAL \source1|Mux5~3_combout\ : std_logic;
SIGNAL \source1|Mux5~4_combout\ : std_logic;
SIGNAL \source1|Mux5~5_combout\ : std_logic;
SIGNAL \source1|Mux5~6_combout\ : std_logic;
SIGNAL \source1|Mux5~0_combout\ : std_logic;
SIGNAL \source1|Mux5~1_combout\ : std_logic;
SIGNAL \source1|Mux5~7_combout\ : std_logic;
SIGNAL \source1|Mux5~8_combout\ : std_logic;
SIGNAL \source1|Mux5~9_combout\ : std_logic;
SIGNAL \source1|Mux5~19_combout\ : std_logic;
SIGNAL \i_rd_data[27]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~28_combout\ : std_logic;
SIGNAL \source1|Mux4~17_combout\ : std_logic;
SIGNAL \source1|Mux4~18_combout\ : std_logic;
SIGNAL \source1|Mux4~0_combout\ : std_logic;
SIGNAL \source1|Mux4~1_combout\ : std_logic;
SIGNAL \source1|Mux4~12_combout\ : std_logic;
SIGNAL \source1|Mux4~13_combout\ : std_logic;
SIGNAL \source1|Mux4~14_combout\ : std_logic;
SIGNAL \source1|Mux4~15_combout\ : std_logic;
SIGNAL \source1|Mux4~2_combout\ : std_logic;
SIGNAL \source1|Mux4~3_combout\ : std_logic;
SIGNAL \source1|Mux4~9_combout\ : std_logic;
SIGNAL \source1|Mux4~10_combout\ : std_logic;
SIGNAL \source1|Mux4~6_combout\ : std_logic;
SIGNAL \source1|Mux4~7_combout\ : std_logic;
SIGNAL \source1|Mux4~4_combout\ : std_logic;
SIGNAL \source1|Mux4~5_combout\ : std_logic;
SIGNAL \source1|Mux4~8_combout\ : std_logic;
SIGNAL \source1|Mux4~11_combout\ : std_logic;
SIGNAL \source1|Mux4~16_combout\ : std_logic;
SIGNAL \source1|Mux4~19_combout\ : std_logic;
SIGNAL \i_rd_data[28]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~29_combout\ : std_logic;
SIGNAL \source1|Mux3~17_combout\ : std_logic;
SIGNAL \source1|Mux3~18_combout\ : std_logic;
SIGNAL \source1|Mux3~0_combout\ : std_logic;
SIGNAL \source1|Mux3~1_combout\ : std_logic;
SIGNAL \source1|Mux3~7_combout\ : std_logic;
SIGNAL \source1|Mux3~8_combout\ : std_logic;
SIGNAL \source1|Mux3~2_combout\ : std_logic;
SIGNAL \source1|Mux3~3_combout\ : std_logic;
SIGNAL \source1|Mux3~4_combout\ : std_logic;
SIGNAL \source1|Mux3~5_combout\ : std_logic;
SIGNAL \source1|Mux3~6_combout\ : std_logic;
SIGNAL \source1|Mux3~9_combout\ : std_logic;
SIGNAL \source1|Mux3~12_combout\ : std_logic;
SIGNAL \source1|Mux3~13_combout\ : std_logic;
SIGNAL \source1|Mux3~14_combout\ : std_logic;
SIGNAL \source1|Mux3~15_combout\ : std_logic;
SIGNAL \source1|Mux3~10_combout\ : std_logic;
SIGNAL \source1|Mux3~11_combout\ : std_logic;
SIGNAL \source1|Mux3~16_combout\ : std_logic;
SIGNAL \source1|Mux3~19_combout\ : std_logic;
SIGNAL \i_rd_data[29]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~30_combout\ : std_logic;
SIGNAL \source1|Mux2~4_combout\ : std_logic;
SIGNAL \source1|Mux2~5_combout\ : std_logic;
SIGNAL \source1|Mux2~6_combout\ : std_logic;
SIGNAL \source1|Mux2~7_combout\ : std_logic;
SIGNAL \source1|Mux2~8_combout\ : std_logic;
SIGNAL \source1|Mux2~9_combout\ : std_logic;
SIGNAL \source1|Mux2~10_combout\ : std_logic;
SIGNAL \source1|Mux2~2_combout\ : std_logic;
SIGNAL \source1|Mux2~3_combout\ : std_logic;
SIGNAL \source1|Mux2~11_combout\ : std_logic;
SIGNAL \source1|Mux2~12_combout\ : std_logic;
SIGNAL \source1|Mux2~13_combout\ : std_logic;
SIGNAL \source1|Mux2~14_combout\ : std_logic;
SIGNAL \source1|Mux2~15_combout\ : std_logic;
SIGNAL \source1|Mux2~16_combout\ : std_logic;
SIGNAL \source1|Mux2~17_combout\ : std_logic;
SIGNAL \source1|Mux2~18_combout\ : std_logic;
SIGNAL \source1|Mux2~0_combout\ : std_logic;
SIGNAL \source1|Mux2~1_combout\ : std_logic;
SIGNAL \source1|Mux2~19_combout\ : std_logic;
SIGNAL \i_rd_data[30]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~31_combout\ : std_logic;
SIGNAL \source1|Mux1~12_combout\ : std_logic;
SIGNAL \source1|Mux1~13_combout\ : std_logic;
SIGNAL \source1|Mux1~14_combout\ : std_logic;
SIGNAL \source1|Mux1~15_combout\ : std_logic;
SIGNAL \source1|Mux1~10_combout\ : std_logic;
SIGNAL \source1|Mux1~11_combout\ : std_logic;
SIGNAL \source1|Mux1~16_combout\ : std_logic;
SIGNAL \source1|Mux1~0_combout\ : std_logic;
SIGNAL \source1|Mux1~1_combout\ : std_logic;
SIGNAL \source1|Mux1~2_combout\ : std_logic;
SIGNAL \source1|Mux1~3_combout\ : std_logic;
SIGNAL \source1|Mux1~4_combout\ : std_logic;
SIGNAL \source1|Mux1~5_combout\ : std_logic;
SIGNAL \source1|Mux1~6_combout\ : std_logic;
SIGNAL \source1|Mux1~7_combout\ : std_logic;
SIGNAL \source1|Mux1~8_combout\ : std_logic;
SIGNAL \source1|Mux1~9_combout\ : std_logic;
SIGNAL \source1|Mux1~17_combout\ : std_logic;
SIGNAL \source1|Mux1~18_combout\ : std_logic;
SIGNAL \source1|Mux1~19_combout\ : std_logic;
SIGNAL \i_rd_data[31]~input_o\ : std_logic;
SIGNAL \register[2].registers|out~32_combout\ : std_logic;
SIGNAL \source1|Mux0~17_combout\ : std_logic;
SIGNAL \source1|Mux0~18_combout\ : std_logic;
SIGNAL \source1|Mux0~0_combout\ : std_logic;
SIGNAL \source1|Mux0~1_combout\ : std_logic;
SIGNAL \source1|Mux0~2_combout\ : std_logic;
SIGNAL \source1|Mux0~3_combout\ : std_logic;
SIGNAL \source1|Mux0~6_combout\ : std_logic;
SIGNAL \source1|Mux0~7_combout\ : std_logic;
SIGNAL \source1|Mux0~4_combout\ : std_logic;
SIGNAL \source1|Mux0~5_combout\ : std_logic;
SIGNAL \source1|Mux0~8_combout\ : std_logic;
SIGNAL \source1|Mux0~9_combout\ : std_logic;
SIGNAL \source1|Mux0~10_combout\ : std_logic;
SIGNAL \source1|Mux0~11_combout\ : std_logic;
SIGNAL \source1|Mux0~12_combout\ : std_logic;
SIGNAL \source1|Mux0~13_combout\ : std_logic;
SIGNAL \source1|Mux0~14_combout\ : std_logic;
SIGNAL \source1|Mux0~15_combout\ : std_logic;
SIGNAL \source1|Mux0~16_combout\ : std_logic;
SIGNAL \source1|Mux0~19_combout\ : std_logic;
SIGNAL \i_rs2_addr[3]~input_o\ : std_logic;
SIGNAL \i_rs2_addr[2]~input_o\ : std_logic;
SIGNAL \source2|Mux31~0_combout\ : std_logic;
SIGNAL \source2|Mux31~1_combout\ : std_logic;
SIGNAL \source2|Mux31~7_combout\ : std_logic;
SIGNAL \source2|Mux31~8_combout\ : std_logic;
SIGNAL \i_rs2_addr[1]~input_o\ : std_logic;
SIGNAL \i_rs2_addr[0]~input_o\ : std_logic;
SIGNAL \source2|Mux31~4_combout\ : std_logic;
SIGNAL \source2|Mux31~5_combout\ : std_logic;
SIGNAL \source2|Mux31~2_combout\ : std_logic;
SIGNAL \source2|Mux31~3_combout\ : std_logic;
SIGNAL \source2|Mux31~6_combout\ : std_logic;
SIGNAL \source2|Mux31~9_combout\ : std_logic;
SIGNAL \i_rs2_addr[4]~input_o\ : std_logic;
SIGNAL \source2|Mux24~0_combout\ : std_logic;
SIGNAL \source2|Mux31~17_combout\ : std_logic;
SIGNAL \source2|Mux31~18_combout\ : std_logic;
SIGNAL \source2|Mux31~10_combout\ : std_logic;
SIGNAL \source2|Mux31~11_combout\ : std_logic;
SIGNAL \source2|Mux24~1_combout\ : std_logic;
SIGNAL \source2|Mux24~4_combout\ : std_logic;
SIGNAL \source2|Mux31~12_combout\ : std_logic;
SIGNAL \source2|Mux31~13_combout\ : std_logic;
SIGNAL \source2|Mux24~3_combout\ : std_logic;
SIGNAL \source2|Mux31~14_combout\ : std_logic;
SIGNAL \source2|Mux24~2_combout\ : std_logic;
SIGNAL \source2|Mux31~15_combout\ : std_logic;
SIGNAL \source2|Mux31~16_combout\ : std_logic;
SIGNAL \source2|Mux31~19_combout\ : std_logic;
SIGNAL \source2|Mux30~0_combout\ : std_logic;
SIGNAL \source2|Mux30~1_combout\ : std_logic;
SIGNAL \source2|Mux30~17_combout\ : std_logic;
SIGNAL \source2|Mux30~18_combout\ : std_logic;
SIGNAL \source2|Mux30~12_combout\ : std_logic;
SIGNAL \source2|Mux30~13_combout\ : std_logic;
SIGNAL \source2|Mux30~14_combout\ : std_logic;
SIGNAL \source2|Mux30~15_combout\ : std_logic;
SIGNAL \source2|Mux30~4_combout\ : std_logic;
SIGNAL \source2|Mux30~5_combout\ : std_logic;
SIGNAL \source2|Mux30~6_combout\ : std_logic;
SIGNAL \source2|Mux30~7_combout\ : std_logic;
SIGNAL \source2|Mux30~8_combout\ : std_logic;
SIGNAL \source2|Mux30~9_combout\ : std_logic;
SIGNAL \source2|Mux30~10_combout\ : std_logic;
SIGNAL \source2|Mux30~2_combout\ : std_logic;
SIGNAL \source2|Mux30~3_combout\ : std_logic;
SIGNAL \source2|Mux30~11_combout\ : std_logic;
SIGNAL \source2|Mux30~16_combout\ : std_logic;
SIGNAL \source2|Mux30~19_combout\ : std_logic;
SIGNAL \source2|Mux29~7_combout\ : std_logic;
SIGNAL \source2|Mux29~8_combout\ : std_logic;
SIGNAL \source2|Mux29~0_combout\ : std_logic;
SIGNAL \source2|Mux29~1_combout\ : std_logic;
SIGNAL \source2|Mux29~2_combout\ : std_logic;
SIGNAL \source2|Mux29~3_combout\ : std_logic;
SIGNAL \source2|Mux29~4_combout\ : std_logic;
SIGNAL \source2|Mux29~5_combout\ : std_logic;
SIGNAL \source2|Mux29~6_combout\ : std_logic;
SIGNAL \source2|Mux29~9_combout\ : std_logic;
SIGNAL \source2|Mux29~12_combout\ : std_logic;
SIGNAL \source2|Mux29~13_combout\ : std_logic;
SIGNAL \source2|Mux29~14_combout\ : std_logic;
SIGNAL \source2|Mux29~15_combout\ : std_logic;
SIGNAL \source2|Mux29~10_combout\ : std_logic;
SIGNAL \source2|Mux29~11_combout\ : std_logic;
SIGNAL \source2|Mux29~16_combout\ : std_logic;
SIGNAL \source2|Mux29~17_combout\ : std_logic;
SIGNAL \source2|Mux29~18_combout\ : std_logic;
SIGNAL \source2|Mux29~19_combout\ : std_logic;
SIGNAL \source2|Mux28~12_combout\ : std_logic;
SIGNAL \source2|Mux28~13_combout\ : std_logic;
SIGNAL \source2|Mux28~14_combout\ : std_logic;
SIGNAL \source2|Mux28~15_combout\ : std_logic;
SIGNAL \source2|Mux28~9_combout\ : std_logic;
SIGNAL \source2|Mux28~10_combout\ : std_logic;
SIGNAL \source2|Mux28~2_combout\ : std_logic;
SIGNAL \source2|Mux28~3_combout\ : std_logic;
SIGNAL \source2|Mux28~4_combout\ : std_logic;
SIGNAL \source2|Mux28~5_combout\ : std_logic;
SIGNAL \source2|Mux28~6_combout\ : std_logic;
SIGNAL \source2|Mux28~7_combout\ : std_logic;
SIGNAL \source2|Mux28~8_combout\ : std_logic;
SIGNAL \source2|Mux28~11_combout\ : std_logic;
SIGNAL \source2|Mux28~16_combout\ : std_logic;
SIGNAL \source2|Mux28~17_combout\ : std_logic;
SIGNAL \source2|Mux28~18_combout\ : std_logic;
SIGNAL \source2|Mux28~0_combout\ : std_logic;
SIGNAL \source2|Mux28~1_combout\ : std_logic;
SIGNAL \source2|Mux28~19_combout\ : std_logic;
SIGNAL \source2|Mux27~17_combout\ : std_logic;
SIGNAL \source2|Mux27~18_combout\ : std_logic;
SIGNAL \source2|Mux27~12_combout\ : std_logic;
SIGNAL \source2|Mux27~13_combout\ : std_logic;
SIGNAL \source2|Mux27~14_combout\ : std_logic;
SIGNAL \source2|Mux27~15_combout\ : std_logic;
SIGNAL \source2|Mux27~10_combout\ : std_logic;
SIGNAL \source2|Mux27~11_combout\ : std_logic;
SIGNAL \source2|Mux27~16_combout\ : std_logic;
SIGNAL \source2|Mux27~2_combout\ : std_logic;
SIGNAL \source2|Mux27~3_combout\ : std_logic;
SIGNAL \source2|Mux27~4_combout\ : std_logic;
SIGNAL \source2|Mux27~5_combout\ : std_logic;
SIGNAL \source2|Mux27~6_combout\ : std_logic;
SIGNAL \source2|Mux27~7_combout\ : std_logic;
SIGNAL \source2|Mux27~8_combout\ : std_logic;
SIGNAL \source2|Mux27~0_combout\ : std_logic;
SIGNAL \source2|Mux27~1_combout\ : std_logic;
SIGNAL \source2|Mux27~9_combout\ : std_logic;
SIGNAL \source2|Mux27~19_combout\ : std_logic;
SIGNAL \source2|Mux26~17_combout\ : std_logic;
SIGNAL \source2|Mux26~18_combout\ : std_logic;
SIGNAL \source2|Mux26~12_combout\ : std_logic;
SIGNAL \source2|Mux26~13_combout\ : std_logic;
SIGNAL \source2|Mux26~14_combout\ : std_logic;
SIGNAL \source2|Mux26~15_combout\ : std_logic;
SIGNAL \source2|Mux26~9_combout\ : std_logic;
SIGNAL \source2|Mux26~10_combout\ : std_logic;
SIGNAL \source2|Mux26~2_combout\ : std_logic;
SIGNAL \source2|Mux26~3_combout\ : std_logic;
SIGNAL \source2|Mux26~4_combout\ : std_logic;
SIGNAL \source2|Mux26~5_combout\ : std_logic;
SIGNAL \source2|Mux26~6_combout\ : std_logic;
SIGNAL \source2|Mux26~7_combout\ : std_logic;
SIGNAL \source2|Mux26~8_combout\ : std_logic;
SIGNAL \source2|Mux26~11_combout\ : std_logic;
SIGNAL \source2|Mux26~16_combout\ : std_logic;
SIGNAL \source2|Mux26~0_combout\ : std_logic;
SIGNAL \source2|Mux26~1_combout\ : std_logic;
SIGNAL \source2|Mux26~19_combout\ : std_logic;
SIGNAL \source2|Mux25~7_combout\ : std_logic;
SIGNAL \source2|Mux25~8_combout\ : std_logic;
SIGNAL \source2|Mux25~0_combout\ : std_logic;
SIGNAL \source2|Mux25~1_combout\ : std_logic;
SIGNAL \source2|Mux25~2_combout\ : std_logic;
SIGNAL \source2|Mux25~3_combout\ : std_logic;
SIGNAL \source2|Mux25~4_combout\ : std_logic;
SIGNAL \source2|Mux25~5_combout\ : std_logic;
SIGNAL \source2|Mux25~6_combout\ : std_logic;
SIGNAL \source2|Mux25~9_combout\ : std_logic;
SIGNAL \source2|Mux25~17_combout\ : std_logic;
SIGNAL \source2|Mux25~18_combout\ : std_logic;
SIGNAL \source2|Mux25~10_combout\ : std_logic;
SIGNAL \source2|Mux25~11_combout\ : std_logic;
SIGNAL \source2|Mux25~12_combout\ : std_logic;
SIGNAL \source2|Mux25~13_combout\ : std_logic;
SIGNAL \source2|Mux25~14_combout\ : std_logic;
SIGNAL \source2|Mux25~15_combout\ : std_logic;
SIGNAL \source2|Mux25~16_combout\ : std_logic;
SIGNAL \source2|Mux25~19_combout\ : std_logic;
SIGNAL \source2|Mux24~17_combout\ : std_logic;
SIGNAL \source2|Mux24~18_combout\ : std_logic;
SIGNAL \source2|Mux24~19_combout\ : std_logic;
SIGNAL \source2|Mux24~20_combout\ : std_logic;
SIGNAL \source2|Mux24~7_combout\ : std_logic;
SIGNAL \source2|Mux24~8_combout\ : std_logic;
SIGNAL \source2|Mux24~11_combout\ : std_logic;
SIGNAL \source2|Mux24~12_combout\ : std_logic;
SIGNAL \source2|Mux24~9_combout\ : std_logic;
SIGNAL \source2|Mux24~10_combout\ : std_logic;
SIGNAL \source2|Mux24~13_combout\ : std_logic;
SIGNAL \source2|Mux24~14_combout\ : std_logic;
SIGNAL \source2|Mux24~15_combout\ : std_logic;
SIGNAL \source2|Mux24~16_combout\ : std_logic;
SIGNAL \source2|Mux24~21_combout\ : std_logic;
SIGNAL \source2|Mux24~5_combout\ : std_logic;
SIGNAL \source2|Mux24~6_combout\ : std_logic;
SIGNAL \source2|Mux24~22_combout\ : std_logic;
SIGNAL \source2|Mux24~23_combout\ : std_logic;
SIGNAL \source2|Mux24~24_combout\ : std_logic;
SIGNAL \source2|Mux23~0_combout\ : std_logic;
SIGNAL \source2|Mux23~1_combout\ : std_logic;
SIGNAL \source2|Mux23~7_combout\ : std_logic;
SIGNAL \source2|Mux23~8_combout\ : std_logic;
SIGNAL \source2|Mux23~2_combout\ : std_logic;
SIGNAL \source2|Mux23~3_combout\ : std_logic;
SIGNAL \source2|Mux23~4_combout\ : std_logic;
SIGNAL \source2|Mux23~5_combout\ : std_logic;
SIGNAL \source2|Mux23~6_combout\ : std_logic;
SIGNAL \source2|Mux23~9_combout\ : std_logic;
SIGNAL \source2|Mux23~12_combout\ : std_logic;
SIGNAL \source2|Mux23~13_combout\ : std_logic;
SIGNAL \source2|Mux23~14_combout\ : std_logic;
SIGNAL \source2|Mux23~15_combout\ : std_logic;
SIGNAL \source2|Mux23~10_combout\ : std_logic;
SIGNAL \source2|Mux23~11_combout\ : std_logic;
SIGNAL \source2|Mux23~16_combout\ : std_logic;
SIGNAL \source2|Mux23~17_combout\ : std_logic;
SIGNAL \source2|Mux23~18_combout\ : std_logic;
SIGNAL \source2|Mux23~19_combout\ : std_logic;
SIGNAL \source2|Mux22~0_combout\ : std_logic;
SIGNAL \source2|Mux22~1_combout\ : std_logic;
SIGNAL \source2|Mux22~12_combout\ : std_logic;
SIGNAL \source2|Mux22~13_combout\ : std_logic;
SIGNAL \source2|Mux22~14_combout\ : std_logic;
SIGNAL \source2|Mux22~15_combout\ : std_logic;
SIGNAL \source2|Mux22~2_combout\ : std_logic;
SIGNAL \source2|Mux22~3_combout\ : std_logic;
SIGNAL \source2|Mux22~4_combout\ : std_logic;
SIGNAL \source2|Mux22~5_combout\ : std_logic;
SIGNAL \source2|Mux22~6_combout\ : std_logic;
SIGNAL \source2|Mux22~7_combout\ : std_logic;
SIGNAL \source2|Mux22~8_combout\ : std_logic;
SIGNAL \source2|Mux22~9_combout\ : std_logic;
SIGNAL \source2|Mux22~10_combout\ : std_logic;
SIGNAL \source2|Mux22~11_combout\ : std_logic;
SIGNAL \source2|Mux22~16_combout\ : std_logic;
SIGNAL \source2|Mux22~17_combout\ : std_logic;
SIGNAL \source2|Mux22~18_combout\ : std_logic;
SIGNAL \source2|Mux22~19_combout\ : std_logic;
SIGNAL \source2|Mux21~0_combout\ : std_logic;
SIGNAL \source2|Mux21~1_combout\ : std_logic;
SIGNAL \source2|Mux21~7_combout\ : std_logic;
SIGNAL \source2|Mux21~8_combout\ : std_logic;
SIGNAL \source2|Mux21~4_combout\ : std_logic;
SIGNAL \source2|Mux21~5_combout\ : std_logic;
SIGNAL \source2|Mux21~2_combout\ : std_logic;
SIGNAL \source2|Mux21~3_combout\ : std_logic;
SIGNAL \source2|Mux21~6_combout\ : std_logic;
SIGNAL \source2|Mux21~9_combout\ : std_logic;
SIGNAL \source2|Mux21~17_combout\ : std_logic;
SIGNAL \source2|Mux21~18_combout\ : std_logic;
SIGNAL \source2|Mux21~12_combout\ : std_logic;
SIGNAL \source2|Mux21~13_combout\ : std_logic;
SIGNAL \source2|Mux21~14_combout\ : std_logic;
SIGNAL \source2|Mux21~15_combout\ : std_logic;
SIGNAL \source2|Mux21~10_combout\ : std_logic;
SIGNAL \source2|Mux21~11_combout\ : std_logic;
SIGNAL \source2|Mux21~16_combout\ : std_logic;
SIGNAL \source2|Mux21~19_combout\ : std_logic;
SIGNAL \source2|Mux20~12_combout\ : std_logic;
SIGNAL \source2|Mux20~13_combout\ : std_logic;
SIGNAL \source2|Mux20~14_combout\ : std_logic;
SIGNAL \source2|Mux20~15_combout\ : std_logic;
SIGNAL \source2|Mux20~2_combout\ : std_logic;
SIGNAL \source2|Mux20~3_combout\ : std_logic;
SIGNAL \source2|Mux20~9_combout\ : std_logic;
SIGNAL \source2|Mux20~10_combout\ : std_logic;
SIGNAL \source2|Mux20~6_combout\ : std_logic;
SIGNAL \source2|Mux20~7_combout\ : std_logic;
SIGNAL \source2|Mux20~4_combout\ : std_logic;
SIGNAL \source2|Mux20~5_combout\ : std_logic;
SIGNAL \source2|Mux20~8_combout\ : std_logic;
SIGNAL \source2|Mux20~11_combout\ : std_logic;
SIGNAL \source2|Mux20~16_combout\ : std_logic;
SIGNAL \source2|Mux20~0_combout\ : std_logic;
SIGNAL \source2|Mux20~1_combout\ : std_logic;
SIGNAL \source2|Mux20~17_combout\ : std_logic;
SIGNAL \source2|Mux20~18_combout\ : std_logic;
SIGNAL \source2|Mux20~19_combout\ : std_logic;
SIGNAL \source2|Mux19~17_combout\ : std_logic;
SIGNAL \source2|Mux19~18_combout\ : std_logic;
SIGNAL \source2|Mux19~10_combout\ : std_logic;
SIGNAL \source2|Mux19~11_combout\ : std_logic;
SIGNAL \source2|Mux19~12_combout\ : std_logic;
SIGNAL \source2|Mux19~13_combout\ : std_logic;
SIGNAL \source2|Mux19~14_combout\ : std_logic;
SIGNAL \source2|Mux19~15_combout\ : std_logic;
SIGNAL \source2|Mux19~16_combout\ : std_logic;
SIGNAL \source2|Mux19~7_combout\ : std_logic;
SIGNAL \source2|Mux19~8_combout\ : std_logic;
SIGNAL \source2|Mux19~0_combout\ : std_logic;
SIGNAL \source2|Mux19~1_combout\ : std_logic;
SIGNAL \source2|Mux19~2_combout\ : std_logic;
SIGNAL \source2|Mux19~3_combout\ : std_logic;
SIGNAL \source2|Mux19~4_combout\ : std_logic;
SIGNAL \source2|Mux19~5_combout\ : std_logic;
SIGNAL \source2|Mux19~6_combout\ : std_logic;
SIGNAL \source2|Mux19~9_combout\ : std_logic;
SIGNAL \source2|Mux19~19_combout\ : std_logic;
SIGNAL \source2|Mux18~12_combout\ : std_logic;
SIGNAL \source2|Mux18~13_combout\ : std_logic;
SIGNAL \source2|Mux18~14_combout\ : std_logic;
SIGNAL \source2|Mux18~15_combout\ : std_logic;
SIGNAL \source2|Mux18~9_combout\ : std_logic;
SIGNAL \source2|Mux18~10_combout\ : std_logic;
SIGNAL \source2|Mux18~4_combout\ : std_logic;
SIGNAL \source2|Mux18~5_combout\ : std_logic;
SIGNAL \source2|Mux18~6_combout\ : std_logic;
SIGNAL \source2|Mux18~7_combout\ : std_logic;
SIGNAL \source2|Mux18~8_combout\ : std_logic;
SIGNAL \source2|Mux18~2_combout\ : std_logic;
SIGNAL \source2|Mux18~3_combout\ : std_logic;
SIGNAL \source2|Mux18~11_combout\ : std_logic;
SIGNAL \source2|Mux18~16_combout\ : std_logic;
SIGNAL \source2|Mux18~0_combout\ : std_logic;
SIGNAL \source2|Mux18~1_combout\ : std_logic;
SIGNAL \source2|Mux18~17_combout\ : std_logic;
SIGNAL \source2|Mux18~18_combout\ : std_logic;
SIGNAL \source2|Mux18~19_combout\ : std_logic;
SIGNAL \source2|Mux17~17_combout\ : std_logic;
SIGNAL \source2|Mux17~18_combout\ : std_logic;
SIGNAL \source2|Mux17~0_combout\ : std_logic;
SIGNAL \source2|Mux17~1_combout\ : std_logic;
SIGNAL \source2|Mux17~7_combout\ : std_logic;
SIGNAL \source2|Mux17~8_combout\ : std_logic;
SIGNAL \source2|Mux17~4_combout\ : std_logic;
SIGNAL \source2|Mux17~5_combout\ : std_logic;
SIGNAL \source2|Mux17~2_combout\ : std_logic;
SIGNAL \source2|Mux17~3_combout\ : std_logic;
SIGNAL \source2|Mux17~6_combout\ : std_logic;
SIGNAL \source2|Mux17~9_combout\ : std_logic;
SIGNAL \source2|Mux17~12_combout\ : std_logic;
SIGNAL \source2|Mux17~13_combout\ : std_logic;
SIGNAL \source2|Mux17~14_combout\ : std_logic;
SIGNAL \source2|Mux17~15_combout\ : std_logic;
SIGNAL \source2|Mux17~10_combout\ : std_logic;
SIGNAL \source2|Mux17~11_combout\ : std_logic;
SIGNAL \source2|Mux17~16_combout\ : std_logic;
SIGNAL \source2|Mux17~19_combout\ : std_logic;
SIGNAL \source2|Mux16~17_combout\ : std_logic;
SIGNAL \source2|Mux16~18_combout\ : std_logic;
SIGNAL \source2|Mux16~12_combout\ : std_logic;
SIGNAL \source2|Mux16~13_combout\ : std_logic;
SIGNAL \source2|Mux16~14_combout\ : std_logic;
SIGNAL \source2|Mux16~15_combout\ : std_logic;
SIGNAL \source2|Mux16~4_combout\ : std_logic;
SIGNAL \source2|Mux16~5_combout\ : std_logic;
SIGNAL \source2|Mux16~6_combout\ : std_logic;
SIGNAL \source2|Mux16~7_combout\ : std_logic;
SIGNAL \source2|Mux16~8_combout\ : std_logic;
SIGNAL \source2|Mux16~9_combout\ : std_logic;
SIGNAL \source2|Mux16~10_combout\ : std_logic;
SIGNAL \source2|Mux16~2_combout\ : std_logic;
SIGNAL \source2|Mux16~3_combout\ : std_logic;
SIGNAL \source2|Mux16~11_combout\ : std_logic;
SIGNAL \source2|Mux16~16_combout\ : std_logic;
SIGNAL \source2|Mux16~0_combout\ : std_logic;
SIGNAL \source2|Mux16~1_combout\ : std_logic;
SIGNAL \source2|Mux16~19_combout\ : std_logic;
SIGNAL \source2|Mux15~17_combout\ : std_logic;
SIGNAL \source2|Mux15~18_combout\ : std_logic;
SIGNAL \source2|Mux15~0_combout\ : std_logic;
SIGNAL \source2|Mux15~1_combout\ : std_logic;
SIGNAL \source2|Mux15~7_combout\ : std_logic;
SIGNAL \source2|Mux15~8_combout\ : std_logic;
SIGNAL \source2|Mux15~2_combout\ : std_logic;
SIGNAL \source2|Mux15~3_combout\ : std_logic;
SIGNAL \source2|Mux15~4_combout\ : std_logic;
SIGNAL \source2|Mux15~5_combout\ : std_logic;
SIGNAL \source2|Mux15~6_combout\ : std_logic;
SIGNAL \source2|Mux15~9_combout\ : std_logic;
SIGNAL \source2|Mux15~10_combout\ : std_logic;
SIGNAL \source2|Mux15~11_combout\ : std_logic;
SIGNAL \source2|Mux15~12_combout\ : std_logic;
SIGNAL \source2|Mux15~13_combout\ : std_logic;
SIGNAL \source2|Mux15~14_combout\ : std_logic;
SIGNAL \source2|Mux15~15_combout\ : std_logic;
SIGNAL \source2|Mux15~16_combout\ : std_logic;
SIGNAL \source2|Mux15~19_combout\ : std_logic;
SIGNAL \source2|Mux14~17_combout\ : std_logic;
SIGNAL \source2|Mux14~18_combout\ : std_logic;
SIGNAL \source2|Mux14~12_combout\ : std_logic;
SIGNAL \source2|Mux14~13_combout\ : std_logic;
SIGNAL \source2|Mux14~14_combout\ : std_logic;
SIGNAL \source2|Mux14~15_combout\ : std_logic;
SIGNAL \source2|Mux14~9_combout\ : std_logic;
SIGNAL \source2|Mux14~10_combout\ : std_logic;
SIGNAL \source2|Mux14~6_combout\ : std_logic;
SIGNAL \source2|Mux14~7_combout\ : std_logic;
SIGNAL \source2|Mux14~4_combout\ : std_logic;
SIGNAL \source2|Mux14~5_combout\ : std_logic;
SIGNAL \source2|Mux14~8_combout\ : std_logic;
SIGNAL \source2|Mux14~2_combout\ : std_logic;
SIGNAL \source2|Mux14~3_combout\ : std_logic;
SIGNAL \source2|Mux14~11_combout\ : std_logic;
SIGNAL \source2|Mux14~16_combout\ : std_logic;
SIGNAL \source2|Mux14~0_combout\ : std_logic;
SIGNAL \source2|Mux14~1_combout\ : std_logic;
SIGNAL \source2|Mux14~19_combout\ : std_logic;
SIGNAL \source2|Mux13~7_combout\ : std_logic;
SIGNAL \source2|Mux13~8_combout\ : std_logic;
SIGNAL \source2|Mux13~0_combout\ : std_logic;
SIGNAL \source2|Mux13~1_combout\ : std_logic;
SIGNAL \source2|Mux13~2_combout\ : std_logic;
SIGNAL \source2|Mux13~3_combout\ : std_logic;
SIGNAL \source2|Mux13~4_combout\ : std_logic;
SIGNAL \source2|Mux13~5_combout\ : std_logic;
SIGNAL \source2|Mux13~6_combout\ : std_logic;
SIGNAL \source2|Mux13~9_combout\ : std_logic;
SIGNAL \source2|Mux13~10_combout\ : std_logic;
SIGNAL \source2|Mux13~11_combout\ : std_logic;
SIGNAL \source2|Mux13~12_combout\ : std_logic;
SIGNAL \source2|Mux13~13_combout\ : std_logic;
SIGNAL \source2|Mux13~14_combout\ : std_logic;
SIGNAL \source2|Mux13~15_combout\ : std_logic;
SIGNAL \source2|Mux13~16_combout\ : std_logic;
SIGNAL \source2|Mux13~17_combout\ : std_logic;
SIGNAL \source2|Mux13~18_combout\ : std_logic;
SIGNAL \source2|Mux13~19_combout\ : std_logic;
SIGNAL \source2|Mux12~4_combout\ : std_logic;
SIGNAL \source2|Mux12~5_combout\ : std_logic;
SIGNAL \source2|Mux12~6_combout\ : std_logic;
SIGNAL \source2|Mux12~7_combout\ : std_logic;
SIGNAL \source2|Mux12~8_combout\ : std_logic;
SIGNAL \source2|Mux12~2_combout\ : std_logic;
SIGNAL \source2|Mux12~3_combout\ : std_logic;
SIGNAL \source2|Mux12~9_combout\ : std_logic;
SIGNAL \source2|Mux12~10_combout\ : std_logic;
SIGNAL \source2|Mux12~11_combout\ : std_logic;
SIGNAL \source2|Mux12~12_combout\ : std_logic;
SIGNAL \source2|Mux12~13_combout\ : std_logic;
SIGNAL \source2|Mux12~14_combout\ : std_logic;
SIGNAL \source2|Mux12~15_combout\ : std_logic;
SIGNAL \source2|Mux12~16_combout\ : std_logic;
SIGNAL \source2|Mux12~17_combout\ : std_logic;
SIGNAL \source2|Mux12~18_combout\ : std_logic;
SIGNAL \source2|Mux12~0_combout\ : std_logic;
SIGNAL \source2|Mux12~1_combout\ : std_logic;
SIGNAL \source2|Mux12~19_combout\ : std_logic;
SIGNAL \source2|Mux11~17_combout\ : std_logic;
SIGNAL \source2|Mux11~18_combout\ : std_logic;
SIGNAL \source2|Mux11~12_combout\ : std_logic;
SIGNAL \source2|Mux11~13_combout\ : std_logic;
SIGNAL \source2|Mux11~14_combout\ : std_logic;
SIGNAL \source2|Mux11~15_combout\ : std_logic;
SIGNAL \source2|Mux11~10_combout\ : std_logic;
SIGNAL \source2|Mux11~11_combout\ : std_logic;
SIGNAL \source2|Mux11~16_combout\ : std_logic;
SIGNAL \source2|Mux11~7_combout\ : std_logic;
SIGNAL \source2|Mux11~8_combout\ : std_logic;
SIGNAL \source2|Mux11~0_combout\ : std_logic;
SIGNAL \source2|Mux11~1_combout\ : std_logic;
SIGNAL \source2|Mux11~2_combout\ : std_logic;
SIGNAL \source2|Mux11~3_combout\ : std_logic;
SIGNAL \source2|Mux11~4_combout\ : std_logic;
SIGNAL \source2|Mux11~5_combout\ : std_logic;
SIGNAL \source2|Mux11~6_combout\ : std_logic;
SIGNAL \source2|Mux11~9_combout\ : std_logic;
SIGNAL \source2|Mux11~19_combout\ : std_logic;
SIGNAL \source2|Mux10~4_combout\ : std_logic;
SIGNAL \source2|Mux10~5_combout\ : std_logic;
SIGNAL \source2|Mux10~6_combout\ : std_logic;
SIGNAL \source2|Mux10~7_combout\ : std_logic;
SIGNAL \source2|Mux10~8_combout\ : std_logic;
SIGNAL \source2|Mux10~2_combout\ : std_logic;
SIGNAL \source2|Mux10~3_combout\ : std_logic;
SIGNAL \source2|Mux10~9_combout\ : std_logic;
SIGNAL \source2|Mux10~10_combout\ : std_logic;
SIGNAL \source2|Mux10~11_combout\ : std_logic;
SIGNAL \source2|Mux10~12_combout\ : std_logic;
SIGNAL \source2|Mux10~13_combout\ : std_logic;
SIGNAL \source2|Mux10~14_combout\ : std_logic;
SIGNAL \source2|Mux10~15_combout\ : std_logic;
SIGNAL \source2|Mux10~16_combout\ : std_logic;
SIGNAL \source2|Mux10~0_combout\ : std_logic;
SIGNAL \source2|Mux10~1_combout\ : std_logic;
SIGNAL \source2|Mux10~17_combout\ : std_logic;
SIGNAL \source2|Mux10~18_combout\ : std_logic;
SIGNAL \source2|Mux10~19_combout\ : std_logic;
SIGNAL \source2|Mux9~17_combout\ : std_logic;
SIGNAL \source2|Mux9~18_combout\ : std_logic;
SIGNAL \source2|Mux9~0_combout\ : std_logic;
SIGNAL \source2|Mux9~1_combout\ : std_logic;
SIGNAL \source2|Mux9~7_combout\ : std_logic;
SIGNAL \source2|Mux9~8_combout\ : std_logic;
SIGNAL \source2|Mux9~2_combout\ : std_logic;
SIGNAL \source2|Mux9~3_combout\ : std_logic;
SIGNAL \source2|Mux9~4_combout\ : std_logic;
SIGNAL \source2|Mux9~5_combout\ : std_logic;
SIGNAL \source2|Mux9~6_combout\ : std_logic;
SIGNAL \source2|Mux9~9_combout\ : std_logic;
SIGNAL \source2|Mux9~12_combout\ : std_logic;
SIGNAL \source2|Mux9~13_combout\ : std_logic;
SIGNAL \source2|Mux9~14_combout\ : std_logic;
SIGNAL \source2|Mux9~15_combout\ : std_logic;
SIGNAL \source2|Mux9~10_combout\ : std_logic;
SIGNAL \source2|Mux9~11_combout\ : std_logic;
SIGNAL \source2|Mux9~16_combout\ : std_logic;
SIGNAL \source2|Mux9~19_combout\ : std_logic;
SIGNAL \source2|Mux8~17_combout\ : std_logic;
SIGNAL \source2|Mux8~18_combout\ : std_logic;
SIGNAL \source2|Mux8~9_combout\ : std_logic;
SIGNAL \source2|Mux8~10_combout\ : std_logic;
SIGNAL \source2|Mux8~2_combout\ : std_logic;
SIGNAL \source2|Mux8~3_combout\ : std_logic;
SIGNAL \source2|Mux8~6_combout\ : std_logic;
SIGNAL \source2|Mux8~7_combout\ : std_logic;
SIGNAL \source2|Mux8~4_combout\ : std_logic;
SIGNAL \source2|Mux8~5_combout\ : std_logic;
SIGNAL \source2|Mux8~8_combout\ : std_logic;
SIGNAL \source2|Mux8~11_combout\ : std_logic;
SIGNAL \source2|Mux8~12_combout\ : std_logic;
SIGNAL \source2|Mux8~13_combout\ : std_logic;
SIGNAL \source2|Mux8~14_combout\ : std_logic;
SIGNAL \source2|Mux8~15_combout\ : std_logic;
SIGNAL \source2|Mux8~16_combout\ : std_logic;
SIGNAL \source2|Mux8~0_combout\ : std_logic;
SIGNAL \source2|Mux8~1_combout\ : std_logic;
SIGNAL \source2|Mux8~19_combout\ : std_logic;
SIGNAL \source2|Mux7~2_combout\ : std_logic;
SIGNAL \source2|Mux7~3_combout\ : std_logic;
SIGNAL \source2|Mux7~4_combout\ : std_logic;
SIGNAL \source2|Mux7~5_combout\ : std_logic;
SIGNAL \source2|Mux7~6_combout\ : std_logic;
SIGNAL \source2|Mux7~0_combout\ : std_logic;
SIGNAL \source2|Mux7~1_combout\ : std_logic;
SIGNAL \source2|Mux7~7_combout\ : std_logic;
SIGNAL \source2|Mux7~8_combout\ : std_logic;
SIGNAL \source2|Mux7~9_combout\ : std_logic;
SIGNAL \source2|Mux7~10_combout\ : std_logic;
SIGNAL \source2|Mux7~11_combout\ : std_logic;
SIGNAL \source2|Mux7~12_combout\ : std_logic;
SIGNAL \source2|Mux7~13_combout\ : std_logic;
SIGNAL \source2|Mux7~14_combout\ : std_logic;
SIGNAL \source2|Mux7~15_combout\ : std_logic;
SIGNAL \source2|Mux7~16_combout\ : std_logic;
SIGNAL \source2|Mux7~17_combout\ : std_logic;
SIGNAL \source2|Mux7~18_combout\ : std_logic;
SIGNAL \source2|Mux7~19_combout\ : std_logic;
SIGNAL \source2|Mux6~0_combout\ : std_logic;
SIGNAL \source2|Mux6~1_combout\ : std_logic;
SIGNAL \source2|Mux6~17_combout\ : std_logic;
SIGNAL \source2|Mux6~18_combout\ : std_logic;
SIGNAL \source2|Mux6~9_combout\ : std_logic;
SIGNAL \source2|Mux6~10_combout\ : std_logic;
SIGNAL \source2|Mux6~2_combout\ : std_logic;
SIGNAL \source2|Mux6~3_combout\ : std_logic;
SIGNAL \source2|Mux6~6_combout\ : std_logic;
SIGNAL \source2|Mux6~7_combout\ : std_logic;
SIGNAL \source2|Mux6~4_combout\ : std_logic;
SIGNAL \source2|Mux6~5_combout\ : std_logic;
SIGNAL \source2|Mux6~8_combout\ : std_logic;
SIGNAL \source2|Mux6~11_combout\ : std_logic;
SIGNAL \source2|Mux6~12_combout\ : std_logic;
SIGNAL \source2|Mux6~13_combout\ : std_logic;
SIGNAL \source2|Mux6~14_combout\ : std_logic;
SIGNAL \source2|Mux6~15_combout\ : std_logic;
SIGNAL \source2|Mux6~16_combout\ : std_logic;
SIGNAL \source2|Mux6~19_combout\ : std_logic;
SIGNAL \source2|Mux5~12_combout\ : std_logic;
SIGNAL \source2|Mux5~13_combout\ : std_logic;
SIGNAL \source2|Mux5~14_combout\ : std_logic;
SIGNAL \source2|Mux5~15_combout\ : std_logic;
SIGNAL \source2|Mux5~10_combout\ : std_logic;
SIGNAL \source2|Mux5~11_combout\ : std_logic;
SIGNAL \source2|Mux5~16_combout\ : std_logic;
SIGNAL \source2|Mux5~7_combout\ : std_logic;
SIGNAL \source2|Mux5~8_combout\ : std_logic;
SIGNAL \source2|Mux5~0_combout\ : std_logic;
SIGNAL \source2|Mux5~1_combout\ : std_logic;
SIGNAL \source2|Mux5~2_combout\ : std_logic;
SIGNAL \source2|Mux5~3_combout\ : std_logic;
SIGNAL \source2|Mux5~4_combout\ : std_logic;
SIGNAL \source2|Mux5~5_combout\ : std_logic;
SIGNAL \source2|Mux5~6_combout\ : std_logic;
SIGNAL \source2|Mux5~9_combout\ : std_logic;
SIGNAL \source2|Mux5~17_combout\ : std_logic;
SIGNAL \source2|Mux5~18_combout\ : std_logic;
SIGNAL \source2|Mux5~19_combout\ : std_logic;
SIGNAL \source2|Mux4~17_combout\ : std_logic;
SIGNAL \source2|Mux4~18_combout\ : std_logic;
SIGNAL \source2|Mux4~0_combout\ : std_logic;
SIGNAL \source2|Mux4~1_combout\ : std_logic;
SIGNAL \source2|Mux4~12_combout\ : std_logic;
SIGNAL \source2|Mux4~13_combout\ : std_logic;
SIGNAL \source2|Mux4~14_combout\ : std_logic;
SIGNAL \source2|Mux4~15_combout\ : std_logic;
SIGNAL \source2|Mux4~9_combout\ : std_logic;
SIGNAL \source2|Mux4~10_combout\ : std_logic;
SIGNAL \source2|Mux4~2_combout\ : std_logic;
SIGNAL \source2|Mux4~3_combout\ : std_logic;
SIGNAL \source2|Mux4~4_combout\ : std_logic;
SIGNAL \source2|Mux4~5_combout\ : std_logic;
SIGNAL \source2|Mux4~6_combout\ : std_logic;
SIGNAL \source2|Mux4~7_combout\ : std_logic;
SIGNAL \source2|Mux4~8_combout\ : std_logic;
SIGNAL \source2|Mux4~11_combout\ : std_logic;
SIGNAL \source2|Mux4~16_combout\ : std_logic;
SIGNAL \source2|Mux4~19_combout\ : std_logic;
SIGNAL \source2|Mux3~7_combout\ : std_logic;
SIGNAL \source2|Mux3~8_combout\ : std_logic;
SIGNAL \source2|Mux3~0_combout\ : std_logic;
SIGNAL \source2|Mux3~1_combout\ : std_logic;
SIGNAL \source2|Mux3~2_combout\ : std_logic;
SIGNAL \source2|Mux3~3_combout\ : std_logic;
SIGNAL \source2|Mux3~4_combout\ : std_logic;
SIGNAL \source2|Mux3~5_combout\ : std_logic;
SIGNAL \source2|Mux3~6_combout\ : std_logic;
SIGNAL \source2|Mux3~9_combout\ : std_logic;
SIGNAL \source2|Mux3~17_combout\ : std_logic;
SIGNAL \source2|Mux3~18_combout\ : std_logic;
SIGNAL \source2|Mux3~10_combout\ : std_logic;
SIGNAL \source2|Mux3~11_combout\ : std_logic;
SIGNAL \source2|Mux3~12_combout\ : std_logic;
SIGNAL \source2|Mux3~13_combout\ : std_logic;
SIGNAL \source2|Mux3~14_combout\ : std_logic;
SIGNAL \source2|Mux3~15_combout\ : std_logic;
SIGNAL \source2|Mux3~16_combout\ : std_logic;
SIGNAL \source2|Mux3~19_combout\ : std_logic;
SIGNAL \source2|Mux2~0_combout\ : std_logic;
SIGNAL \source2|Mux2~1_combout\ : std_logic;
SIGNAL \source2|Mux2~17_combout\ : std_logic;
SIGNAL \source2|Mux2~18_combout\ : std_logic;
SIGNAL \source2|Mux2~12_combout\ : std_logic;
SIGNAL \source2|Mux2~13_combout\ : std_logic;
SIGNAL \source2|Mux2~14_combout\ : std_logic;
SIGNAL \source2|Mux2~15_combout\ : std_logic;
SIGNAL \source2|Mux2~2_combout\ : std_logic;
SIGNAL \source2|Mux2~3_combout\ : std_logic;
SIGNAL \source2|Mux2~9_combout\ : std_logic;
SIGNAL \source2|Mux2~10_combout\ : std_logic;
SIGNAL \source2|Mux2~4_combout\ : std_logic;
SIGNAL \source2|Mux2~5_combout\ : std_logic;
SIGNAL \source2|Mux2~6_combout\ : std_logic;
SIGNAL \source2|Mux2~7_combout\ : std_logic;
SIGNAL \source2|Mux2~8_combout\ : std_logic;
SIGNAL \source2|Mux2~11_combout\ : std_logic;
SIGNAL \source2|Mux2~16_combout\ : std_logic;
SIGNAL \source2|Mux2~19_combout\ : std_logic;
SIGNAL \source2|Mux1~2_combout\ : std_logic;
SIGNAL \source2|Mux1~3_combout\ : std_logic;
SIGNAL \source2|Mux1~4_combout\ : std_logic;
SIGNAL \source2|Mux1~5_combout\ : std_logic;
SIGNAL \source2|Mux1~6_combout\ : std_logic;
SIGNAL \source2|Mux1~0_combout\ : std_logic;
SIGNAL \source2|Mux1~1_combout\ : std_logic;
SIGNAL \source2|Mux1~7_combout\ : std_logic;
SIGNAL \source2|Mux1~8_combout\ : std_logic;
SIGNAL \source2|Mux1~9_combout\ : std_logic;
SIGNAL \source2|Mux1~12_combout\ : std_logic;
SIGNAL \source2|Mux1~13_combout\ : std_logic;
SIGNAL \source2|Mux1~14_combout\ : std_logic;
SIGNAL \source2|Mux1~15_combout\ : std_logic;
SIGNAL \source2|Mux1~10_combout\ : std_logic;
SIGNAL \source2|Mux1~11_combout\ : std_logic;
SIGNAL \source2|Mux1~16_combout\ : std_logic;
SIGNAL \source2|Mux1~17_combout\ : std_logic;
SIGNAL \source2|Mux1~18_combout\ : std_logic;
SIGNAL \source2|Mux1~19_combout\ : std_logic;
SIGNAL \source2|Mux0~17_combout\ : std_logic;
SIGNAL \source2|Mux0~18_combout\ : std_logic;
SIGNAL \source2|Mux0~0_combout\ : std_logic;
SIGNAL \source2|Mux0~1_combout\ : std_logic;
SIGNAL \source2|Mux0~12_combout\ : std_logic;
SIGNAL \source2|Mux0~13_combout\ : std_logic;
SIGNAL \source2|Mux0~14_combout\ : std_logic;
SIGNAL \source2|Mux0~15_combout\ : std_logic;
SIGNAL \source2|Mux0~2_combout\ : std_logic;
SIGNAL \source2|Mux0~3_combout\ : std_logic;
SIGNAL \source2|Mux0~9_combout\ : std_logic;
SIGNAL \source2|Mux0~10_combout\ : std_logic;
SIGNAL \source2|Mux0~4_combout\ : std_logic;
SIGNAL \source2|Mux0~5_combout\ : std_logic;
SIGNAL \source2|Mux0~6_combout\ : std_logic;
SIGNAL \source2|Mux0~7_combout\ : std_logic;
SIGNAL \source2|Mux0~8_combout\ : std_logic;
SIGNAL \source2|Mux0~11_combout\ : std_logic;
SIGNAL \source2|Mux0~16_combout\ : std_logic;
SIGNAL \source2|Mux0~19_combout\ : std_logic;
SIGNAL \register[16].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[4].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[14].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[5].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[29].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[22].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[15].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[10].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[19].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[21].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[17].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[1].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[31].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[18].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[13].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[8].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[26].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[30].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[25].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[3].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[9].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[24].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[23].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[12].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[6].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[11].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[27].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[20].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[2].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[7].registers|out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \register[28].registers|out\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_i_clk <= i_clk;
ww_i_reset <= i_reset;
ww_i_rs1_addr <= i_rs1_addr;
ww_i_rs2_addr <= i_rs2_addr;
o_rs1_data <= ww_o_rs1_data;
o_rs2_data <= ww_o_rs2_data;
ww_i_rd_addr <= i_rd_addr;
ww_i_rd_data <= i_rd_data;
ww_i_rd_wren <= i_rd_wren;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\i_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \i_clk~input_o\);

-- Location: IOOBUF_X38_Y0_N2
\o_rs1_data[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[0]~output_o\);

-- Location: IOOBUF_X41_Y41_N2
\o_rs1_data[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[1]~output_o\);

-- Location: IOOBUF_X21_Y41_N9
\o_rs1_data[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[2]~output_o\);

-- Location: IOOBUF_X52_Y32_N23
\o_rs1_data[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[3]~output_o\);

-- Location: IOOBUF_X34_Y41_N2
\o_rs1_data[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[4]~output_o\);

-- Location: IOOBUF_X5_Y41_N2
\o_rs1_data[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[5]~output_o\);

-- Location: IOOBUF_X41_Y41_N23
\o_rs1_data[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[6]~output_o\);

-- Location: IOOBUF_X5_Y41_N9
\o_rs1_data[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux24~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[7]~output_o\);

-- Location: IOOBUF_X52_Y32_N2
\o_rs1_data[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[8]~output_o\);

-- Location: IOOBUF_X23_Y41_N2
\o_rs1_data[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[9]~output_o\);

-- Location: IOOBUF_X7_Y41_N16
\o_rs1_data[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[10]~output_o\);

-- Location: IOOBUF_X12_Y0_N9
\o_rs1_data[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[11]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\o_rs1_data[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[12]~output_o\);

-- Location: IOOBUF_X52_Y19_N2
\o_rs1_data[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[13]~output_o\);

-- Location: IOOBUF_X52_Y23_N2
\o_rs1_data[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[14]~output_o\);

-- Location: IOOBUF_X38_Y41_N2
\o_rs1_data[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[15]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\o_rs1_data[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[16]~output_o\);

-- Location: IOOBUF_X52_Y15_N9
\o_rs1_data[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[17]~output_o\);

-- Location: IOOBUF_X52_Y15_N2
\o_rs1_data[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[18]~output_o\);

-- Location: IOOBUF_X41_Y0_N9
\o_rs1_data[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux12~24_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[19]~output_o\);

-- Location: IOOBUF_X10_Y41_N9
\o_rs1_data[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[20]~output_o\);

-- Location: IOOBUF_X7_Y41_N9
\o_rs1_data[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[21]~output_o\);

-- Location: IOOBUF_X52_Y9_N9
\o_rs1_data[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[22]~output_o\);

-- Location: IOOBUF_X52_Y16_N2
\o_rs1_data[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[23]~output_o\);

-- Location: IOOBUF_X52_Y16_N9
\o_rs1_data[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[24]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\o_rs1_data[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[25]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\o_rs1_data[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[26]~output_o\);

-- Location: IOOBUF_X52_Y31_N2
\o_rs1_data[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[27]~output_o\);

-- Location: IOOBUF_X52_Y10_N9
\o_rs1_data[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[28]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\o_rs1_data[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[29]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\o_rs1_data[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[30]~output_o\);

-- Location: IOOBUF_X12_Y41_N2
\o_rs1_data[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source1|Mux0~19_combout\,
	devoe => ww_devoe,
	o => \o_rs1_data[31]~output_o\);

-- Location: IOOBUF_X52_Y28_N9
\o_rs2_data[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux31~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[0]~output_o\);

-- Location: IOOBUF_X52_Y31_N9
\o_rs2_data[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux30~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[1]~output_o\);

-- Location: IOOBUF_X7_Y41_N23
\o_rs2_data[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux29~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[2]~output_o\);

-- Location: IOOBUF_X14_Y41_N2
\o_rs2_data[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux28~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[3]~output_o\);

-- Location: IOOBUF_X48_Y41_N9
\o_rs2_data[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux27~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[4]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\o_rs2_data[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux26~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[5]~output_o\);

-- Location: IOOBUF_X48_Y41_N2
\o_rs2_data[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux25~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[6]~output_o\);

-- Location: IOOBUF_X14_Y41_N9
\o_rs2_data[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux24~24_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[7]~output_o\);

-- Location: IOOBUF_X23_Y41_N9
\o_rs2_data[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux23~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[8]~output_o\);

-- Location: IOOBUF_X18_Y41_N9
\o_rs2_data[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux22~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[9]~output_o\);

-- Location: IOOBUF_X7_Y41_N2
\o_rs2_data[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux21~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[10]~output_o\);

-- Location: IOOBUF_X25_Y41_N2
\o_rs2_data[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux20~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[11]~output_o\);

-- Location: IOOBUF_X46_Y41_N16
\o_rs2_data[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux19~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[12]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\o_rs2_data[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux18~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[13]~output_o\);

-- Location: IOOBUF_X16_Y41_N9
\o_rs2_data[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux17~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[14]~output_o\);

-- Location: IOOBUF_X43_Y0_N2
\o_rs2_data[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux16~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[15]~output_o\);

-- Location: IOOBUF_X46_Y41_N9
\o_rs2_data[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux15~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[16]~output_o\);

-- Location: IOOBUF_X52_Y19_N9
\o_rs2_data[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux14~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[17]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\o_rs2_data[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux13~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[18]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\o_rs2_data[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux12~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[19]~output_o\);

-- Location: IOOBUF_X52_Y28_N2
\o_rs2_data[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux11~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[20]~output_o\);

-- Location: IOOBUF_X16_Y41_N2
\o_rs2_data[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux10~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[21]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\o_rs2_data[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux9~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[22]~output_o\);

-- Location: IOOBUF_X41_Y0_N23
\o_rs2_data[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux8~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[23]~output_o\);

-- Location: IOOBUF_X31_Y41_N16
\o_rs2_data[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux7~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[24]~output_o\);

-- Location: IOOBUF_X41_Y0_N16
\o_rs2_data[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux6~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[25]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\o_rs2_data[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux5~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[26]~output_o\);

-- Location: IOOBUF_X52_Y32_N9
\o_rs2_data[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux4~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[27]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\o_rs2_data[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux3~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[28]~output_o\);

-- Location: IOOBUF_X52_Y11_N9
\o_rs2_data[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux2~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[29]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\o_rs2_data[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux1~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[30]~output_o\);

-- Location: IOOBUF_X18_Y41_N2
\o_rs2_data[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \source2|Mux0~19_combout\,
	devoe => ww_devoe,
	o => \o_rs2_data[31]~output_o\);

-- Location: IOIBUF_X27_Y0_N8
\i_rs1_addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs1_addr(3),
	o => \i_rs1_addr[3]~input_o\);

-- Location: IOIBUF_X27_Y0_N1
\i_rs1_addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs1_addr(2),
	o => \i_rs1_addr[2]~input_o\);

-- Location: IOIBUF_X21_Y0_N8
\i_rs1_addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs1_addr(4),
	o => \i_rs1_addr[4]~input_o\);

-- Location: LCCOMB_X25_Y30_N20
\source1|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~0_combout\ = (\i_rs1_addr[4]~input_o\) # ((\i_rs1_addr[3]~input_o\ & \i_rs1_addr[2]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \i_rs1_addr[4]~input_o\,
	combout => \source1|Mux12~0_combout\);

-- Location: IOIBUF_X27_Y0_N15
\i_clk~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_clk,
	o => \i_clk~input_o\);

-- Location: CLKCTRL_G17
\i_clk~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \i_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \i_clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X21_Y41_N1
\i_rd_data[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(0),
	o => \i_rd_data[0]~input_o\);

-- Location: IOIBUF_X31_Y41_N1
\i_reset~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_reset,
	o => \i_reset~input_o\);

-- Location: LCCOMB_X25_Y29_N0
\register[2].registers|out~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~0_combout\ = (\i_rd_data[0]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_rd_data[0]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~0_combout\);

-- Location: IOIBUF_X52_Y25_N8
\i_rd_addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_addr(4),
	o => \i_rd_addr[4]~input_o\);

-- Location: IOIBUF_X52_Y11_N1
\i_rd_wren~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_wren,
	o => \i_rd_wren~input_o\);

-- Location: IOIBUF_X52_Y13_N1
\i_rd_addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_addr(1),
	o => \i_rd_addr[1]~input_o\);

-- Location: IOIBUF_X52_Y10_N1
\i_rd_addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_addr(0),
	o => \i_rd_addr[0]~input_o\);

-- Location: IOIBUF_X43_Y0_N8
\i_rd_addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_addr(2),
	o => \i_rd_addr[2]~input_o\);

-- Location: LCCOMB_X32_Y21_N6
\decoder1|Decoder0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~7_combout\ = (\i_rd_wren~input_o\ & (\i_rd_addr[1]~input_o\ & (\i_rd_addr[0]~input_o\ & \i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~7_combout\);

-- Location: IOIBUF_X52_Y27_N1
\i_rd_addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_addr(3),
	o => \i_rd_addr[3]~input_o\);

-- Location: LCCOMB_X32_Y22_N4
\register[7].registers|out[31]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[7].registers|out[31]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~7_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~7_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[7].registers|out[31]~0_combout\);

-- Location: FF_X29_Y22_N27
\register[7].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(0));

-- Location: IOIBUF_X31_Y41_N8
\i_rs1_addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs1_addr(1),
	o => \i_rs1_addr[1]~input_o\);

-- Location: LCCOMB_X32_Y21_N10
\decoder1|Decoder0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~1_combout\ = (\i_rd_wren~input_o\ & (\i_rd_addr[1]~input_o\ & (!\i_rd_addr[0]~input_o\ & \i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~1_combout\);

-- Location: LCCOMB_X32_Y25_N20
\register[6].registers|out[20]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[6].registers|out[20]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~1_combout\ & (!\i_rd_addr[3]~input_o\ & !\i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~1_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[6].registers|out[20]~0_combout\);

-- Location: FF_X29_Y22_N1
\register[6].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(0));

-- Location: LCCOMB_X32_Y21_N18
\decoder1|Decoder0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~5_combout\ = (\i_rd_wren~input_o\ & (!\i_rd_addr[1]~input_o\ & (!\i_rd_addr[0]~input_o\ & \i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~5_combout\);

-- Location: LCCOMB_X32_Y22_N2
\register[4].registers|out[24]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[4].registers|out[24]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~5_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~5_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[4].registers|out[24]~0_combout\);

-- Location: FF_X29_Y24_N27
\register[4].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(0));

-- Location: IOIBUF_X52_Y30_N1
\i_rs1_addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs1_addr(0),
	o => \i_rs1_addr[0]~input_o\);

-- Location: LCCOMB_X32_Y21_N28
\decoder1|Decoder0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~2_combout\ = (\i_rd_wren~input_o\ & (!\i_rd_addr[1]~input_o\ & (\i_rd_addr[0]~input_o\ & \i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~2_combout\);

-- Location: LCCOMB_X31_Y22_N26
\register[5].registers|out[20]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[5].registers|out[20]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~2_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_addr[4]~input_o\,
	datab => \decoder1|Decoder0~2_combout\,
	datac => \i_reset~input_o\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[5].registers|out[20]~0_combout\);

-- Location: FF_X29_Y24_N9
\register[5].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(0));

-- Location: LCCOMB_X29_Y24_N8
\source1|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~12_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[5].registers|out\(0)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(0) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[4].registers|out\(0),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[5].registers|out\(0),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux31~12_combout\);

-- Location: LCCOMB_X29_Y22_N0
\source1|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux31~12_combout\ & (\register[7].registers|out\(0))) # (!\source1|Mux31~12_combout\ & ((\register[6].registers|out\(0)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(0),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(0),
	datad => \source1|Mux31~12_combout\,
	combout => \source1|Mux31~13_combout\);

-- Location: LCCOMB_X26_Y28_N30
\source1|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~4_combout\ = (\i_rs1_addr[2]~input_o\) # ((\i_rs1_addr[1]~input_o\ & \i_rs1_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux12~4_combout\);

-- Location: LCCOMB_X32_Y21_N22
\decoder1|Decoder0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~3_combout\ = (\i_rd_wren~input_o\ & (!\i_rd_addr[1]~input_o\ & (\i_rd_addr[0]~input_o\ & !\i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~3_combout\);

-- Location: LCCOMB_X32_Y25_N26
\register[1].registers|out[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[1].registers|out[15]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~3_combout\ & (!\i_rd_addr[3]~input_o\ & !\i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~3_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[1].registers|out[15]~0_combout\);

-- Location: FF_X28_Y22_N27
\register[1].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(0));

-- Location: LCCOMB_X26_Y28_N28
\source1|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~3_combout\ = (\i_rs1_addr[2]~input_o\) # ((!\i_rs1_addr[1]~input_o\ & \i_rs1_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux12~3_combout\);

-- Location: LCCOMB_X29_Y22_N12
\source1|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux31~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\register[1].registers|out\(0) & \source1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~13_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(0),
	datad => \source1|Mux12~3_combout\,
	combout => \source1|Mux31~14_combout\);

-- Location: LCCOMB_X30_Y28_N24
\source1|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~2_combout\ = (!\i_rs1_addr[2]~input_o\ & \i_rs1_addr[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rs1_addr[2]~input_o\,
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux12~2_combout\);

-- Location: LCCOMB_X32_Y21_N16
\decoder1|Decoder0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~0_combout\ = (\i_rd_wren~input_o\ & (\i_rd_addr[1]~input_o\ & (!\i_rd_addr[0]~input_o\ & !\i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~0_combout\);

-- Location: LCCOMB_X32_Y25_N8
\register[2].registers|out[12]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out[12]~1_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~0_combout\ & (!\i_rd_addr[3]~input_o\ & !\i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~0_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[2].registers|out[12]~1_combout\);

-- Location: FF_X30_Y22_N17
\register[2].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(0));

-- Location: LCCOMB_X32_Y21_N4
\decoder1|Decoder0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~6_combout\ = (\i_rd_wren~input_o\ & (\i_rd_addr[1]~input_o\ & (\i_rd_addr[0]~input_o\ & !\i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~6_combout\);

-- Location: LCCOMB_X32_Y22_N8
\register[3].registers|out[19]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[3].registers|out[19]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~6_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~6_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[3].registers|out[19]~0_combout\);

-- Location: FF_X28_Y22_N9
\register[3].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(0));

-- Location: LCCOMB_X30_Y22_N16
\source1|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~15_combout\ = (\source1|Mux31~14_combout\ & (((\register[3].registers|out\(0))) # (!\source1|Mux12~2_combout\))) # (!\source1|Mux31~14_combout\ & (\source1|Mux12~2_combout\ & (\register[2].registers|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~14_combout\,
	datab => \source1|Mux12~2_combout\,
	datac => \register[2].registers|out\(0),
	datad => \register[3].registers|out\(0),
	combout => \source1|Mux31~15_combout\);

-- Location: LCCOMB_X25_Y30_N30
\source1|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~1_combout\ = (!\i_rs1_addr[4]~input_o\ & \i_rs1_addr[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[4]~input_o\,
	datac => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux12~1_combout\);

-- Location: LCCOMB_X32_Y25_N22
\register[10].registers|out[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[10].registers|out[1]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~0_combout\ & (\i_rd_addr[3]~input_o\ & !\i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~0_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[10].registers|out[1]~0_combout\);

-- Location: FF_X28_Y28_N25
\register[10].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(0));

-- Location: LCCOMB_X32_Y21_N0
\decoder1|Decoder0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \decoder1|Decoder0~4_combout\ = (\i_rd_wren~input_o\ & (!\i_rd_addr[1]~input_o\ & (!\i_rd_addr[0]~input_o\ & !\i_rd_addr[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_wren~input_o\,
	datab => \i_rd_addr[1]~input_o\,
	datac => \i_rd_addr[0]~input_o\,
	datad => \i_rd_addr[2]~input_o\,
	combout => \decoder1|Decoder0~4_combout\);

-- Location: LCCOMB_X32_Y22_N20
\register[8].registers|out[19]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[8].registers|out[19]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~4_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~4_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[8].registers|out[19]~0_combout\);

-- Location: FF_X28_Y28_N19
\register[8].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(0));

-- Location: LCCOMB_X28_Y28_N24
\source1|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(0))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(0),
	datad => \register[8].registers|out\(0),
	combout => \source1|Mux31~10_combout\);

-- Location: LCCOMB_X32_Y22_N6
\register[11].registers|out[27]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[11].registers|out[27]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~6_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~6_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[11].registers|out[27]~0_combout\);

-- Location: FF_X27_Y28_N3
\register[11].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N12
\register[9].registers|out[23]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[9].registers|out[23]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~3_combout\ & (\i_rd_addr[3]~input_o\ & !\i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~3_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[9].registers|out[23]~0_combout\);

-- Location: FF_X27_Y28_N9
\register[9].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(0));

-- Location: LCCOMB_X27_Y28_N8
\source1|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~11_combout\ = (\source1|Mux31~10_combout\ & ((\register[11].registers|out\(0)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux31~10_combout\ & (((\register[9].registers|out\(0) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~10_combout\,
	datab => \register[11].registers|out\(0),
	datac => \register[9].registers|out\(0),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux31~11_combout\);

-- Location: LCCOMB_X28_Y23_N16
\source1|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\) # (\source1|Mux31~11_combout\)))) # (!\source1|Mux12~1_combout\ & (\source1|Mux31~15_combout\ & (!\source1|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~15_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux31~11_combout\,
	combout => \source1|Mux31~16_combout\);

-- Location: LCCOMB_X32_Y25_N14
\register[22].registers|out[29]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[22].registers|out[29]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~1_combout\ & (!\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~1_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[22].registers|out[29]~0_combout\);

-- Location: FF_X25_Y30_N1
\register[22].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N0
\register[18].registers|out[31]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[18].registers|out[31]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~0_combout\ & (!\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~0_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[18].registers|out[31]~0_combout\);

-- Location: FF_X25_Y30_N19
\register[18].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(0));

-- Location: LCCOMB_X25_Y30_N0
\source1|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~0_combout\ = (\i_rs1_addr[3]~input_o\ & (\i_rs1_addr[2]~input_o\)) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & (\register[22].registers|out\(0))) # (!\i_rs1_addr[2]~input_o\ & ((\register[18].registers|out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(0),
	datad => \register[18].registers|out\(0),
	combout => \source1|Mux31~0_combout\);

-- Location: LCCOMB_X32_Y25_N28
\register[26].registers|out[15]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[26].registers|out[15]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~0_combout\ & (\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~0_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[26].registers|out[15]~0_combout\);

-- Location: FF_X25_Y22_N25
\register[26].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N2
\register[30].registers|out[21]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[30].registers|out[21]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~1_combout\ & (\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~1_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[30].registers|out[21]~0_combout\);

-- Location: FF_X25_Y22_N19
\register[30].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(0));

-- Location: LCCOMB_X25_Y22_N24
\source1|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~1_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux31~0_combout\ & ((\register[30].registers|out\(0)))) # (!\source1|Mux31~0_combout\ & (\register[26].registers|out\(0))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux31~0_combout\,
	datac => \register[26].registers|out\(0),
	datad => \register[30].registers|out\(0),
	combout => \source1|Mux31~1_combout\);

-- Location: LCCOMB_X32_Y22_N30
\register[23].registers|out[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[23].registers|out[1]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~7_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~7_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[23].registers|out[1]~0_combout\);

-- Location: FF_X27_Y30_N1
\register[23].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(0));

-- Location: LCCOMB_X32_Y22_N24
\register[19].registers|out[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[19].registers|out[4]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~6_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~6_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[19].registers|out[4]~0_combout\);

-- Location: FF_X27_Y30_N19
\register[19].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(0));

-- Location: LCCOMB_X27_Y30_N0
\source1|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[23].registers|out\(0))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[19].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(0),
	datad => \register[19].registers|out\(0),
	combout => \source1|Mux31~7_combout\);

-- Location: LCCOMB_X32_Y22_N28
\register[27].registers|out[26]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[27].registers|out[26]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~6_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~6_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[27].registers|out[26]~0_combout\);

-- Location: FF_X27_Y31_N17
\register[27].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(0));

-- Location: LCCOMB_X32_Y22_N18
\register[31].registers|out[12]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[31].registers|out[12]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~7_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~7_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[31].registers|out[12]~0_combout\);

-- Location: FF_X27_Y31_N11
\register[31].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(0));

-- Location: LCCOMB_X27_Y31_N16
\source1|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux31~7_combout\ & ((\register[31].registers|out\(0)))) # (!\source1|Mux31~7_combout\ & (\register[27].registers|out\(0))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux31~7_combout\,
	datac => \register[27].registers|out\(0),
	datad => \register[31].registers|out\(0),
	combout => \source1|Mux31~8_combout\);

-- Location: LCCOMB_X32_Y22_N16
\register[20].registers|out[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[20].registers|out[4]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~5_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~5_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[20].registers|out[4]~0_combout\);

-- Location: FF_X26_Y28_N25
\register[20].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N18
\register[16].registers|out[7]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[16].registers|out[7]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~4_combout\ & (!\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~4_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[16].registers|out[7]~0_combout\);

-- Location: FF_X26_Y28_N19
\register[16].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(0));

-- Location: LCCOMB_X26_Y28_N24
\source1|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~4_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[20].registers|out\(0))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[20].registers|out\(0),
	datad => \register[16].registers|out\(0),
	combout => \source1|Mux31~4_combout\);

-- Location: LCCOMB_X32_Y22_N10
\register[28].registers|out[20]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[28].registers|out[20]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~5_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~5_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[28].registers|out[20]~0_combout\);

-- Location: FF_X25_Y28_N17
\register[28].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N16
\register[24].registers|out[11]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[24].registers|out[11]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~4_combout\ & (\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~4_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[24].registers|out[11]~0_combout\);

-- Location: FF_X26_Y23_N25
\register[24].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(0));

-- Location: LCCOMB_X26_Y23_N24
\source1|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~5_combout\ = (\source1|Mux31~4_combout\ & ((\register[28].registers|out\(0)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux31~4_combout\ & (((\register[24].registers|out\(0) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~4_combout\,
	datab => \register[28].registers|out\(0),
	datac => \register[24].registers|out\(0),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux31~5_combout\);

-- Location: LCCOMB_X31_Y22_N0
\register[29].registers|out[11]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[29].registers|out[11]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~2_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_addr[4]~input_o\,
	datab => \decoder1|Decoder0~2_combout\,
	datac => \i_reset~input_o\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[29].registers|out[11]~0_combout\);

-- Location: FF_X25_Y26_N11
\register[29].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(0));

-- Location: LCCOMB_X31_Y22_N30
\register[21].registers|out[10]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[21].registers|out[10]~0_combout\ = (\i_reset~input_o\) # ((\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~2_combout\ & !\i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_addr[4]~input_o\,
	datab => \decoder1|Decoder0~2_combout\,
	datac => \i_reset~input_o\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[21].registers|out[10]~0_combout\);

-- Location: FF_X25_Y26_N9
\register[21].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N30
\register[17].registers|out[14]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[17].registers|out[14]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~3_combout\ & (!\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~3_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[17].registers|out[14]~0_combout\);

-- Location: FF_X24_Y26_N11
\register[17].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(0));

-- Location: LCCOMB_X32_Y25_N4
\register[25].registers|out[19]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[25].registers|out[19]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~3_combout\ & (\i_rd_addr[3]~input_o\ & \i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~3_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[25].registers|out[19]~0_combout\);

-- Location: FF_X24_Y26_N25
\register[25].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(0));

-- Location: LCCOMB_X24_Y26_N24
\source1|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(0)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(0),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(0),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux31~2_combout\);

-- Location: LCCOMB_X25_Y26_N8
\source1|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux31~2_combout\ & (\register[29].registers|out\(0))) # (!\source1|Mux31~2_combout\ & ((\register[21].registers|out\(0)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(0),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(0),
	datad => \source1|Mux31~2_combout\,
	combout => \source1|Mux31~3_combout\);

-- Location: LCCOMB_X32_Y22_N0
\source1|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\source1|Mux31~3_combout\))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~5_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux31~3_combout\,
	combout => \source1|Mux31~6_combout\);

-- Location: LCCOMB_X32_Y22_N26
\source1|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux31~6_combout\ & ((\source1|Mux31~8_combout\))) # (!\source1|Mux31~6_combout\ & (\source1|Mux31~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux31~1_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux31~8_combout\,
	datad => \source1|Mux31~6_combout\,
	combout => \source1|Mux31~9_combout\);

-- Location: LCCOMB_X32_Y25_N6
\register[14].registers|out[14]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[14].registers|out[14]~0_combout\ = (\i_reset~input_o\) # ((\decoder1|Decoder0~1_combout\ & (\i_rd_addr[3]~input_o\ & !\i_rd_addr[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \decoder1|Decoder0~1_combout\,
	datab => \i_reset~input_o\,
	datac => \i_rd_addr[3]~input_o\,
	datad => \i_rd_addr[4]~input_o\,
	combout => \register[14].registers|out[14]~0_combout\);

-- Location: FF_X31_Y20_N17
\register[14].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(0));

-- Location: LCCOMB_X31_Y22_N4
\register[13].registers|out[29]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[13].registers|out[29]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~2_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_addr[4]~input_o\,
	datab => \decoder1|Decoder0~2_combout\,
	datac => \i_reset~input_o\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[13].registers|out[29]~0_combout\);

-- Location: FF_X31_Y29_N17
\register[13].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(0));

-- Location: LCCOMB_X32_Y22_N14
\register[12].registers|out[7]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[12].registers|out[7]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~5_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datab => \i_rd_addr[4]~input_o\,
	datac => \decoder1|Decoder0~5_combout\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[12].registers|out[7]~0_combout\);

-- Location: FF_X31_Y29_N11
\register[12].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~0_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(0));

-- Location: LCCOMB_X31_Y29_N16
\source1|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(0))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(0),
	datad => \register[12].registers|out\(0),
	combout => \source1|Mux31~17_combout\);

-- Location: LCCOMB_X31_Y22_N14
\register[15].registers|out[25]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[15].registers|out[25]~0_combout\ = (\i_reset~input_o\) # ((!\i_rd_addr[4]~input_o\ & (\decoder1|Decoder0~7_combout\ & \i_rd_addr[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_addr[4]~input_o\,
	datab => \decoder1|Decoder0~7_combout\,
	datac => \i_reset~input_o\,
	datad => \i_rd_addr[3]~input_o\,
	combout => \register[15].registers|out[25]~0_combout\);

-- Location: FF_X25_Y29_N1
\register[15].registers|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~0_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(0));

-- Location: LCCOMB_X32_Y22_N12
\source1|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~18_combout\ = (\source1|Mux31~17_combout\ & (((\register[15].registers|out\(0)) # (!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux31~17_combout\ & (\register[14].registers|out\(0) & ((\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(0),
	datab => \source1|Mux31~17_combout\,
	datac => \register[15].registers|out\(0),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux31~18_combout\);

-- Location: LCCOMB_X32_Y22_N22
\source1|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux31~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux31~16_combout\ & ((\source1|Mux31~18_combout\))) # (!\source1|Mux31~16_combout\ & (\source1|Mux31~9_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux31~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux31~16_combout\,
	datac => \source1|Mux31~9_combout\,
	datad => \source1|Mux31~18_combout\,
	combout => \source1|Mux31~19_combout\);

-- Location: IOIBUF_X43_Y41_N8
\i_rd_data[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(1),
	o => \i_rd_data[1]~input_o\);

-- Location: LCCOMB_X32_Y25_N24
\register[2].registers|out~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~2_combout\ = (!\i_reset~input_o\ & \i_rd_data[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datad => \i_rd_data[1]~input_o\,
	combout => \register[2].registers|out~2_combout\);

-- Location: FF_X32_Y25_N25
\register[15].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~2_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(1));

-- Location: FF_X30_Y22_N21
\register[13].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(1));

-- Location: FF_X29_Y30_N1
\register[14].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(1));

-- Location: FF_X29_Y30_N11
\register[12].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(1));

-- Location: LCCOMB_X29_Y30_N0
\source1|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~17_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(1))) # (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(1),
	datad => \register[12].registers|out\(1),
	combout => \source1|Mux30~17_combout\);

-- Location: LCCOMB_X29_Y30_N20
\source1|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux30~17_combout\ & (\register[15].registers|out\(1))) # (!\source1|Mux30~17_combout\ & ((\register[13].registers|out\(1)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(1),
	datab => \register[13].registers|out\(1),
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux30~17_combout\,
	combout => \source1|Mux30~18_combout\);

-- Location: FF_X28_Y22_N7
\register[1].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(1));

-- Location: FF_X28_Y24_N1
\register[7].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(1));

-- Location: FF_X29_Y24_N29
\register[5].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(1));

-- Location: FF_X29_Y24_N7
\register[4].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(1));

-- Location: FF_X30_Y27_N25
\register[6].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(1));

-- Location: LCCOMB_X30_Y27_N24
\source1|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~12_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[6].registers|out\(1)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[4].registers|out\(1),
	datac => \register[6].registers|out\(1),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux30~12_combout\);

-- Location: LCCOMB_X29_Y24_N28
\source1|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux30~12_combout\ & (\register[7].registers|out\(1))) # (!\source1|Mux30~12_combout\ & ((\register[5].registers|out\(1)))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(1),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[5].registers|out\(1),
	datad => \source1|Mux30~12_combout\,
	combout => \source1|Mux30~13_combout\);

-- Location: LCCOMB_X29_Y24_N24
\source1|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux30~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(1))))) # (!\source1|Mux12~3_combout\ & (\source1|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~3_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(1),
	datad => \source1|Mux30~13_combout\,
	combout => \source1|Mux30~14_combout\);

-- Location: FF_X30_Y22_N27
\register[2].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(1));

-- Location: FF_X28_Y22_N21
\register[3].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(1));

-- Location: LCCOMB_X30_Y22_N26
\source1|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~15_combout\ = (\source1|Mux30~14_combout\ & (((\register[3].registers|out\(1))) # (!\source1|Mux12~2_combout\))) # (!\source1|Mux30~14_combout\ & (\source1|Mux12~2_combout\ & (\register[2].registers|out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux30~14_combout\,
	datab => \source1|Mux12~2_combout\,
	datac => \register[2].registers|out\(1),
	datad => \register[3].registers|out\(1),
	combout => \source1|Mux30~15_combout\);

-- Location: FF_X24_Y22_N17
\register[22].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(1));

-- Location: FF_X24_Y22_N11
\register[18].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(1));

-- Location: LCCOMB_X24_Y22_N16
\source1|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~4_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[22].registers|out\(1))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[18].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(1),
	datad => \register[18].registers|out\(1),
	combout => \source1|Mux30~4_combout\);

-- Location: FF_X25_Y22_N13
\register[26].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(1));

-- Location: FF_X25_Y22_N7
\register[30].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(1));

-- Location: LCCOMB_X25_Y22_N12
\source1|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux30~4_combout\ & ((\register[30].registers|out\(1)))) # (!\source1|Mux30~4_combout\ & (\register[26].registers|out\(1))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux30~4_combout\,
	datac => \register[26].registers|out\(1),
	datad => \register[30].registers|out\(1),
	combout => \source1|Mux30~5_combout\);

-- Location: FF_X26_Y28_N3
\register[16].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(1));

-- Location: FF_X26_Y23_N11
\register[24].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(1));

-- Location: LCCOMB_X26_Y23_N10
\source1|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~6_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(1)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[16].registers|out\(1),
	datac => \register[24].registers|out\(1),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux30~6_combout\);

-- Location: FF_X26_Y28_N1
\register[20].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(1));

-- Location: FF_X25_Y28_N3
\register[28].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(1));

-- Location: LCCOMB_X26_Y28_N0
\source1|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux30~6_combout\ & ((\register[28].registers|out\(1)))) # (!\source1|Mux30~6_combout\ & (\register[20].registers|out\(1))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux30~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux30~6_combout\,
	datac => \register[20].registers|out\(1),
	datad => \register[28].registers|out\(1),
	combout => \source1|Mux30~7_combout\);

-- Location: LCCOMB_X26_Y28_N20
\source1|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~8_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux30~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux30~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux30~5_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux30~7_combout\,
	combout => \source1|Mux30~8_combout\);

-- Location: FF_X25_Y26_N23
\register[29].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(1));

-- Location: FF_X24_Y26_N23
\register[17].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(1));

-- Location: FF_X24_Y26_N13
\register[25].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(1));

-- Location: LCCOMB_X24_Y26_N12
\source1|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(1)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(1),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(1),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux30~2_combout\);

-- Location: FF_X25_Y26_N13
\register[21].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(1));

-- Location: LCCOMB_X25_Y26_N12
\source1|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~3_combout\ = (\source1|Mux30~2_combout\ & ((\register[29].registers|out\(1)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux30~2_combout\ & (((\register[21].registers|out\(1) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(1),
	datab => \source1|Mux30~2_combout\,
	datac => \register[21].registers|out\(1),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux30~3_combout\);

-- Location: FF_X27_Y30_N13
\register[23].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(1));

-- Location: FF_X27_Y30_N23
\register[19].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(1));

-- Location: LCCOMB_X27_Y30_N12
\source1|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~9_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[23].registers|out\(1))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[19].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(1),
	datad => \register[19].registers|out\(1),
	combout => \source1|Mux30~9_combout\);

-- Location: FF_X27_Y31_N21
\register[27].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(1));

-- Location: FF_X27_Y31_N15
\register[31].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(1));

-- Location: LCCOMB_X27_Y31_N20
\source1|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~10_combout\ = (\source1|Mux30~9_combout\ & (((\register[31].registers|out\(1))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux30~9_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux30~9_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(1),
	datad => \register[31].registers|out\(1),
	combout => \source1|Mux30~10_combout\);

-- Location: LCCOMB_X31_Y29_N4
\source1|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~11_combout\ = (\source1|Mux30~8_combout\ & (((\source1|Mux30~10_combout\) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux30~8_combout\ & (\source1|Mux30~3_combout\ & (\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux30~8_combout\,
	datab => \source1|Mux30~3_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux30~10_combout\,
	combout => \source1|Mux30~11_combout\);

-- Location: LCCOMB_X31_Y29_N14
\source1|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux30~11_combout\) # (\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux30~15_combout\ & ((!\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux30~15_combout\,
	datac => \source1|Mux30~11_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux30~16_combout\);

-- Location: FF_X27_Y28_N23
\register[11].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(1));

-- Location: FF_X28_Y28_N29
\register[10].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(1));

-- Location: FF_X28_Y28_N15
\register[8].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(1));

-- Location: FF_X27_Y28_N21
\register[9].registers|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~2_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(1));

-- Location: LCCOMB_X27_Y28_N20
\source1|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(1)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(1),
	datac => \register[9].registers|out\(1),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y28_N28
\source1|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux30~0_combout\ & (\register[11].registers|out\(1))) # (!\source1|Mux30~0_combout\ & ((\register[10].registers|out\(1)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[11].registers|out\(1),
	datac => \register[10].registers|out\(1),
	datad => \source1|Mux30~0_combout\,
	combout => \source1|Mux30~1_combout\);

-- Location: LCCOMB_X31_Y29_N8
\source1|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux30~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux30~16_combout\ & (\source1|Mux30~18_combout\)) # (!\source1|Mux30~16_combout\ & ((\source1|Mux30~1_combout\))))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux30~18_combout\,
	datac => \source1|Mux30~16_combout\,
	datad => \source1|Mux30~1_combout\,
	combout => \source1|Mux30~19_combout\);

-- Location: IOIBUF_X52_Y32_N15
\i_rd_data[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(2),
	o => \i_rd_data[2]~input_o\);

-- Location: LCCOMB_X30_Y29_N26
\register[2].registers|out~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~3_combout\ = (!\i_reset~input_o\ & \i_rd_data[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datac => \i_rd_data[2]~input_o\,
	combout => \register[2].registers|out~3_combout\);

-- Location: FF_X29_Y29_N25
\register[13].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(2));

-- Location: FF_X29_Y29_N3
\register[12].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(2));

-- Location: LCCOMB_X29_Y29_N24
\source1|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(2))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(2),
	datad => \register[12].registers|out\(2),
	combout => \source1|Mux29~17_combout\);

-- Location: FF_X30_Y29_N27
\register[15].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~3_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(2));

-- Location: FF_X30_Y29_N1
\register[14].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(2));

-- Location: LCCOMB_X26_Y28_N16
\source1|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~18_combout\ = (\source1|Mux29~17_combout\ & ((\register[15].registers|out\(2)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux29~17_combout\ & (((\i_rs1_addr[1]~input_o\ & \register[14].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~17_combout\,
	datab => \register[15].registers|out\(2),
	datac => \i_rs1_addr[1]~input_o\,
	datad => \register[14].registers|out\(2),
	combout => \source1|Mux29~18_combout\);

-- Location: FF_X24_Y22_N21
\register[22].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(2));

-- Location: FF_X24_Y22_N23
\register[18].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(2));

-- Location: LCCOMB_X24_Y22_N20
\source1|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~0_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[22].registers|out\(2))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[18].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(2),
	datad => \register[18].registers|out\(2),
	combout => \source1|Mux29~0_combout\);

-- Location: FF_X25_Y22_N1
\register[26].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(2));

-- Location: FF_X25_Y22_N11
\register[30].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(2));

-- Location: LCCOMB_X25_Y22_N0
\source1|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~1_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux29~0_combout\ & ((\register[30].registers|out\(2)))) # (!\source1|Mux29~0_combout\ & (\register[26].registers|out\(2))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux29~0_combout\,
	datac => \register[26].registers|out\(2),
	datad => \register[30].registers|out\(2),
	combout => \source1|Mux29~1_combout\);

-- Location: FF_X26_Y30_N11
\register[31].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(2));

-- Location: FF_X26_Y30_N25
\register[27].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(2));

-- Location: FF_X27_Y30_N27
\register[19].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(2));

-- Location: FF_X27_Y30_N17
\register[23].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(2));

-- Location: LCCOMB_X27_Y30_N16
\source1|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~7_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(2)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(2),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(2),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux29~7_combout\);

-- Location: LCCOMB_X26_Y30_N24
\source1|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux29~7_combout\ & (\register[31].registers|out\(2))) # (!\source1|Mux29~7_combout\ & ((\register[27].registers|out\(2)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(2),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(2),
	datad => \source1|Mux29~7_combout\,
	combout => \source1|Mux29~8_combout\);

-- Location: FF_X24_Y26_N1
\register[25].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(2));

-- Location: FF_X24_Y26_N19
\register[17].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(2));

-- Location: LCCOMB_X24_Y26_N0
\source1|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(2))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(2),
	datad => \register[17].registers|out\(2),
	combout => \source1|Mux29~2_combout\);

-- Location: FF_X25_Y26_N1
\register[21].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(2));

-- Location: FF_X25_Y26_N3
\register[29].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(2));

-- Location: LCCOMB_X25_Y26_N0
\source1|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~3_combout\ = (\source1|Mux29~2_combout\ & (((\register[29].registers|out\(2))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux29~2_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[21].registers|out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~2_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(2),
	datad => \register[29].registers|out\(2),
	combout => \source1|Mux29~3_combout\);

-- Location: FF_X26_Y24_N1
\register[24].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(2));

-- Location: FF_X26_Y28_N9
\register[16].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(2));

-- Location: LCCOMB_X26_Y24_N0
\source1|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(2))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(2),
	datad => \register[16].registers|out\(2),
	combout => \source1|Mux29~4_combout\);

-- Location: FF_X26_Y28_N15
\register[20].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(2));

-- Location: FF_X25_Y28_N21
\register[28].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(2));

-- Location: LCCOMB_X26_Y28_N14
\source1|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux29~4_combout\ & ((\register[28].registers|out\(2)))) # (!\source1|Mux29~4_combout\ & (\register[20].registers|out\(2))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux29~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux29~4_combout\,
	datac => \register[20].registers|out\(2),
	datad => \register[28].registers|out\(2),
	combout => \source1|Mux29~5_combout\);

-- Location: LCCOMB_X26_Y28_N10
\source1|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux29~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux29~3_combout\,
	datac => \source1|Mux29~5_combout\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux29~6_combout\);

-- Location: LCCOMB_X26_Y28_N4
\source1|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux29~6_combout\ & ((\source1|Mux29~8_combout\))) # (!\source1|Mux29~6_combout\ & (\source1|Mux29~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux29~1_combout\,
	datac => \source1|Mux29~8_combout\,
	datad => \source1|Mux29~6_combout\,
	combout => \source1|Mux29~9_combout\);

-- Location: FF_X28_Y28_N17
\register[10].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(2));

-- Location: FF_X28_Y28_N3
\register[8].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(2));

-- Location: LCCOMB_X28_Y28_N16
\source1|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(2))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(2),
	datad => \register[8].registers|out\(2),
	combout => \source1|Mux29~10_combout\);

-- Location: FF_X27_Y26_N1
\register[11].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(2));

-- Location: FF_X31_Y25_N1
\register[9].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(2));

-- Location: LCCOMB_X31_Y25_N0
\source1|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~11_combout\ = (\source1|Mux29~10_combout\ & ((\register[11].registers|out\(2)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux29~10_combout\ & (((\register[9].registers|out\(2) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~10_combout\,
	datab => \register[11].registers|out\(2),
	datac => \register[9].registers|out\(2),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux29~11_combout\);

-- Location: FF_X29_Y24_N3
\register[5].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(2));

-- Location: FF_X29_Y24_N21
\register[4].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(2));

-- Location: LCCOMB_X29_Y24_N2
\source1|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~12_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[5].registers|out\(2))) # (!\i_rs1_addr[0]~input_o\ & ((\register[4].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[5].registers|out\(2),
	datad => \register[4].registers|out\(2),
	combout => \source1|Mux29~12_combout\);

-- Location: FF_X29_Y22_N17
\register[7].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(2));

-- Location: FF_X29_Y22_N31
\register[6].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(2));

-- Location: LCCOMB_X29_Y22_N30
\source1|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~13_combout\ = (\source1|Mux29~12_combout\ & ((\register[7].registers|out\(2)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux29~12_combout\ & (((\register[6].registers|out\(2) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~12_combout\,
	datab => \register[7].registers|out\(2),
	datac => \register[6].registers|out\(2),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux29~13_combout\);

-- Location: FF_X28_Y22_N19
\register[1].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(2));

-- Location: LCCOMB_X29_Y22_N18
\source1|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux29~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\source1|Mux12~3_combout\ & \register[1].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~13_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \source1|Mux12~3_combout\,
	datad => \register[1].registers|out\(2),
	combout => \source1|Mux29~14_combout\);

-- Location: FF_X29_Y26_N17
\register[2].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(2));

-- Location: FF_X28_Y22_N17
\register[3].registers|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~3_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(2));

-- Location: LCCOMB_X29_Y26_N16
\source1|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux29~14_combout\ & ((\register[3].registers|out\(2)))) # (!\source1|Mux29~14_combout\ & (\register[2].registers|out\(2))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux29~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux29~14_combout\,
	datac => \register[2].registers|out\(2),
	datad => \register[3].registers|out\(2),
	combout => \source1|Mux29~15_combout\);

-- Location: LCCOMB_X26_Y28_N6
\source1|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~16_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux29~11_combout\) # ((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & (((!\source1|Mux12~0_combout\ & \source1|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~11_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux29~15_combout\,
	combout => \source1|Mux29~16_combout\);

-- Location: LCCOMB_X26_Y28_N26
\source1|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux29~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux29~16_combout\ & (\source1|Mux29~18_combout\)) # (!\source1|Mux29~16_combout\ & ((\source1|Mux29~9_combout\))))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux29~18_combout\,
	datab => \source1|Mux29~9_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux29~16_combout\,
	combout => \source1|Mux29~19_combout\);

-- Location: IOIBUF_X25_Y41_N8
\i_rd_data[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(3),
	o => \i_rd_data[3]~input_o\);

-- Location: LCCOMB_X25_Y29_N12
\register[2].registers|out~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~4_combout\ = (\i_rd_data[3]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_rd_data[3]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~4_combout\);

-- Location: FF_X29_Y30_N23
\register[14].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(3));

-- Location: FF_X29_Y30_N9
\register[12].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(3));

-- Location: LCCOMB_X29_Y30_N22
\source1|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~17_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(3))) # (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(3),
	datad => \register[12].registers|out\(3),
	combout => \source1|Mux28~17_combout\);

-- Location: FF_X25_Y29_N3
\register[13].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(3));

-- Location: FF_X25_Y29_N13
\register[15].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~4_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(3));

-- Location: LCCOMB_X25_Y30_N6
\source1|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~18_combout\ = (\source1|Mux28~17_combout\ & (((\register[15].registers|out\(3)) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux28~17_combout\ & (\register[13].registers|out\(3) & (\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux28~17_combout\,
	datab => \register[13].registers|out\(3),
	datac => \i_rs1_addr[0]~input_o\,
	datad => \register[15].registers|out\(3),
	combout => \source1|Mux28~18_combout\);

-- Location: FF_X30_Y27_N11
\register[6].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(3));

-- Location: FF_X30_Y27_N29
\register[4].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(3));

-- Location: LCCOMB_X30_Y27_N10
\source1|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~12_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(3))) # (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(3),
	datad => \register[4].registers|out\(3),
	combout => \source1|Mux28~12_combout\);

-- Location: FF_X29_Y24_N15
\register[5].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(3));

-- Location: FF_X28_Y24_N29
\register[7].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(3));

-- Location: LCCOMB_X29_Y24_N14
\source1|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux28~12_combout\ & ((\register[7].registers|out\(3)))) # (!\source1|Mux28~12_combout\ & (\register[5].registers|out\(3))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux28~12_combout\,
	datac => \register[5].registers|out\(3),
	datad => \register[7].registers|out\(3),
	combout => \source1|Mux28~13_combout\);

-- Location: FF_X28_Y24_N19
\register[1].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(3));

-- Location: LCCOMB_X29_Y24_N0
\source1|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & (\source1|Mux28~13_combout\)) # (!\source1|Mux12~4_combout\ & ((\register[1].registers|out\(3)))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~3_combout\,
	datab => \source1|Mux28~13_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \register[1].registers|out\(3),
	combout => \source1|Mux28~14_combout\);

-- Location: FF_X30_Y23_N19
\register[3].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(3));

-- Location: FF_X30_Y23_N1
\register[2].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(3));

-- Location: LCCOMB_X30_Y23_N0
\source1|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~15_combout\ = (\source1|Mux28~14_combout\ & ((\register[3].registers|out\(3)) # ((!\source1|Mux12~2_combout\)))) # (!\source1|Mux28~14_combout\ & (((\register[2].registers|out\(3) & \source1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux28~14_combout\,
	datab => \register[3].registers|out\(3),
	datac => \register[2].registers|out\(3),
	datad => \source1|Mux12~2_combout\,
	combout => \source1|Mux28~15_combout\);

-- Location: FF_X25_Y22_N31
\register[30].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(3));

-- Location: FF_X24_Y22_N1
\register[22].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(3));

-- Location: FF_X24_Y22_N19
\register[18].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(3));

-- Location: LCCOMB_X24_Y22_N0
\source1|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~4_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[22].registers|out\(3))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[18].registers|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(3),
	datad => \register[18].registers|out\(3),
	combout => \source1|Mux28~4_combout\);

-- Location: FF_X25_Y22_N21
\register[26].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(3));

-- Location: LCCOMB_X25_Y22_N20
\source1|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~5_combout\ = (\source1|Mux28~4_combout\ & ((\register[30].registers|out\(3)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux28~4_combout\ & (((\register[26].registers|out\(3) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(3),
	datab => \source1|Mux28~4_combout\,
	datac => \register[26].registers|out\(3),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux28~5_combout\);

-- Location: FF_X25_Y28_N23
\register[28].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(3));

-- Location: FF_X26_Y28_N13
\register[20].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(3));

-- Location: FF_X26_Y28_N23
\register[16].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(3));

-- Location: FF_X26_Y23_N5
\register[24].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(3));

-- Location: LCCOMB_X26_Y23_N4
\source1|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~6_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(3)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[16].registers|out\(3),
	datac => \register[24].registers|out\(3),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux28~6_combout\);

-- Location: LCCOMB_X26_Y28_N12
\source1|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux28~6_combout\ & (\register[28].registers|out\(3))) # (!\source1|Mux28~6_combout\ & ((\register[20].registers|out\(3)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[28].registers|out\(3),
	datac => \register[20].registers|out\(3),
	datad => \source1|Mux28~6_combout\,
	combout => \source1|Mux28~7_combout\);

-- Location: LCCOMB_X25_Y30_N24
\source1|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~8_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux28~5_combout\) # ((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (((!\i_rs1_addr[0]~input_o\ & \source1|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux28~5_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux28~7_combout\,
	combout => \source1|Mux28~8_combout\);

-- Location: FF_X26_Y30_N31
\register[31].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(3));

-- Location: FF_X26_Y30_N29
\register[27].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(3));

-- Location: FF_X27_Y30_N7
\register[19].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(3));

-- Location: FF_X27_Y30_N21
\register[23].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(3));

-- Location: LCCOMB_X27_Y30_N20
\source1|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~9_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(3)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(3),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(3),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux28~9_combout\);

-- Location: LCCOMB_X26_Y30_N28
\source1|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux28~9_combout\ & (\register[31].registers|out\(3))) # (!\source1|Mux28~9_combout\ & ((\register[27].registers|out\(3)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(3),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(3),
	datad => \source1|Mux28~9_combout\,
	combout => \source1|Mux28~10_combout\);

-- Location: FF_X25_Y26_N15
\register[29].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(3));

-- Location: FF_X25_Y26_N29
\register[21].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(3));

-- Location: FF_X24_Y26_N7
\register[17].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(3));

-- Location: FF_X24_Y26_N29
\register[25].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(3));

-- Location: LCCOMB_X24_Y26_N28
\source1|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(3)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(3),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(3),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux28~2_combout\);

-- Location: LCCOMB_X25_Y26_N28
\source1|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux28~2_combout\ & (\register[29].registers|out\(3))) # (!\source1|Mux28~2_combout\ & ((\register[21].registers|out\(3)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[29].registers|out\(3),
	datac => \register[21].registers|out\(3),
	datad => \source1|Mux28~2_combout\,
	combout => \source1|Mux28~3_combout\);

-- Location: LCCOMB_X25_Y30_N2
\source1|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux28~8_combout\ & (\source1|Mux28~10_combout\)) # (!\source1|Mux28~8_combout\ & ((\source1|Mux28~3_combout\))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux28~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux28~8_combout\,
	datac => \source1|Mux28~10_combout\,
	datad => \source1|Mux28~3_combout\,
	combout => \source1|Mux28~11_combout\);

-- Location: LCCOMB_X25_Y30_N28
\source1|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~16_combout\ = (\source1|Mux12~1_combout\ & (\source1|Mux12~0_combout\)) # (!\source1|Mux12~1_combout\ & ((\source1|Mux12~0_combout\ & ((\source1|Mux28~11_combout\))) # (!\source1|Mux12~0_combout\ & (\source1|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux28~15_combout\,
	datad => \source1|Mux28~11_combout\,
	combout => \source1|Mux28~16_combout\);

-- Location: FF_X28_Y28_N31
\register[8].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(3));

-- Location: FF_X31_Y28_N25
\register[9].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(3));

-- Location: LCCOMB_X31_Y28_N24
\source1|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~0_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[9].registers|out\(3)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(3) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(3),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(3),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux28~0_combout\);

-- Location: FF_X28_Y28_N5
\register[10].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(3));

-- Location: FF_X31_Y28_N27
\register[11].registers|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~4_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(3));

-- Location: LCCOMB_X28_Y28_N4
\source1|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux28~0_combout\ & ((\register[11].registers|out\(3)))) # (!\source1|Mux28~0_combout\ & (\register[10].registers|out\(3))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux28~0_combout\,
	datac => \register[10].registers|out\(3),
	datad => \register[11].registers|out\(3),
	combout => \source1|Mux28~1_combout\);

-- Location: LCCOMB_X25_Y30_N8
\source1|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux28~19_combout\ = (\source1|Mux28~16_combout\ & ((\source1|Mux28~18_combout\) # ((!\source1|Mux12~1_combout\)))) # (!\source1|Mux28~16_combout\ & (((\source1|Mux12~1_combout\ & \source1|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux28~18_combout\,
	datab => \source1|Mux28~16_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux28~1_combout\,
	combout => \source1|Mux28~19_combout\);

-- Location: IOIBUF_X41_Y41_N8
\i_rd_data[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(4),
	o => \i_rd_data[4]~input_o\);

-- Location: LCCOMB_X30_Y29_N14
\register[2].registers|out~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~5_combout\ = (\i_rd_data[4]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_rd_data[4]~input_o\,
	datac => \i_reset~input_o\,
	combout => \register[2].registers|out~5_combout\);

-- Location: FF_X28_Y22_N29
\register[3].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(4));

-- Location: FF_X30_Y22_N15
\register[2].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(4));

-- Location: FF_X28_Y22_N15
\register[1].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(4));

-- Location: FF_X29_Y22_N15
\register[7].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(4));

-- Location: FF_X29_Y22_N29
\register[6].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(4));

-- Location: FF_X29_Y24_N11
\register[5].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(4));

-- Location: FF_X29_Y24_N13
\register[4].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(4));

-- Location: LCCOMB_X29_Y24_N10
\source1|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~12_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[5].registers|out\(4))) # (!\i_rs1_addr[0]~input_o\ & ((\register[4].registers|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[5].registers|out\(4),
	datad => \register[4].registers|out\(4),
	combout => \source1|Mux27~12_combout\);

-- Location: LCCOMB_X29_Y22_N28
\source1|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux27~12_combout\ & (\register[7].registers|out\(4))) # (!\source1|Mux27~12_combout\ & ((\register[6].registers|out\(4)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(4),
	datac => \register[6].registers|out\(4),
	datad => \source1|Mux27~12_combout\,
	combout => \source1|Mux27~13_combout\);

-- Location: LCCOMB_X29_Y22_N8
\source1|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux27~13_combout\) # (!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(4) & ((\source1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[1].registers|out\(4),
	datab => \source1|Mux12~4_combout\,
	datac => \source1|Mux27~13_combout\,
	datad => \source1|Mux12~3_combout\,
	combout => \source1|Mux27~14_combout\);

-- Location: LCCOMB_X30_Y22_N14
\source1|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux27~14_combout\ & (\register[3].registers|out\(4))) # (!\source1|Mux27~14_combout\ & ((\register[2].registers|out\(4)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[3].registers|out\(4),
	datab => \source1|Mux12~2_combout\,
	datac => \register[2].registers|out\(4),
	datad => \source1|Mux27~14_combout\,
	combout => \source1|Mux27~15_combout\);

-- Location: FF_X28_Y26_N9
\register[11].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(4));

-- Location: FF_X28_Y28_N1
\register[10].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(4));

-- Location: FF_X28_Y28_N27
\register[8].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(4));

-- Location: LCCOMB_X28_Y28_N0
\source1|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(4))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(4),
	datad => \register[8].registers|out\(4),
	combout => \source1|Mux27~10_combout\);

-- Location: FF_X31_Y25_N3
\register[9].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(4));

-- Location: LCCOMB_X31_Y25_N2
\source1|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~11_combout\ = (\source1|Mux27~10_combout\ & ((\register[11].registers|out\(4)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux27~10_combout\ & (((\register[9].registers|out\(4) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(4),
	datab => \source1|Mux27~10_combout\,
	datac => \register[9].registers|out\(4),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux27~11_combout\);

-- Location: LCCOMB_X31_Y29_N22
\source1|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\) # (\source1|Mux27~11_combout\)))) # (!\source1|Mux12~1_combout\ & (\source1|Mux27~15_combout\ & (!\source1|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux27~15_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux27~11_combout\,
	combout => \source1|Mux27~16_combout\);

-- Location: FF_X30_Y29_N15
\register[15].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~5_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(4));

-- Location: FF_X30_Y29_N21
\register[14].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(4));

-- Location: FF_X31_Y29_N1
\register[13].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(4));

-- Location: FF_X31_Y29_N3
\register[12].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(4));

-- Location: LCCOMB_X31_Y29_N0
\source1|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(4))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(4),
	datad => \register[12].registers|out\(4),
	combout => \source1|Mux27~17_combout\);

-- Location: LCCOMB_X31_Y29_N28
\source1|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux27~17_combout\ & (\register[15].registers|out\(4))) # (!\source1|Mux27~17_combout\ & ((\register[14].registers|out\(4)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(4),
	datab => \register[14].registers|out\(4),
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux27~17_combout\,
	combout => \source1|Mux27~18_combout\);

-- Location: FF_X27_Y30_N9
\register[23].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(4));

-- Location: FF_X27_Y30_N11
\register[19].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(4));

-- Location: LCCOMB_X27_Y30_N8
\source1|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[23].registers|out\(4))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[19].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(4),
	datad => \register[19].registers|out\(4),
	combout => \source1|Mux27~7_combout\);

-- Location: FF_X28_Y30_N17
\register[27].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(4));

-- Location: FF_X28_Y30_N19
\register[31].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(4));

-- Location: LCCOMB_X28_Y30_N16
\source1|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~8_combout\ = (\source1|Mux27~7_combout\ & (((\register[31].registers|out\(4))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux27~7_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux27~7_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(4),
	datad => \register[31].registers|out\(4),
	combout => \source1|Mux27~8_combout\);

-- Location: FF_X25_Y26_N27
\register[29].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(4));

-- Location: FF_X25_Y26_N25
\register[21].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(4));

-- Location: FF_X24_Y26_N3
\register[17].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(4));

-- Location: FF_X24_Y26_N9
\register[25].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(4));

-- Location: LCCOMB_X24_Y26_N8
\source1|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(4)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[17].registers|out\(4),
	datac => \register[25].registers|out\(4),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux27~2_combout\);

-- Location: LCCOMB_X25_Y26_N24
\source1|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux27~2_combout\ & (\register[29].registers|out\(4))) # (!\source1|Mux27~2_combout\ & ((\register[21].registers|out\(4)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(4),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(4),
	datad => \source1|Mux27~2_combout\,
	combout => \source1|Mux27~3_combout\);

-- Location: FF_X25_Y28_N19
\register[28].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(4));

-- Location: FF_X25_Y28_N25
\register[20].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(4));

-- Location: FF_X24_Y28_N27
\register[16].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(4));

-- Location: FF_X24_Y28_N1
\register[24].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(4));

-- Location: LCCOMB_X24_Y28_N0
\source1|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[24].registers|out\(4)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(4) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[16].registers|out\(4),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(4),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux27~4_combout\);

-- Location: LCCOMB_X25_Y28_N24
\source1|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux27~4_combout\ & (\register[28].registers|out\(4))) # (!\source1|Mux27~4_combout\ & ((\register[20].registers|out\(4)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[28].registers|out\(4),
	datac => \register[20].registers|out\(4),
	datad => \source1|Mux27~4_combout\,
	combout => \source1|Mux27~5_combout\);

-- Location: LCCOMB_X31_Y29_N26
\source1|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~6_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux27~3_combout\) # ((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (((!\i_rs1_addr[1]~input_o\ & \source1|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux27~3_combout\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux27~5_combout\,
	combout => \source1|Mux27~6_combout\);

-- Location: FF_X24_Y22_N15
\register[18].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(4));

-- Location: FF_X24_Y22_N5
\register[22].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(4));

-- Location: LCCOMB_X24_Y22_N4
\source1|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~0_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(4)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(4) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[18].registers|out\(4),
	datac => \register[22].registers|out\(4),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux27~0_combout\);

-- Location: FF_X25_Y22_N17
\register[26].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(4));

-- Location: FF_X25_Y22_N3
\register[30].registers|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~5_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(4));

-- Location: LCCOMB_X25_Y22_N16
\source1|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~1_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux27~0_combout\ & ((\register[30].registers|out\(4)))) # (!\source1|Mux27~0_combout\ & (\register[26].registers|out\(4))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux27~0_combout\,
	datac => \register[26].registers|out\(4),
	datad => \register[30].registers|out\(4),
	combout => \source1|Mux27~1_combout\);

-- Location: LCCOMB_X31_Y29_N12
\source1|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux27~6_combout\ & (\source1|Mux27~8_combout\)) # (!\source1|Mux27~6_combout\ & ((\source1|Mux27~1_combout\))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux27~8_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux27~6_combout\,
	datad => \source1|Mux27~1_combout\,
	combout => \source1|Mux27~9_combout\);

-- Location: LCCOMB_X31_Y29_N30
\source1|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux27~19_combout\ = (\source1|Mux27~16_combout\ & ((\source1|Mux27~18_combout\) # ((!\source1|Mux12~0_combout\)))) # (!\source1|Mux27~16_combout\ & (((\source1|Mux12~0_combout\ & \source1|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux27~16_combout\,
	datab => \source1|Mux27~18_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux27~9_combout\,
	combout => \source1|Mux27~19_combout\);

-- Location: IOIBUF_X52_Y25_N1
\i_rd_data[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(5),
	o => \i_rd_data[5]~input_o\);

-- Location: LCCOMB_X32_Y25_N10
\register[2].registers|out~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~6_combout\ = (\i_rd_data[5]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rd_data[5]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~6_combout\);

-- Location: FF_X28_Y26_N21
\register[11].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(5));

-- Location: FF_X30_Y25_N1
\register[10].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(5));

-- Location: FF_X28_Y29_N17
\register[9].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(5));

-- Location: FF_X28_Y26_N3
\register[8].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(5));

-- Location: LCCOMB_X28_Y29_N16
\source1|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~0_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[9].registers|out\(5))) # (!\i_rs1_addr[0]~input_o\ & ((\register[8].registers|out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(5),
	datad => \register[8].registers|out\(5),
	combout => \source1|Mux26~0_combout\);

-- Location: LCCOMB_X30_Y25_N0
\source1|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux26~0_combout\ & (\register[11].registers|out\(5))) # (!\source1|Mux26~0_combout\ & ((\register[10].registers|out\(5)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[11].registers|out\(5),
	datac => \register[10].registers|out\(5),
	datad => \source1|Mux26~0_combout\,
	combout => \source1|Mux26~1_combout\);

-- Location: FF_X28_Y30_N23
\register[31].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(5));

-- Location: FF_X27_Y30_N31
\register[19].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(5));

-- Location: FF_X27_Y30_N5
\register[23].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(5));

-- Location: LCCOMB_X27_Y30_N4
\source1|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(5)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(5) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[19].registers|out\(5),
	datac => \register[23].registers|out\(5),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux26~9_combout\);

-- Location: FF_X28_Y30_N13
\register[27].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(5));

-- Location: LCCOMB_X28_Y30_N12
\source1|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~10_combout\ = (\source1|Mux26~9_combout\ & ((\register[31].registers|out\(5)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux26~9_combout\ & (((\register[27].registers|out\(5) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(5),
	datab => \source1|Mux26~9_combout\,
	datac => \register[27].registers|out\(5),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux26~10_combout\);

-- Location: FF_X25_Y26_N31
\register[29].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(5));

-- Location: FF_X25_Y26_N21
\register[21].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(5));

-- Location: FF_X24_Y26_N15
\register[17].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(5));

-- Location: FF_X24_Y26_N21
\register[25].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(5));

-- Location: LCCOMB_X24_Y26_N20
\source1|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(5)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(5),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(5),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux26~2_combout\);

-- Location: LCCOMB_X25_Y26_N20
\source1|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux26~2_combout\ & (\register[29].registers|out\(5))) # (!\source1|Mux26~2_combout\ & ((\register[21].registers|out\(5)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(5),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(5),
	datad => \source1|Mux26~2_combout\,
	combout => \source1|Mux26~3_combout\);

-- Location: FF_X25_Y22_N23
\register[30].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(5));

-- Location: FF_X24_Y22_N25
\register[22].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(5));

-- Location: FF_X24_Y22_N3
\register[18].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(5));

-- Location: LCCOMB_X24_Y22_N24
\source1|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~4_combout\ = (\i_rs1_addr[3]~input_o\ & (\i_rs1_addr[2]~input_o\)) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & (\register[22].registers|out\(5))) # (!\i_rs1_addr[2]~input_o\ & ((\register[18].registers|out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(5),
	datad => \register[18].registers|out\(5),
	combout => \source1|Mux26~4_combout\);

-- Location: FF_X25_Y22_N5
\register[26].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(5));

-- Location: LCCOMB_X25_Y22_N4
\source1|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~5_combout\ = (\source1|Mux26~4_combout\ & ((\register[30].registers|out\(5)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux26~4_combout\ & (((\register[26].registers|out\(5) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(5),
	datab => \source1|Mux26~4_combout\,
	datac => \register[26].registers|out\(5),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux26~5_combout\);

-- Location: FF_X24_Y28_N7
\register[16].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(5));

-- Location: FF_X24_Y28_N5
\register[24].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(5));

-- Location: LCCOMB_X24_Y28_N4
\source1|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~6_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[24].registers|out\(5)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(5) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[16].registers|out\(5),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(5),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux26~6_combout\);

-- Location: FF_X25_Y28_N29
\register[20].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(5));

-- Location: FF_X25_Y28_N7
\register[28].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(5));

-- Location: LCCOMB_X25_Y28_N28
\source1|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux26~6_combout\ & ((\register[28].registers|out\(5)))) # (!\source1|Mux26~6_combout\ & (\register[20].registers|out\(5))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux26~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux26~6_combout\,
	datac => \register[20].registers|out\(5),
	datad => \register[28].registers|out\(5),
	combout => \source1|Mux26~7_combout\);

-- Location: LCCOMB_X29_Y30_N2
\source1|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~8_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux26~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux26~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux26~5_combout\,
	datad => \source1|Mux26~7_combout\,
	combout => \source1|Mux26~8_combout\);

-- Location: LCCOMB_X29_Y30_N12
\source1|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux26~8_combout\ & (\source1|Mux26~10_combout\)) # (!\source1|Mux26~8_combout\ & ((\source1|Mux26~3_combout\))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux26~10_combout\,
	datab => \source1|Mux26~3_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux26~8_combout\,
	combout => \source1|Mux26~11_combout\);

-- Location: FF_X28_Y22_N11
\register[1].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(5));

-- Location: FF_X28_Y24_N15
\register[7].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(5));

-- Location: FF_X29_Y24_N17
\register[4].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(5));

-- Location: FF_X30_Y27_N23
\register[6].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(5));

-- Location: LCCOMB_X30_Y27_N22
\source1|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[6].registers|out\(5)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(5) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[4].registers|out\(5),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(5),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux26~12_combout\);

-- Location: FF_X29_Y24_N23
\register[5].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(5));

-- Location: LCCOMB_X29_Y24_N22
\source1|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~13_combout\ = (\source1|Mux26~12_combout\ & ((\register[7].registers|out\(5)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux26~12_combout\ & (((\register[5].registers|out\(5) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(5),
	datab => \source1|Mux26~12_combout\,
	datac => \register[5].registers|out\(5),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux26~13_combout\);

-- Location: LCCOMB_X29_Y22_N10
\source1|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux26~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(5))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[1].registers|out\(5),
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux26~13_combout\,
	datad => \source1|Mux12~4_combout\,
	combout => \source1|Mux26~14_combout\);

-- Location: FF_X28_Y22_N1
\register[3].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(5));

-- Location: FF_X30_Y22_N9
\register[2].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(5));

-- Location: LCCOMB_X30_Y22_N8
\source1|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~15_combout\ = (\source1|Mux26~14_combout\ & ((\register[3].registers|out\(5)) # ((!\source1|Mux12~2_combout\)))) # (!\source1|Mux26~14_combout\ & (((\register[2].registers|out\(5) & \source1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux26~14_combout\,
	datab => \register[3].registers|out\(5),
	datac => \register[2].registers|out\(5),
	datad => \source1|Mux12~2_combout\,
	combout => \source1|Mux26~15_combout\);

-- Location: LCCOMB_X29_Y30_N14
\source1|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & ((\source1|Mux12~0_combout\ & (\source1|Mux26~11_combout\)) # (!\source1|Mux12~0_combout\ & ((\source1|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux26~11_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux26~15_combout\,
	combout => \source1|Mux26~16_combout\);

-- Location: FF_X32_Y25_N11
\register[15].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~6_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(5));

-- Location: FF_X29_Y30_N27
\register[12].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(5));

-- Location: FF_X29_Y30_N25
\register[14].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(5));

-- Location: LCCOMB_X29_Y30_N24
\source1|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~17_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[14].registers|out\(5)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[12].registers|out\(5) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[12].registers|out\(5),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(5),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux26~17_combout\);

-- Location: FF_X30_Y22_N11
\register[13].registers|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~6_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(5));

-- Location: LCCOMB_X29_Y30_N4
\source1|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~18_combout\ = (\source1|Mux26~17_combout\ & ((\register[15].registers|out\(5)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux26~17_combout\ & (((\i_rs1_addr[0]~input_o\ & \register[13].registers|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(5),
	datab => \source1|Mux26~17_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \register[13].registers|out\(5),
	combout => \source1|Mux26~18_combout\);

-- Location: LCCOMB_X29_Y30_N6
\source1|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux26~19_combout\ = (\source1|Mux26~16_combout\ & (((\source1|Mux26~18_combout\) # (!\source1|Mux12~1_combout\)))) # (!\source1|Mux26~16_combout\ & (\source1|Mux26~1_combout\ & ((\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux26~1_combout\,
	datab => \source1|Mux26~16_combout\,
	datac => \source1|Mux26~18_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux26~19_combout\);

-- Location: IOIBUF_X46_Y41_N1
\i_rd_data[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(6),
	o => \i_rd_data[6]~input_o\);

-- Location: LCCOMB_X30_Y29_N2
\register[2].registers|out~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~7_combout\ = (!\i_reset~input_o\ & \i_rd_data[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datad => \i_rd_data[6]~input_o\,
	combout => \register[2].registers|out~7_combout\);

-- Location: FF_X28_Y30_N27
\register[31].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(6));

-- Location: FF_X27_Y30_N25
\register[23].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(6));

-- Location: FF_X27_Y30_N3
\register[19].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(6));

-- Location: LCCOMB_X27_Y30_N24
\source1|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[23].registers|out\(6))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[19].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(6),
	datad => \register[19].registers|out\(6),
	combout => \source1|Mux25~7_combout\);

-- Location: FF_X28_Y30_N9
\register[27].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(6));

-- Location: LCCOMB_X28_Y30_N8
\source1|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~8_combout\ = (\source1|Mux25~7_combout\ & ((\register[31].registers|out\(6)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux25~7_combout\ & (((\register[27].registers|out\(6) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(6),
	datab => \source1|Mux25~7_combout\,
	datac => \register[27].registers|out\(6),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux25~8_combout\);

-- Location: FF_X26_Y26_N11
\register[30].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(6));

-- Location: FF_X24_Y22_N7
\register[18].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(6));

-- Location: FF_X24_Y22_N13
\register[22].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(6));

-- Location: LCCOMB_X24_Y22_N12
\source1|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~0_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(6)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(6) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(6),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(6),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux25~0_combout\);

-- Location: FF_X26_Y26_N1
\register[26].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(6));

-- Location: LCCOMB_X26_Y26_N0
\source1|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~1_combout\ = (\source1|Mux25~0_combout\ & ((\register[30].registers|out\(6)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux25~0_combout\ & (((\register[26].registers|out\(6) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(6),
	datab => \source1|Mux25~0_combout\,
	datac => \register[26].registers|out\(6),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux25~1_combout\);

-- Location: FF_X24_Y26_N27
\register[17].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(6));

-- Location: FF_X24_Y26_N17
\register[25].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(6));

-- Location: LCCOMB_X24_Y26_N16
\source1|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(6)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(6),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(6),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux25~2_combout\);

-- Location: FF_X25_Y26_N17
\register[21].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(6));

-- Location: FF_X25_Y26_N19
\register[29].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(6));

-- Location: LCCOMB_X25_Y26_N16
\source1|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~3_combout\ = (\source1|Mux25~2_combout\ & (((\register[29].registers|out\(6))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux25~2_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[21].registers|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux25~2_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(6),
	datad => \register[29].registers|out\(6),
	combout => \source1|Mux25~3_combout\);

-- Location: FF_X24_Y28_N3
\register[16].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(6));

-- Location: FF_X24_Y28_N25
\register[24].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(6));

-- Location: LCCOMB_X24_Y28_N24
\source1|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[24].registers|out\(6)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(6) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[16].registers|out\(6),
	datac => \register[24].registers|out\(6),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux25~4_combout\);

-- Location: FF_X25_Y28_N1
\register[20].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(6));

-- Location: FF_X25_Y28_N11
\register[28].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(6));

-- Location: LCCOMB_X25_Y28_N0
\source1|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux25~4_combout\ & ((\register[28].registers|out\(6)))) # (!\source1|Mux25~4_combout\ & (\register[20].registers|out\(6))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux25~4_combout\,
	datac => \register[20].registers|out\(6),
	datad => \register[28].registers|out\(6),
	combout => \source1|Mux25~5_combout\);

-- Location: LCCOMB_X29_Y29_N20
\source1|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~6_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\source1|Mux25~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux25~3_combout\,
	datad => \source1|Mux25~5_combout\,
	combout => \source1|Mux25~6_combout\);

-- Location: LCCOMB_X29_Y29_N30
\source1|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux25~6_combout\ & (\source1|Mux25~8_combout\)) # (!\source1|Mux25~6_combout\ & ((\source1|Mux25~1_combout\))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux25~8_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux25~1_combout\,
	datad => \source1|Mux25~6_combout\,
	combout => \source1|Mux25~9_combout\);

-- Location: FF_X28_Y22_N13
\register[1].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(6));

-- Location: FF_X28_Y24_N9
\register[7].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(6));

-- Location: FF_X29_Y22_N5
\register[6].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(6));

-- Location: FF_X28_Y27_N25
\register[4].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(6));

-- Location: FF_X29_Y27_N9
\register[5].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(6));

-- Location: LCCOMB_X29_Y27_N8
\source1|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(6)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(6),
	datac => \register[5].registers|out\(6),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux25~12_combout\);

-- Location: LCCOMB_X29_Y22_N4
\source1|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux25~12_combout\ & (\register[7].registers|out\(6))) # (!\source1|Mux25~12_combout\ & ((\register[6].registers|out\(6)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(6),
	datac => \register[6].registers|out\(6),
	datad => \source1|Mux25~12_combout\,
	combout => \source1|Mux25~13_combout\);

-- Location: LCCOMB_X29_Y22_N22
\source1|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux25~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(6))))) # (!\source1|Mux12~3_combout\ & (\source1|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~3_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(6),
	datad => \source1|Mux25~13_combout\,
	combout => \source1|Mux25~14_combout\);

-- Location: FF_X29_Y26_N3
\register[2].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(6));

-- Location: FF_X29_Y26_N13
\register[3].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(6));

-- Location: LCCOMB_X29_Y26_N2
\source1|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux25~14_combout\ & ((\register[3].registers|out\(6)))) # (!\source1|Mux25~14_combout\ & (\register[2].registers|out\(6))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux25~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux25~14_combout\,
	datac => \register[2].registers|out\(6),
	datad => \register[3].registers|out\(6),
	combout => \source1|Mux25~15_combout\);

-- Location: FF_X28_Y29_N21
\register[8].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(6));

-- Location: FF_X28_Y25_N25
\register[10].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(6));

-- Location: LCCOMB_X28_Y25_N24
\source1|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~10_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[10].registers|out\(6)))) # (!\i_rs1_addr[1]~input_o\ & (\register[8].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(6),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[10].registers|out\(6),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux25~10_combout\);

-- Location: FF_X28_Y29_N27
\register[9].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(6));

-- Location: FF_X28_Y26_N15
\register[11].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(6));

-- Location: LCCOMB_X28_Y29_N26
\source1|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~11_combout\ = (\source1|Mux25~10_combout\ & (((\register[11].registers|out\(6))) # (!\i_rs1_addr[0]~input_o\))) # (!\source1|Mux25~10_combout\ & (\i_rs1_addr[0]~input_o\ & (\register[9].registers|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux25~10_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(6),
	datad => \register[11].registers|out\(6),
	combout => \source1|Mux25~11_combout\);

-- Location: LCCOMB_X29_Y29_N0
\source1|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\ & ((\source1|Mux25~11_combout\))) # (!\source1|Mux12~1_combout\ & (\source1|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux25~15_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux25~11_combout\,
	combout => \source1|Mux25~16_combout\);

-- Location: FF_X30_Y29_N3
\register[15].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~7_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(6));

-- Location: FF_X29_Y29_N5
\register[12].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(6));

-- Location: FF_X29_Y29_N11
\register[13].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(6));

-- Location: LCCOMB_X29_Y29_N10
\source1|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~17_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[13].registers|out\(6)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[12].registers|out\(6) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[12].registers|out\(6),
	datac => \register[13].registers|out\(6),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux25~17_combout\);

-- Location: FF_X30_Y29_N25
\register[14].registers|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~7_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(6));

-- Location: LCCOMB_X29_Y29_N6
\source1|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux25~17_combout\ & (\register[15].registers|out\(6))) # (!\source1|Mux25~17_combout\ & ((\register[14].registers|out\(6)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(6),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux25~17_combout\,
	datad => \register[14].registers|out\(6),
	combout => \source1|Mux25~18_combout\);

-- Location: LCCOMB_X29_Y29_N8
\source1|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux25~19_combout\ = (\source1|Mux25~16_combout\ & (((\source1|Mux25~18_combout\) # (!\source1|Mux12~0_combout\)))) # (!\source1|Mux25~16_combout\ & (\source1|Mux25~9_combout\ & (\source1|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux25~9_combout\,
	datab => \source1|Mux25~16_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux25~18_combout\,
	combout => \source1|Mux25~19_combout\);

-- Location: IOIBUF_X43_Y41_N1
\i_rd_data[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(7),
	o => \i_rd_data[7]~input_o\);

-- Location: LCCOMB_X32_Y24_N24
\register[2].registers|out~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~8_combout\ = (\i_rd_data[7]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_data[7]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~8_combout\);

-- Location: FF_X30_Y29_N13
\register[14].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(7));

-- Location: FF_X29_Y29_N23
\register[12].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(7));

-- Location: LCCOMB_X30_Y29_N12
\source1|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~17_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(7))) # (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(7),
	datad => \register[12].registers|out\(7),
	combout => \source1|Mux24~17_combout\);

-- Location: FF_X32_Y24_N25
\register[15].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~8_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(7));

-- Location: FF_X29_Y29_N29
\register[13].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(7));

-- Location: LCCOMB_X29_Y29_N16
\source1|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux24~17_combout\ & (\register[15].registers|out\(7))) # (!\source1|Mux24~17_combout\ & ((\register[13].registers|out\(7)))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux24~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux24~17_combout\,
	datac => \register[15].registers|out\(7),
	datad => \register[13].registers|out\(7),
	combout => \source1|Mux24~18_combout\);

-- Location: FF_X31_Y25_N23
\register[8].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(7));

-- Location: FF_X31_Y25_N5
\register[9].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(7));

-- Location: LCCOMB_X31_Y25_N4
\source1|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~0_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[9].registers|out\(7)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(7) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(7),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(7),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux24~0_combout\);

-- Location: FF_X28_Y25_N5
\register[11].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(7));

-- Location: FF_X28_Y25_N27
\register[10].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(7));

-- Location: LCCOMB_X28_Y25_N26
\source1|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~1_combout\ = (\source1|Mux24~0_combout\ & ((\register[11].registers|out\(7)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux24~0_combout\ & (((\register[10].registers|out\(7) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux24~0_combout\,
	datab => \register[11].registers|out\(7),
	datac => \register[10].registers|out\(7),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux24~1_combout\);

-- Location: FF_X25_Y27_N27
\register[3].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(7));

-- Location: FF_X25_Y27_N1
\register[2].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(7));

-- Location: FF_X27_Y27_N27
\register[7].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(7));

-- Location: FF_X28_Y27_N29
\register[4].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(7));

-- Location: FF_X28_Y27_N27
\register[6].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(7));

-- Location: LCCOMB_X28_Y27_N26
\source1|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[6].registers|out\(7)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(7) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(7),
	datac => \register[6].registers|out\(7),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux24~12_combout\);

-- Location: FF_X27_Y27_N9
\register[5].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(7));

-- Location: LCCOMB_X27_Y27_N8
\source1|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~13_combout\ = (\source1|Mux24~12_combout\ & ((\register[7].registers|out\(7)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux24~12_combout\ & (((\register[5].registers|out\(7) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(7),
	datab => \source1|Mux24~12_combout\,
	datac => \register[5].registers|out\(7),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux24~13_combout\);

-- Location: FF_X26_Y27_N9
\register[1].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(7));

-- Location: LCCOMB_X27_Y27_N20
\source1|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux24~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\source1|Mux12~3_combout\ & \register[1].registers|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux24~13_combout\,
	datac => \source1|Mux12~3_combout\,
	datad => \register[1].registers|out\(7),
	combout => \source1|Mux24~14_combout\);

-- Location: LCCOMB_X25_Y27_N0
\source1|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux24~14_combout\ & (\register[3].registers|out\(7))) # (!\source1|Mux24~14_combout\ & ((\register[2].registers|out\(7)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(7),
	datac => \register[2].registers|out\(7),
	datad => \source1|Mux24~14_combout\,
	combout => \source1|Mux24~15_combout\);

-- Location: FF_X24_Y26_N31
\register[17].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(7));

-- Location: FF_X24_Y26_N5
\register[25].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(7));

-- Location: LCCOMB_X24_Y26_N4
\source1|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(7)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(7),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(7),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux24~2_combout\);

-- Location: FF_X24_Y29_N1
\register[21].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(7));

-- Location: FF_X24_Y29_N3
\register[29].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(7));

-- Location: LCCOMB_X24_Y29_N0
\source1|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux24~2_combout\ & ((\register[29].registers|out\(7)))) # (!\source1|Mux24~2_combout\ & (\register[21].registers|out\(7))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux24~2_combout\,
	datac => \register[21].registers|out\(7),
	datad => \register[29].registers|out\(7),
	combout => \source1|Mux24~3_combout\);

-- Location: FF_X26_Y26_N23
\register[30].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(7));

-- Location: FF_X24_Y22_N9
\register[22].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(7));

-- Location: FF_X24_Y22_N27
\register[18].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(7));

-- Location: LCCOMB_X24_Y22_N8
\source1|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~4_combout\ = (\i_rs1_addr[3]~input_o\ & (\i_rs1_addr[2]~input_o\)) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & (\register[22].registers|out\(7))) # (!\i_rs1_addr[2]~input_o\ & ((\register[18].registers|out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(7),
	datad => \register[18].registers|out\(7),
	combout => \source1|Mux24~4_combout\);

-- Location: FF_X26_Y26_N13
\register[26].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(7));

-- Location: LCCOMB_X26_Y26_N12
\source1|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~5_combout\ = (\source1|Mux24~4_combout\ & ((\register[30].registers|out\(7)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux24~4_combout\ & (((\register[26].registers|out\(7) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(7),
	datab => \source1|Mux24~4_combout\,
	datac => \register[26].registers|out\(7),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux24~5_combout\);

-- Location: FF_X25_Y28_N31
\register[28].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(7));

-- Location: FF_X24_Y28_N31
\register[16].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(7));

-- Location: FF_X24_Y28_N21
\register[24].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(7));

-- Location: LCCOMB_X24_Y28_N20
\source1|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~6_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(7)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[16].registers|out\(7),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(7),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux24~6_combout\);

-- Location: FF_X25_Y28_N13
\register[20].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(7));

-- Location: LCCOMB_X25_Y28_N12
\source1|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~7_combout\ = (\source1|Mux24~6_combout\ & ((\register[28].registers|out\(7)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux24~6_combout\ & (((\register[20].registers|out\(7) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(7),
	datab => \source1|Mux24~6_combout\,
	datac => \register[20].registers|out\(7),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux24~7_combout\);

-- Location: LCCOMB_X24_Y29_N28
\source1|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~8_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux24~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux24~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux24~5_combout\,
	datad => \source1|Mux24~7_combout\,
	combout => \source1|Mux24~8_combout\);

-- Location: FF_X27_Y30_N15
\register[19].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(7));

-- Location: FF_X27_Y30_N29
\register[23].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(7));

-- Location: LCCOMB_X27_Y30_N28
\source1|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~9_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(7)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(7),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(7),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux24~9_combout\);

-- Location: FF_X28_Y30_N15
\register[31].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(7));

-- Location: FF_X28_Y30_N21
\register[27].registers|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~8_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(7));

-- Location: LCCOMB_X28_Y30_N20
\source1|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~10_combout\ = (\source1|Mux24~9_combout\ & ((\register[31].registers|out\(7)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux24~9_combout\ & (((\register[27].registers|out\(7) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux24~9_combout\,
	datab => \register[31].registers|out\(7),
	datac => \register[27].registers|out\(7),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux24~10_combout\);

-- Location: LCCOMB_X24_Y29_N22
\source1|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~11_combout\ = (\source1|Mux24~8_combout\ & (((\source1|Mux24~10_combout\) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux24~8_combout\ & (\source1|Mux24~3_combout\ & (\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux24~3_combout\,
	datab => \source1|Mux24~8_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux24~10_combout\,
	combout => \source1|Mux24~11_combout\);

-- Location: LCCOMB_X29_Y29_N18
\source1|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux24~11_combout\) # (\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux24~15_combout\ & ((!\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux24~15_combout\,
	datab => \source1|Mux24~11_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux24~16_combout\);

-- Location: LCCOMB_X29_Y29_N26
\source1|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux24~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux24~16_combout\ & (\source1|Mux24~18_combout\)) # (!\source1|Mux24~16_combout\ & ((\source1|Mux24~1_combout\))))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux24~18_combout\,
	datac => \source1|Mux24~1_combout\,
	datad => \source1|Mux24~16_combout\,
	combout => \source1|Mux24~19_combout\);

-- Location: IOIBUF_X38_Y41_N8
\i_rd_data[8]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(8),
	o => \i_rd_data[8]~input_o\);

-- Location: LCCOMB_X30_Y29_N16
\register[2].registers|out~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~9_combout\ = (!\i_reset~input_o\ & \i_rd_data[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datad => \i_rd_data[8]~input_o\,
	combout => \register[2].registers|out~9_combout\);

-- Location: FF_X28_Y24_N21
\register[7].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(8));

-- Location: FF_X28_Y27_N7
\register[6].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(8));

-- Location: FF_X28_Y27_N9
\register[4].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(8));

-- Location: FF_X29_Y27_N27
\register[5].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(8));

-- Location: LCCOMB_X29_Y27_N26
\source1|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(8)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[4].registers|out\(8),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(8),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux23~12_combout\);

-- Location: LCCOMB_X28_Y27_N6
\source1|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux23~12_combout\ & (\register[7].registers|out\(8))) # (!\source1|Mux23~12_combout\ & ((\register[6].registers|out\(8)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(8),
	datac => \register[6].registers|out\(8),
	datad => \source1|Mux23~12_combout\,
	combout => \source1|Mux23~13_combout\);

-- Location: FF_X28_Y24_N11
\register[1].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(8));

-- Location: LCCOMB_X28_Y27_N2
\source1|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux23~13_combout\)) # (!\source1|Mux12~3_combout\))) # (!\source1|Mux12~4_combout\ & (\source1|Mux12~3_combout\ & ((\register[1].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux23~13_combout\,
	datad => \register[1].registers|out\(8),
	combout => \source1|Mux23~14_combout\);

-- Location: FF_X25_Y27_N29
\register[2].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(8));

-- Location: FF_X25_Y27_N23
\register[3].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(8));

-- Location: LCCOMB_X25_Y27_N28
\source1|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux23~14_combout\ & ((\register[3].registers|out\(8)))) # (!\source1|Mux23~14_combout\ & (\register[2].registers|out\(8))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux23~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux23~14_combout\,
	datac => \register[2].registers|out\(8),
	datad => \register[3].registers|out\(8),
	combout => \source1|Mux23~15_combout\);

-- Location: FF_X27_Y26_N3
\register[11].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(8));

-- Location: FF_X28_Y29_N19
\register[9].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(8));

-- Location: FF_X28_Y29_N13
\register[8].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(8));

-- Location: FF_X30_Y25_N3
\register[10].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(8));

-- Location: LCCOMB_X30_Y25_N2
\source1|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~10_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[10].registers|out\(8)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[8].registers|out\(8) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(8),
	datac => \register[10].registers|out\(8),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux23~10_combout\);

-- Location: LCCOMB_X28_Y29_N18
\source1|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux23~10_combout\ & (\register[11].registers|out\(8))) # (!\source1|Mux23~10_combout\ & ((\register[9].registers|out\(8)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(8),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(8),
	datad => \source1|Mux23~10_combout\,
	combout => \source1|Mux23~11_combout\);

-- Location: LCCOMB_X28_Y29_N6
\source1|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\) # (\source1|Mux23~11_combout\)))) # (!\source1|Mux12~1_combout\ & (\source1|Mux23~15_combout\ & (!\source1|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux23~15_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux23~11_combout\,
	combout => \source1|Mux23~16_combout\);

-- Location: FF_X30_Y29_N23
\register[14].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(8));

-- Location: FF_X30_Y29_N17
\register[15].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~9_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(8));

-- Location: FF_X31_Y29_N25
\register[13].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(8));

-- Location: FF_X31_Y29_N19
\register[12].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(8));

-- Location: LCCOMB_X31_Y29_N24
\source1|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(8))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(8),
	datad => \register[12].registers|out\(8),
	combout => \source1|Mux23~17_combout\);

-- Location: LCCOMB_X28_Y29_N0
\source1|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux23~17_combout\ & ((\register[15].registers|out\(8)))) # (!\source1|Mux23~17_combout\ & (\register[14].registers|out\(8))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[14].registers|out\(8),
	datac => \register[15].registers|out\(8),
	datad => \source1|Mux23~17_combout\,
	combout => \source1|Mux23~18_combout\);

-- Location: FF_X25_Y21_N19
\register[30].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(8));

-- Location: FF_X25_Y21_N25
\register[26].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(8));

-- Location: FF_X26_Y22_N27
\register[18].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(8));

-- Location: FF_X26_Y22_N9
\register[22].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(8));

-- Location: LCCOMB_X26_Y22_N8
\source1|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(8)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(8),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(8),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux23~0_combout\);

-- Location: LCCOMB_X25_Y21_N24
\source1|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~1_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux23~0_combout\ & (\register[30].registers|out\(8))) # (!\source1|Mux23~0_combout\ & ((\register[26].registers|out\(8)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(8),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(8),
	datad => \source1|Mux23~0_combout\,
	combout => \source1|Mux23~1_combout\);

-- Location: FF_X28_Y30_N11
\register[31].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(8));

-- Location: FF_X28_Y30_N25
\register[27].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(8));

-- Location: FF_X28_Y31_N3
\register[19].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(8));

-- Location: FF_X28_Y31_N1
\register[23].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(8));

-- Location: LCCOMB_X28_Y31_N0
\source1|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(8)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(8) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[19].registers|out\(8),
	datac => \register[23].registers|out\(8),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux23~7_combout\);

-- Location: LCCOMB_X28_Y30_N24
\source1|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux23~7_combout\ & (\register[31].registers|out\(8))) # (!\source1|Mux23~7_combout\ & ((\register[27].registers|out\(8)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(8),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(8),
	datad => \source1|Mux23~7_combout\,
	combout => \source1|Mux23~8_combout\);

-- Location: FF_X24_Y27_N27
\register[28].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(8));

-- Location: FF_X24_Y28_N19
\register[16].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(8));

-- Location: FF_X24_Y28_N9
\register[24].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(8));

-- Location: LCCOMB_X24_Y28_N8
\source1|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[24].registers|out\(8)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(8) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[16].registers|out\(8),
	datac => \register[24].registers|out\(8),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux23~4_combout\);

-- Location: FF_X24_Y27_N17
\register[20].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(8));

-- Location: LCCOMB_X24_Y27_N16
\source1|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~5_combout\ = (\source1|Mux23~4_combout\ & ((\register[28].registers|out\(8)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux23~4_combout\ & (((\register[20].registers|out\(8) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(8),
	datab => \source1|Mux23~4_combout\,
	datac => \register[20].registers|out\(8),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux23~5_combout\);

-- Location: FF_X24_Y29_N27
\register[29].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(8));

-- Location: FF_X24_Y25_N9
\register[25].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(8));

-- Location: FF_X24_Y25_N3
\register[17].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(8));

-- Location: LCCOMB_X24_Y25_N8
\source1|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~2_combout\ = (\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\) # ((\register[25].registers|out\(8))))) # (!\i_rs1_addr[3]~input_o\ & (!\i_rs1_addr[2]~input_o\ & ((\register[17].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(8),
	datad => \register[17].registers|out\(8),
	combout => \source1|Mux23~2_combout\);

-- Location: FF_X24_Y29_N25
\register[21].registers|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~9_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(8));

-- Location: LCCOMB_X24_Y29_N24
\source1|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~3_combout\ = (\source1|Mux23~2_combout\ & ((\register[29].registers|out\(8)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux23~2_combout\ & (((\register[21].registers|out\(8) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(8),
	datab => \source1|Mux23~2_combout\,
	datac => \register[21].registers|out\(8),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux23~3_combout\);

-- Location: LCCOMB_X28_Y29_N22
\source1|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~6_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\source1|Mux23~3_combout\))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux23~5_combout\,
	datad => \source1|Mux23~3_combout\,
	combout => \source1|Mux23~6_combout\);

-- Location: LCCOMB_X28_Y29_N24
\source1|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux23~6_combout\ & ((\source1|Mux23~8_combout\))) # (!\source1|Mux23~6_combout\ & (\source1|Mux23~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux23~1_combout\,
	datac => \source1|Mux23~8_combout\,
	datad => \source1|Mux23~6_combout\,
	combout => \source1|Mux23~9_combout\);

-- Location: LCCOMB_X28_Y29_N10
\source1|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux23~19_combout\ = (\source1|Mux23~16_combout\ & ((\source1|Mux23~18_combout\) # ((!\source1|Mux12~0_combout\)))) # (!\source1|Mux23~16_combout\ & (((\source1|Mux12~0_combout\ & \source1|Mux23~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux23~16_combout\,
	datab => \source1|Mux23~18_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux23~9_combout\,
	combout => \source1|Mux23~19_combout\);

-- Location: IOIBUF_X10_Y41_N1
\i_rd_data[9]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(9),
	o => \i_rd_data[9]~input_o\);

-- Location: LCCOMB_X25_Y29_N8
\register[2].registers|out~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~10_combout\ = (!\i_reset~input_o\ & \i_rd_data[9]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datad => \i_rd_data[9]~input_o\,
	combout => \register[2].registers|out~10_combout\);

-- Location: FF_X25_Y27_N3
\register[3].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(9));

-- Location: FF_X25_Y27_N17
\register[2].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(9));

-- Location: FF_X27_Y27_N1
\register[7].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(9));

-- Location: FF_X27_Y27_N31
\register[5].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(9));

-- Location: FF_X28_Y27_N15
\register[4].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(9));

-- Location: FF_X28_Y27_N5
\register[6].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(9));

-- Location: LCCOMB_X28_Y27_N4
\source1|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[6].registers|out\(9)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(9) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(9),
	datac => \register[6].registers|out\(9),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux22~12_combout\);

-- Location: LCCOMB_X27_Y27_N30
\source1|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux22~12_combout\ & (\register[7].registers|out\(9))) # (!\source1|Mux22~12_combout\ & ((\register[5].registers|out\(9)))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[7].registers|out\(9),
	datac => \register[5].registers|out\(9),
	datad => \source1|Mux22~12_combout\,
	combout => \source1|Mux22~13_combout\);

-- Location: FF_X26_Y27_N3
\register[1].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(9));

-- Location: LCCOMB_X27_Y27_N10
\source1|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux22~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\source1|Mux12~3_combout\ & \register[1].registers|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux22~13_combout\,
	datac => \source1|Mux12~3_combout\,
	datad => \register[1].registers|out\(9),
	combout => \source1|Mux22~14_combout\);

-- Location: LCCOMB_X25_Y27_N16
\source1|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux22~14_combout\ & (\register[3].registers|out\(9))) # (!\source1|Mux22~14_combout\ & ((\register[2].registers|out\(9)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(9),
	datac => \register[2].registers|out\(9),
	datad => \source1|Mux22~14_combout\,
	combout => \source1|Mux22~15_combout\);

-- Location: FF_X24_Y25_N15
\register[17].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(9));

-- Location: FF_X24_Y25_N5
\register[25].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(9));

-- Location: LCCOMB_X24_Y25_N4
\source1|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(9)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(9) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[17].registers|out\(9),
	datac => \register[25].registers|out\(9),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux22~2_combout\);

-- Location: FF_X24_Y29_N15
\register[29].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(9));

-- Location: FF_X24_Y29_N5
\register[21].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(9));

-- Location: LCCOMB_X24_Y29_N4
\source1|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~3_combout\ = (\source1|Mux22~2_combout\ & ((\register[29].registers|out\(9)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux22~2_combout\ & (((\register[21].registers|out\(9) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~2_combout\,
	datab => \register[29].registers|out\(9),
	datac => \register[21].registers|out\(9),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux22~3_combout\);

-- Location: FF_X28_Y30_N31
\register[31].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(9));

-- Location: FF_X28_Y30_N29
\register[27].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(9));

-- Location: FF_X28_Y31_N31
\register[19].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(9));

-- Location: FF_X28_Y31_N21
\register[23].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(9));

-- Location: LCCOMB_X28_Y31_N20
\source1|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~9_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(9)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(9),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(9),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux22~9_combout\);

-- Location: LCCOMB_X28_Y30_N28
\source1|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux22~9_combout\ & (\register[31].registers|out\(9))) # (!\source1|Mux22~9_combout\ & ((\register[27].registers|out\(9)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(9),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(9),
	datad => \source1|Mux22~9_combout\,
	combout => \source1|Mux22~10_combout\);

-- Location: FF_X26_Y22_N31
\register[18].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(9));

-- Location: FF_X26_Y22_N5
\register[22].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(9));

-- Location: LCCOMB_X26_Y22_N4
\source1|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(9)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(9),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(9),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux22~4_combout\);

-- Location: FF_X25_Y21_N13
\register[26].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(9));

-- Location: FF_X25_Y21_N15
\register[30].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(9));

-- Location: LCCOMB_X25_Y21_N12
\source1|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~5_combout\ = (\source1|Mux22~4_combout\ & (((\register[30].registers|out\(9))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux22~4_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[26].registers|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~4_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(9),
	datad => \register[30].registers|out\(9),
	combout => \source1|Mux22~5_combout\);

-- Location: FF_X24_Y27_N23
\register[28].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(9));

-- Location: FF_X24_Y28_N23
\register[16].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(9));

-- Location: FF_X24_Y28_N13
\register[24].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(9));

-- Location: LCCOMB_X24_Y28_N12
\source1|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~6_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[24].registers|out\(9)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(9) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[16].registers|out\(9),
	datac => \register[24].registers|out\(9),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux22~6_combout\);

-- Location: FF_X24_Y27_N5
\register[20].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(9));

-- Location: LCCOMB_X24_Y27_N4
\source1|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~7_combout\ = (\source1|Mux22~6_combout\ & ((\register[28].registers|out\(9)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux22~6_combout\ & (((\register[20].registers|out\(9) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(9),
	datab => \source1|Mux22~6_combout\,
	datac => \register[20].registers|out\(9),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux22~7_combout\);

-- Location: LCCOMB_X25_Y30_N26
\source1|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~8_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux22~5_combout\) # ((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (((!\i_rs1_addr[0]~input_o\ & \source1|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux22~5_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux22~7_combout\,
	combout => \source1|Mux22~8_combout\);

-- Location: LCCOMB_X25_Y30_N12
\source1|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux22~8_combout\ & ((\source1|Mux22~10_combout\))) # (!\source1|Mux22~8_combout\ & (\source1|Mux22~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~3_combout\,
	datab => \source1|Mux22~10_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux22~8_combout\,
	combout => \source1|Mux22~11_combout\);

-- Location: LCCOMB_X25_Y30_N22
\source1|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux12~1_combout\) # (\source1|Mux22~11_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux22~15_combout\ & (!\source1|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~15_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux22~11_combout\,
	combout => \source1|Mux22~16_combout\);

-- Location: FF_X28_Y29_N31
\register[8].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(9));

-- Location: FF_X28_Y29_N29
\register[9].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(9));

-- Location: LCCOMB_X28_Y29_N28
\source1|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~0_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[9].registers|out\(9)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(9) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(9),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(9),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux22~0_combout\);

-- Location: FF_X28_Y25_N9
\register[11].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(9));

-- Location: FF_X28_Y25_N31
\register[10].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(9));

-- Location: LCCOMB_X28_Y25_N30
\source1|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~1_combout\ = (\source1|Mux22~0_combout\ & ((\register[11].registers|out\(9)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux22~0_combout\ & (((\register[10].registers|out\(9) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~0_combout\,
	datab => \register[11].registers|out\(9),
	datac => \register[10].registers|out\(9),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux22~1_combout\);

-- Location: FF_X29_Y30_N17
\register[14].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(9));

-- Location: FF_X29_Y30_N19
\register[12].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(9));

-- Location: LCCOMB_X29_Y30_N16
\source1|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~17_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(9))) # (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(9),
	datad => \register[12].registers|out\(9),
	combout => \source1|Mux22~17_combout\);

-- Location: FF_X25_Y29_N7
\register[13].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~10_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(9));

-- Location: FF_X25_Y29_N9
\register[15].registers|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~10_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(9));

-- Location: LCCOMB_X25_Y30_N16
\source1|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~18_combout\ = (\source1|Mux22~17_combout\ & (((\register[15].registers|out\(9)) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux22~17_combout\ & (\register[13].registers|out\(9) & (\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~17_combout\,
	datab => \register[13].registers|out\(9),
	datac => \i_rs1_addr[0]~input_o\,
	datad => \register[15].registers|out\(9),
	combout => \source1|Mux22~18_combout\);

-- Location: LCCOMB_X25_Y30_N10
\source1|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux22~19_combout\ = (\source1|Mux22~16_combout\ & (((\source1|Mux22~18_combout\) # (!\source1|Mux12~1_combout\)))) # (!\source1|Mux22~16_combout\ & (\source1|Mux22~1_combout\ & (\source1|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux22~16_combout\,
	datab => \source1|Mux22~1_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux22~18_combout\,
	combout => \source1|Mux22~19_combout\);

-- Location: IOIBUF_X34_Y41_N8
\i_rd_data[10]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(10),
	o => \i_rd_data[10]~input_o\);

-- Location: LCCOMB_X30_Y29_N28
\register[2].registers|out~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~11_combout\ = (!\i_reset~input_o\ & \i_rd_data[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[10]~input_o\,
	combout => \register[2].registers|out~11_combout\);

-- Location: FF_X30_Y29_N19
\register[14].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(10));

-- Location: FF_X30_Y29_N29
\register[15].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~11_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(10));

-- Location: FF_X31_Y29_N21
\register[13].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(10));

-- Location: FF_X31_Y29_N7
\register[12].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(10));

-- Location: LCCOMB_X31_Y29_N20
\source1|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(10))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(10),
	datad => \register[12].registers|out\(10),
	combout => \source1|Mux21~17_combout\);

-- Location: LCCOMB_X26_Y29_N6
\source1|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux21~17_combout\ & ((\register[15].registers|out\(10)))) # (!\source1|Mux21~17_combout\ & (\register[14].registers|out\(10))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(10),
	datab => \register[15].registers|out\(10),
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux21~17_combout\,
	combout => \source1|Mux21~18_combout\);

-- Location: FF_X27_Y26_N13
\register[11].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(10));

-- Location: FF_X27_Y25_N25
\register[9].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(10));

-- Location: FF_X30_Y25_N29
\register[10].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(10));

-- Location: FF_X27_Y25_N27
\register[8].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(10));

-- Location: LCCOMB_X30_Y25_N28
\source1|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~10_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[10].registers|out\(10))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[8].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[10].registers|out\(10),
	datad => \register[8].registers|out\(10),
	combout => \source1|Mux21~10_combout\);

-- Location: LCCOMB_X27_Y25_N24
\source1|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux21~10_combout\ & (\register[11].registers|out\(10))) # (!\source1|Mux21~10_combout\ & ((\register[9].registers|out\(10)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[11].registers|out\(10),
	datac => \register[9].registers|out\(10),
	datad => \source1|Mux21~10_combout\,
	combout => \source1|Mux21~11_combout\);

-- Location: FF_X25_Y27_N31
\register[3].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(10));

-- Location: FF_X25_Y27_N5
\register[2].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(10));

-- Location: FF_X28_Y24_N31
\register[1].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(10));

-- Location: FF_X28_Y24_N17
\register[7].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(10));

-- Location: FF_X28_Y27_N1
\register[6].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(10));

-- Location: FF_X28_Y27_N19
\register[4].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(10));

-- Location: FF_X29_Y27_N29
\register[5].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(10));

-- Location: LCCOMB_X29_Y27_N28
\source1|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(10)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(10),
	datac => \register[5].registers|out\(10),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux21~12_combout\);

-- Location: LCCOMB_X28_Y27_N0
\source1|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux21~12_combout\ & (\register[7].registers|out\(10))) # (!\source1|Mux21~12_combout\ & ((\register[6].registers|out\(10)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(10),
	datac => \register[6].registers|out\(10),
	datad => \source1|Mux21~12_combout\,
	combout => \source1|Mux21~13_combout\);

-- Location: LCCOMB_X28_Y27_N20
\source1|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux21~13_combout\)) # (!\source1|Mux12~3_combout\))) # (!\source1|Mux12~4_combout\ & (\source1|Mux12~3_combout\ & (\register[1].registers|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \register[1].registers|out\(10),
	datad => \source1|Mux21~13_combout\,
	combout => \source1|Mux21~14_combout\);

-- Location: LCCOMB_X25_Y27_N4
\source1|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux21~14_combout\ & (\register[3].registers|out\(10))) # (!\source1|Mux21~14_combout\ & ((\register[2].registers|out\(10)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(10),
	datac => \register[2].registers|out\(10),
	datad => \source1|Mux21~14_combout\,
	combout => \source1|Mux21~15_combout\);

-- Location: LCCOMB_X26_Y29_N28
\source1|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~16_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux21~11_combout\) # ((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & (((!\source1|Mux12~0_combout\ & \source1|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux21~11_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux21~15_combout\,
	combout => \source1|Mux21~16_combout\);

-- Location: FF_X26_Y26_N27
\register[30].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(10));

-- Location: FF_X26_Y22_N19
\register[18].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(10));

-- Location: FF_X26_Y22_N25
\register[22].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(10));

-- Location: LCCOMB_X26_Y22_N24
\source1|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(10)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(10),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(10),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux21~0_combout\);

-- Location: FF_X26_Y26_N25
\register[26].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(10));

-- Location: LCCOMB_X26_Y26_N24
\source1|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~1_combout\ = (\source1|Mux21~0_combout\ & ((\register[30].registers|out\(10)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux21~0_combout\ & (((\register[26].registers|out\(10) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(10),
	datab => \source1|Mux21~0_combout\,
	datac => \register[26].registers|out\(10),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux21~1_combout\);

-- Location: FF_X24_Y28_N11
\register[16].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(10));

-- Location: FF_X24_Y28_N17
\register[24].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(10));

-- Location: LCCOMB_X24_Y28_N16
\source1|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(10)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[16].registers|out\(10),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(10),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux21~4_combout\);

-- Location: FF_X24_Y27_N1
\register[20].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(10));

-- Location: FF_X24_Y27_N11
\register[28].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(10));

-- Location: LCCOMB_X24_Y27_N0
\source1|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux21~4_combout\ & ((\register[28].registers|out\(10)))) # (!\source1|Mux21~4_combout\ & (\register[20].registers|out\(10))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux21~4_combout\,
	datac => \register[20].registers|out\(10),
	datad => \register[28].registers|out\(10),
	combout => \source1|Mux21~5_combout\);

-- Location: FF_X24_Y25_N19
\register[17].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(10));

-- Location: FF_X24_Y25_N17
\register[25].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(10));

-- Location: LCCOMB_X24_Y25_N16
\source1|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(10)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(10) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[17].registers|out\(10),
	datac => \register[25].registers|out\(10),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux21~2_combout\);

-- Location: FF_X24_Y29_N19
\register[29].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(10));

-- Location: FF_X24_Y29_N9
\register[21].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(10));

-- Location: LCCOMB_X24_Y29_N8
\source1|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~3_combout\ = (\source1|Mux21~2_combout\ & ((\register[29].registers|out\(10)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux21~2_combout\ & (((\register[21].registers|out\(10) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux21~2_combout\,
	datab => \register[29].registers|out\(10),
	datac => \register[21].registers|out\(10),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux21~3_combout\);

-- Location: LCCOMB_X26_Y29_N16
\source1|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~6_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\) # (\source1|Mux21~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux21~5_combout\ & (!\i_rs1_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux21~5_combout\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux21~3_combout\,
	combout => \source1|Mux21~6_combout\);

-- Location: FF_X28_Y31_N19
\register[19].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(10));

-- Location: FF_X28_Y31_N17
\register[23].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(10));

-- Location: LCCOMB_X28_Y31_N16
\source1|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(10)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(10) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[19].registers|out\(10),
	datac => \register[23].registers|out\(10),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux21~7_combout\);

-- Location: FF_X28_Y30_N1
\register[27].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(10));

-- Location: FF_X28_Y30_N3
\register[31].registers|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~11_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(10));

-- Location: LCCOMB_X28_Y30_N0
\source1|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~8_combout\ = (\source1|Mux21~7_combout\ & (((\register[31].registers|out\(10))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux21~7_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux21~7_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(10),
	datad => \register[31].registers|out\(10),
	combout => \source1|Mux21~8_combout\);

-- Location: LCCOMB_X26_Y29_N2
\source1|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~9_combout\ = (\source1|Mux21~6_combout\ & (((\source1|Mux21~8_combout\) # (!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux21~6_combout\ & (\source1|Mux21~1_combout\ & (\i_rs1_addr[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux21~1_combout\,
	datab => \source1|Mux21~6_combout\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux21~8_combout\,
	combout => \source1|Mux21~9_combout\);

-- Location: LCCOMB_X26_Y29_N8
\source1|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux21~19_combout\ = (\source1|Mux21~16_combout\ & ((\source1|Mux21~18_combout\) # ((!\source1|Mux12~0_combout\)))) # (!\source1|Mux21~16_combout\ & (((\source1|Mux12~0_combout\ & \source1|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux21~18_combout\,
	datab => \source1|Mux21~16_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux21~9_combout\,
	combout => \source1|Mux21~19_combout\);

-- Location: IOIBUF_X16_Y0_N1
\i_rd_data[11]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(11),
	o => \i_rd_data[11]~input_o\);

-- Location: LCCOMB_X24_Y23_N12
\register[2].registers|out~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~12_combout\ = (\i_rd_data[11]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rd_data[11]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~12_combout\);

-- Location: FF_X28_Y25_N13
\register[11].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(11));

-- Location: FF_X28_Y25_N3
\register[10].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(11));

-- Location: FF_X27_Y25_N15
\register[8].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(11));

-- Location: FF_X27_Y25_N13
\register[9].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(11));

-- Location: LCCOMB_X27_Y25_N12
\source1|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(11)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(11),
	datac => \register[9].registers|out\(11),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux20~0_combout\);

-- Location: LCCOMB_X28_Y25_N2
\source1|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux20~0_combout\ & (\register[11].registers|out\(11))) # (!\source1|Mux20~0_combout\ & ((\register[10].registers|out\(11)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(11),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(11),
	datad => \source1|Mux20~0_combout\,
	combout => \source1|Mux20~1_combout\);

-- Location: FF_X24_Y23_N27
\register[13].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(11));

-- Location: FF_X25_Y23_N25
\register[14].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(11));

-- Location: FF_X25_Y23_N3
\register[12].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(11));

-- Location: LCCOMB_X25_Y23_N24
\source1|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~17_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(11))) # (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(11),
	datad => \register[12].registers|out\(11),
	combout => \source1|Mux20~17_combout\);

-- Location: FF_X24_Y23_N13
\register[15].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~12_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(11));

-- Location: LCCOMB_X24_Y23_N14
\source1|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~18_combout\ = (\source1|Mux20~17_combout\ & (((\register[15].registers|out\(11)) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux20~17_combout\ & (\register[13].registers|out\(11) & (\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(11),
	datab => \source1|Mux20~17_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \register[15].registers|out\(11),
	combout => \source1|Mux20~18_combout\);

-- Location: FF_X28_Y31_N15
\register[19].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(11));

-- Location: FF_X28_Y31_N5
\register[23].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(11));

-- Location: LCCOMB_X28_Y31_N4
\source1|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(11)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(11) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[19].registers|out\(11),
	datac => \register[23].registers|out\(11),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux20~9_combout\);

-- Location: FF_X28_Y19_N25
\register[27].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(11));

-- Location: FF_X28_Y19_N19
\register[31].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(11));

-- Location: LCCOMB_X28_Y19_N24
\source1|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~10_combout\ = (\source1|Mux20~9_combout\ & (((\register[31].registers|out\(11))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux20~9_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux20~9_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(11),
	datad => \register[31].registers|out\(11),
	combout => \source1|Mux20~10_combout\);

-- Location: FF_X24_Y29_N7
\register[29].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(11));

-- Location: FF_X24_Y29_N21
\register[21].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(11));

-- Location: FF_X24_Y25_N7
\register[17].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(11));

-- Location: FF_X24_Y25_N21
\register[25].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(11));

-- Location: LCCOMB_X24_Y25_N20
\source1|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(11)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(11),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(11),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux20~2_combout\);

-- Location: LCCOMB_X24_Y29_N20
\source1|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux20~2_combout\ & (\register[29].registers|out\(11))) # (!\source1|Mux20~2_combout\ & ((\register[21].registers|out\(11)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(11),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(11),
	datad => \source1|Mux20~2_combout\,
	combout => \source1|Mux20~3_combout\);

-- Location: FF_X26_Y26_N7
\register[30].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(11));

-- Location: FF_X26_Y26_N21
\register[26].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(11));

-- Location: FF_X26_Y22_N23
\register[18].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(11));

-- Location: FF_X26_Y22_N29
\register[22].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(11));

-- Location: LCCOMB_X26_Y22_N28
\source1|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(11)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(11),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(11),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux20~4_combout\);

-- Location: LCCOMB_X26_Y26_N20
\source1|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux20~4_combout\ & (\register[30].registers|out\(11))) # (!\source1|Mux20~4_combout\ & ((\register[26].registers|out\(11)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(11),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(11),
	datad => \source1|Mux20~4_combout\,
	combout => \source1|Mux20~5_combout\);

-- Location: FF_X24_Y27_N31
\register[28].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(11));

-- Location: FF_X24_Y24_N27
\register[16].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(11));

-- Location: FF_X24_Y24_N17
\register[24].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(11));

-- Location: LCCOMB_X24_Y24_N16
\source1|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~6_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(11)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[16].registers|out\(11),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(11),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux20~6_combout\);

-- Location: FF_X24_Y27_N29
\register[20].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(11));

-- Location: LCCOMB_X24_Y27_N28
\source1|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~7_combout\ = (\source1|Mux20~6_combout\ & ((\register[28].registers|out\(11)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux20~6_combout\ & (((\register[20].registers|out\(11) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(11),
	datab => \source1|Mux20~6_combout\,
	datac => \register[20].registers|out\(11),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux20~7_combout\);

-- Location: LCCOMB_X24_Y29_N16
\source1|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~8_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux20~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux20~5_combout\,
	datad => \source1|Mux20~7_combout\,
	combout => \source1|Mux20~8_combout\);

-- Location: LCCOMB_X24_Y29_N10
\source1|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux20~8_combout\ & (\source1|Mux20~10_combout\)) # (!\source1|Mux20~8_combout\ & ((\source1|Mux20~3_combout\))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux20~10_combout\,
	datab => \source1|Mux20~3_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux20~8_combout\,
	combout => \source1|Mux20~11_combout\);

-- Location: FF_X26_Y27_N5
\register[1].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(11));

-- Location: FF_X27_Y27_N23
\register[7].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(11));

-- Location: FF_X28_Y27_N17
\register[4].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(11));

-- Location: FF_X28_Y27_N23
\register[6].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(11));

-- Location: LCCOMB_X28_Y27_N22
\source1|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[6].registers|out\(11)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(11) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(11),
	datac => \register[6].registers|out\(11),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux20~12_combout\);

-- Location: FF_X27_Y27_N5
\register[5].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(11));

-- Location: LCCOMB_X27_Y27_N4
\source1|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~13_combout\ = (\source1|Mux20~12_combout\ & ((\register[7].registers|out\(11)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux20~12_combout\ & (((\register[5].registers|out\(11) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(11),
	datab => \source1|Mux20~12_combout\,
	datac => \register[5].registers|out\(11),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux20~13_combout\);

-- Location: LCCOMB_X27_Y27_N24
\source1|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux20~13_combout\) # (!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(11) & ((\source1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \register[1].registers|out\(11),
	datac => \source1|Mux20~13_combout\,
	datad => \source1|Mux12~3_combout\,
	combout => \source1|Mux20~14_combout\);

-- Location: FF_X25_Y27_N9
\register[2].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(11));

-- Location: FF_X25_Y27_N19
\register[3].registers|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~12_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(11));

-- Location: LCCOMB_X25_Y27_N8
\source1|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux20~14_combout\ & ((\register[3].registers|out\(11)))) # (!\source1|Mux20~14_combout\ & (\register[2].registers|out\(11))))) # (!\source1|Mux12~2_combout\ & 
-- (\source1|Mux20~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux20~14_combout\,
	datac => \register[2].registers|out\(11),
	datad => \register[3].registers|out\(11),
	combout => \source1|Mux20~15_combout\);

-- Location: LCCOMB_X24_Y23_N0
\source1|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~16_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux20~11_combout\) # ((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (((!\source1|Mux12~1_combout\ & \source1|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux20~11_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux20~15_combout\,
	combout => \source1|Mux20~16_combout\);

-- Location: LCCOMB_X24_Y23_N16
\source1|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux20~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux20~16_combout\ & ((\source1|Mux20~18_combout\))) # (!\source1|Mux20~16_combout\ & (\source1|Mux20~1_combout\)))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux20~1_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux20~18_combout\,
	datad => \source1|Mux20~16_combout\,
	combout => \source1|Mux20~19_combout\);

-- Location: IOIBUF_X23_Y0_N1
\i_rd_data[12]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(12),
	o => \i_rd_data[12]~input_o\);

-- Location: LCCOMB_X27_Y20_N10
\register[2].registers|out~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~13_combout\ = (\i_rd_data[12]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rd_data[12]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~13_combout\);

-- Location: FF_X27_Y20_N11
\register[15].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~13_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(12));

-- Location: FF_X30_Y22_N13
\register[13].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(12));

-- Location: FF_X25_Y23_N13
\register[12].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(12));

-- Location: LCCOMB_X30_Y22_N12
\source1|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(12))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(12),
	datad => \register[12].registers|out\(12),
	combout => \source1|Mux19~17_combout\);

-- Location: FF_X27_Y20_N17
\register[14].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(12));

-- Location: LCCOMB_X27_Y20_N12
\source1|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux19~17_combout\ & (\register[15].registers|out\(12))) # (!\source1|Mux19~17_combout\ & ((\register[14].registers|out\(12)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(12),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux19~17_combout\,
	datad => \register[14].registers|out\(12),
	combout => \source1|Mux19~18_combout\);

-- Location: FF_X27_Y26_N31
\register[11].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(12));

-- Location: FF_X31_Y24_N17
\register[10].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(12));

-- Location: FF_X31_Y24_N11
\register[8].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(12));

-- Location: LCCOMB_X31_Y24_N16
\source1|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(12))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(12),
	datad => \register[8].registers|out\(12),
	combout => \source1|Mux19~10_combout\);

-- Location: FF_X27_Y25_N9
\register[9].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(12));

-- Location: LCCOMB_X27_Y25_N8
\source1|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~11_combout\ = (\source1|Mux19~10_combout\ & ((\register[11].registers|out\(12)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux19~10_combout\ & (((\register[9].registers|out\(12) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(12),
	datab => \source1|Mux19~10_combout\,
	datac => \register[9].registers|out\(12),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux19~11_combout\);

-- Location: FF_X26_Y27_N23
\register[3].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(12));

-- Location: FF_X29_Y26_N31
\register[2].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(12));

-- Location: FF_X26_Y27_N17
\register[1].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(12));

-- Location: FF_X29_Y27_N25
\register[7].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(12));

-- Location: FF_X32_Y26_N25
\register[6].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(12));

-- Location: FF_X28_Y27_N11
\register[4].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(12));

-- Location: FF_X29_Y27_N7
\register[5].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(12));

-- Location: LCCOMB_X29_Y27_N6
\source1|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(12)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[4].registers|out\(12),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(12),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux19~12_combout\);

-- Location: LCCOMB_X32_Y26_N24
\source1|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux19~12_combout\ & (\register[7].registers|out\(12))) # (!\source1|Mux19~12_combout\ & ((\register[6].registers|out\(12)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(12),
	datac => \register[6].registers|out\(12),
	datad => \source1|Mux19~12_combout\,
	combout => \source1|Mux19~13_combout\);

-- Location: LCCOMB_X29_Y26_N0
\source1|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux19~13_combout\)) # (!\source1|Mux12~3_combout\))) # (!\source1|Mux12~4_combout\ & (\source1|Mux12~3_combout\ & (\register[1].registers|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \register[1].registers|out\(12),
	datad => \source1|Mux19~13_combout\,
	combout => \source1|Mux19~14_combout\);

-- Location: LCCOMB_X29_Y26_N30
\source1|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux19~14_combout\ & (\register[3].registers|out\(12))) # (!\source1|Mux19~14_combout\ & ((\register[2].registers|out\(12)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(12),
	datac => \register[2].registers|out\(12),
	datad => \source1|Mux19~14_combout\,
	combout => \source1|Mux19~15_combout\);

-- Location: LCCOMB_X26_Y29_N22
\source1|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~16_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux19~11_combout\) # ((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & (((!\source1|Mux12~0_combout\ & \source1|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux19~11_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux19~15_combout\,
	combout => \source1|Mux19~16_combout\);

-- Location: FF_X26_Y22_N17
\register[22].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(12));

-- Location: FF_X26_Y22_N11
\register[18].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(12));

-- Location: LCCOMB_X26_Y22_N16
\source1|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~0_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[22].registers|out\(12))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[18].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(12),
	datad => \register[18].registers|out\(12),
	combout => \source1|Mux19~0_combout\);

-- Location: FF_X26_Y26_N19
\register[30].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(12));

-- Location: FF_X26_Y26_N17
\register[26].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(12));

-- Location: LCCOMB_X26_Y26_N16
\source1|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~1_combout\ = (\source1|Mux19~0_combout\ & ((\register[30].registers|out\(12)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux19~0_combout\ & (((\register[26].registers|out\(12) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux19~0_combout\,
	datab => \register[30].registers|out\(12),
	datac => \register[26].registers|out\(12),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux19~1_combout\);

-- Location: FF_X28_Y31_N27
\register[19].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(12));

-- Location: FF_X28_Y31_N9
\register[23].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(12));

-- Location: LCCOMB_X28_Y31_N8
\source1|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~7_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(12)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(12),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(12),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux19~7_combout\);

-- Location: FF_X27_Y31_N9
\register[27].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(12));

-- Location: FF_X27_Y31_N19
\register[31].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(12));

-- Location: LCCOMB_X27_Y31_N8
\source1|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~8_combout\ = (\source1|Mux19~7_combout\ & (((\register[31].registers|out\(12))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux19~7_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux19~7_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(12),
	datad => \register[31].registers|out\(12),
	combout => \source1|Mux19~8_combout\);

-- Location: FF_X24_Y25_N27
\register[17].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(12));

-- Location: FF_X24_Y25_N25
\register[25].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(12));

-- Location: LCCOMB_X24_Y25_N24
\source1|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(12)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(12),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(12),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux19~2_combout\);

-- Location: FF_X25_Y25_N25
\register[21].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(12));

-- Location: FF_X25_Y25_N19
\register[29].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(12));

-- Location: LCCOMB_X25_Y25_N24
\source1|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux19~2_combout\ & ((\register[29].registers|out\(12)))) # (!\source1|Mux19~2_combout\ & (\register[21].registers|out\(12))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux19~2_combout\,
	datac => \register[21].registers|out\(12),
	datad => \register[29].registers|out\(12),
	combout => \source1|Mux19~3_combout\);

-- Location: FF_X24_Y24_N23
\register[16].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(12));

-- Location: FF_X24_Y24_N29
\register[24].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(12));

-- Location: LCCOMB_X24_Y24_N28
\source1|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(12)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[16].registers|out\(12),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(12),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux19~4_combout\);

-- Location: FF_X24_Y27_N19
\register[28].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(12));

-- Location: FF_X24_Y27_N25
\register[20].registers|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~13_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(12));

-- Location: LCCOMB_X24_Y27_N24
\source1|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~5_combout\ = (\source1|Mux19~4_combout\ & ((\register[28].registers|out\(12)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux19~4_combout\ & (((\register[20].registers|out\(12) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux19~4_combout\,
	datab => \register[28].registers|out\(12),
	datac => \register[20].registers|out\(12),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux19~5_combout\);

-- Location: LCCOMB_X26_Y29_N10
\source1|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux19~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux19~3_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux19~5_combout\,
	combout => \source1|Mux19~6_combout\);

-- Location: LCCOMB_X26_Y29_N20
\source1|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux19~6_combout\ & ((\source1|Mux19~8_combout\))) # (!\source1|Mux19~6_combout\ & (\source1|Mux19~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux19~1_combout\,
	datab => \source1|Mux19~8_combout\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux19~6_combout\,
	combout => \source1|Mux19~9_combout\);

-- Location: LCCOMB_X26_Y29_N24
\source1|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux19~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux19~16_combout\ & (\source1|Mux19~18_combout\)) # (!\source1|Mux19~16_combout\ & ((\source1|Mux19~9_combout\))))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux19~18_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux19~16_combout\,
	datad => \source1|Mux19~9_combout\,
	combout => \source1|Mux19~19_combout\);

-- Location: IOIBUF_X46_Y0_N1
\i_rd_data[13]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(13),
	o => \i_rd_data[13]~input_o\);

-- Location: LCCOMB_X28_Y21_N26
\register[2].registers|out~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~14_combout\ = (!\i_reset~input_o\ & \i_rd_data[13]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[13]~input_o\,
	combout => \register[2].registers|out~14_combout\);

-- Location: FF_X27_Y25_N5
\register[8].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(13));

-- Location: FF_X27_Y25_N3
\register[9].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(13));

-- Location: LCCOMB_X27_Y25_N2
\source1|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(13)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(13),
	datac => \register[9].registers|out\(13),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux18~0_combout\);

-- Location: FF_X31_Y23_N9
\register[10].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(13));

-- Location: FF_X31_Y23_N3
\register[11].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(13));

-- Location: LCCOMB_X31_Y23_N8
\source1|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux18~0_combout\ & ((\register[11].registers|out\(13)))) # (!\source1|Mux18~0_combout\ & (\register[10].registers|out\(13))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux18~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux18~0_combout\,
	datac => \register[10].registers|out\(13),
	datad => \register[11].registers|out\(13),
	combout => \source1|Mux18~1_combout\);

-- Location: FF_X25_Y27_N15
\register[3].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(13));

-- Location: FF_X25_Y27_N21
\register[2].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(13));

-- Location: FF_X26_Y27_N19
\register[1].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(13));

-- Location: FF_X27_Y27_N29
\register[7].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(13));

-- Location: FF_X27_Y27_N3
\register[5].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(13));

-- Location: FF_X29_Y23_N1
\register[6].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(13));

-- Location: FF_X29_Y23_N11
\register[4].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(13));

-- Location: LCCOMB_X29_Y23_N0
\source1|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~12_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(13))) # (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(13),
	datad => \register[4].registers|out\(13),
	combout => \source1|Mux18~12_combout\);

-- Location: LCCOMB_X27_Y27_N2
\source1|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux18~12_combout\ & (\register[7].registers|out\(13))) # (!\source1|Mux18~12_combout\ & ((\register[5].registers|out\(13)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[7].registers|out\(13),
	datac => \register[5].registers|out\(13),
	datad => \source1|Mux18~12_combout\,
	combout => \source1|Mux18~13_combout\);

-- Location: LCCOMB_X27_Y27_N6
\source1|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux18~13_combout\) # (!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(13) & (\source1|Mux12~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \register[1].registers|out\(13),
	datac => \source1|Mux12~3_combout\,
	datad => \source1|Mux18~13_combout\,
	combout => \source1|Mux18~14_combout\);

-- Location: LCCOMB_X25_Y27_N20
\source1|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux18~14_combout\ & (\register[3].registers|out\(13))) # (!\source1|Mux18~14_combout\ & ((\register[2].registers|out\(13)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(13),
	datac => \register[2].registers|out\(13),
	datad => \source1|Mux18~14_combout\,
	combout => \source1|Mux18~15_combout\);

-- Location: FF_X25_Y25_N23
\register[29].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(13));

-- Location: FF_X25_Y25_N13
\register[21].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(13));

-- Location: FF_X24_Y25_N31
\register[17].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(13));

-- Location: FF_X24_Y25_N13
\register[25].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(13));

-- Location: LCCOMB_X24_Y25_N12
\source1|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(13)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(13),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(13),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux18~2_combout\);

-- Location: LCCOMB_X25_Y25_N12
\source1|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux18~2_combout\ & (\register[29].registers|out\(13))) # (!\source1|Mux18~2_combout\ & ((\register[21].registers|out\(13)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(13),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(13),
	datad => \source1|Mux18~2_combout\,
	combout => \source1|Mux18~3_combout\);

-- Location: FF_X27_Y31_N31
\register[31].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(13));

-- Location: FF_X27_Y31_N29
\register[27].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(13));

-- Location: FF_X28_Y31_N29
\register[23].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(13));

-- Location: FF_X28_Y31_N7
\register[19].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(13));

-- Location: LCCOMB_X28_Y31_N28
\source1|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~9_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[23].registers|out\(13))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[19].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(13),
	datad => \register[19].registers|out\(13),
	combout => \source1|Mux18~9_combout\);

-- Location: LCCOMB_X27_Y31_N28
\source1|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux18~9_combout\ & (\register[31].registers|out\(13))) # (!\source1|Mux18~9_combout\ & ((\register[27].registers|out\(13)))))) # (!\i_rs1_addr[3]~input_o\ & 
-- (((\source1|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(13),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(13),
	datad => \source1|Mux18~9_combout\,
	combout => \source1|Mux18~10_combout\);

-- Location: FF_X24_Y24_N1
\register[24].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(13));

-- Location: FF_X24_Y24_N19
\register[16].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(13));

-- Location: LCCOMB_X24_Y24_N0
\source1|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~6_combout\ = (\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\) # ((\register[24].registers|out\(13))))) # (!\i_rs1_addr[3]~input_o\ & (!\i_rs1_addr[2]~input_o\ & ((\register[16].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(13),
	datad => \register[16].registers|out\(13),
	combout => \source1|Mux18~6_combout\);

-- Location: FF_X24_Y27_N15
\register[28].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(13));

-- Location: FF_X24_Y27_N21
\register[20].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(13));

-- Location: LCCOMB_X24_Y27_N20
\source1|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~7_combout\ = (\source1|Mux18~6_combout\ & ((\register[28].registers|out\(13)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux18~6_combout\ & (((\register[20].registers|out\(13) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux18~6_combout\,
	datab => \register[28].registers|out\(13),
	datac => \register[20].registers|out\(13),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux18~7_combout\);

-- Location: FF_X26_Y22_N15
\register[18].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(13));

-- Location: FF_X26_Y22_N21
\register[22].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(13));

-- Location: LCCOMB_X26_Y22_N20
\source1|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(13)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(13) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[18].registers|out\(13),
	datac => \register[22].registers|out\(13),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux18~4_combout\);

-- Location: FF_X27_Y22_N1
\register[26].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(13));

-- Location: FF_X27_Y22_N11
\register[30].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(13));

-- Location: LCCOMB_X27_Y22_N0
\source1|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux18~4_combout\ & ((\register[30].registers|out\(13)))) # (!\source1|Mux18~4_combout\ & (\register[26].registers|out\(13))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux18~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux18~4_combout\,
	datac => \register[26].registers|out\(13),
	datad => \register[30].registers|out\(13),
	combout => \source1|Mux18~5_combout\);

-- Location: LCCOMB_X28_Y23_N2
\source1|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~8_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\) # (\source1|Mux18~5_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux18~7_combout\ & (!\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux18~7_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux18~5_combout\,
	combout => \source1|Mux18~8_combout\);

-- Location: LCCOMB_X28_Y23_N28
\source1|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux18~8_combout\ & ((\source1|Mux18~10_combout\))) # (!\source1|Mux18~8_combout\ & (\source1|Mux18~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux18~3_combout\,
	datab => \source1|Mux18~10_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux18~8_combout\,
	combout => \source1|Mux18~11_combout\);

-- Location: LCCOMB_X28_Y23_N30
\source1|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux12~1_combout\) # (\source1|Mux18~11_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux18~15_combout\ & (!\source1|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux18~15_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux18~11_combout\,
	combout => \source1|Mux18~16_combout\);

-- Location: FF_X28_Y21_N27
\register[15].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~14_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(13));

-- Location: FF_X25_Y23_N1
\register[12].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(13));

-- Location: FF_X25_Y23_N23
\register[14].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(13));

-- Location: LCCOMB_X25_Y23_N22
\source1|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~17_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[14].registers|out\(13)))) # (!\i_rs1_addr[1]~input_o\ & (\register[12].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[12].registers|out\(13),
	datac => \register[14].registers|out\(13),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux18~17_combout\);

-- Location: FF_X28_Y21_N17
\register[13].registers|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~14_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(13));

-- Location: LCCOMB_X28_Y21_N4
\source1|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux18~17_combout\ & (\register[15].registers|out\(13))) # (!\source1|Mux18~17_combout\ & ((\register[13].registers|out\(13)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux18~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[15].registers|out\(13),
	datac => \source1|Mux18~17_combout\,
	datad => \register[13].registers|out\(13),
	combout => \source1|Mux18~18_combout\);

-- Location: LCCOMB_X28_Y23_N8
\source1|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux18~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux18~16_combout\ & ((\source1|Mux18~18_combout\))) # (!\source1|Mux18~16_combout\ & (\source1|Mux18~1_combout\)))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux18~1_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux18~16_combout\,
	datad => \source1|Mux18~18_combout\,
	combout => \source1|Mux18~19_combout\);

-- Location: IOIBUF_X52_Y18_N8
\i_rd_data[14]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(14),
	o => \i_rd_data[14]~input_o\);

-- Location: LCCOMB_X29_Y21_N18
\register[2].registers|out~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~15_combout\ = (!\i_reset~input_o\ & \i_rd_data[14]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datad => \i_rd_data[14]~input_o\,
	combout => \register[2].registers|out~15_combout\);

-- Location: FF_X29_Y21_N19
\register[15].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~15_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(14));

-- Location: FF_X30_Y22_N31
\register[13].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(14));

-- Location: FF_X25_Y23_N11
\register[12].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(14));

-- Location: LCCOMB_X30_Y22_N30
\source1|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(14))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(14),
	datad => \register[12].registers|out\(14),
	combout => \source1|Mux17~17_combout\);

-- Location: FF_X29_Y21_N17
\register[14].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(14));

-- Location: LCCOMB_X29_Y21_N12
\source1|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux17~17_combout\ & (\register[15].registers|out\(14))) # (!\source1|Mux17~17_combout\ & ((\register[14].registers|out\(14)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[15].registers|out\(14),
	datac => \source1|Mux17~17_combout\,
	datad => \register[14].registers|out\(14),
	combout => \source1|Mux17~18_combout\);

-- Location: FF_X27_Y31_N27
\register[31].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(14));

-- Location: FF_X27_Y31_N25
\register[27].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(14));

-- Location: FF_X28_Y31_N11
\register[19].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(14));

-- Location: FF_X28_Y31_N25
\register[23].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(14));

-- Location: LCCOMB_X28_Y31_N24
\source1|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~7_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(14)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[19].registers|out\(14),
	datac => \register[23].registers|out\(14),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux17~7_combout\);

-- Location: LCCOMB_X27_Y31_N24
\source1|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux17~7_combout\ & (\register[31].registers|out\(14))) # (!\source1|Mux17~7_combout\ & ((\register[27].registers|out\(14)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(14),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(14),
	datad => \source1|Mux17~7_combout\,
	combout => \source1|Mux17~8_combout\);

-- Location: FF_X26_Y22_N1
\register[22].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(14));

-- Location: FF_X26_Y22_N3
\register[18].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(14));

-- Location: LCCOMB_X26_Y22_N0
\source1|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~0_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[22].registers|out\(14))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[18].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(14),
	datad => \register[18].registers|out\(14),
	combout => \source1|Mux17~0_combout\);

-- Location: FF_X27_Y22_N15
\register[30].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(14));

-- Location: FF_X27_Y22_N13
\register[26].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(14));

-- Location: LCCOMB_X27_Y22_N12
\source1|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~1_combout\ = (\source1|Mux17~0_combout\ & ((\register[30].registers|out\(14)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux17~0_combout\ & (((\register[26].registers|out\(14) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux17~0_combout\,
	datab => \register[30].registers|out\(14),
	datac => \register[26].registers|out\(14),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux17~1_combout\);

-- Location: FF_X25_Y25_N3
\register[29].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(14));

-- Location: FF_X25_Y25_N9
\register[21].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(14));

-- Location: FF_X24_Y25_N11
\register[17].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(14));

-- Location: FF_X24_Y25_N1
\register[25].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(14));

-- Location: LCCOMB_X24_Y25_N0
\source1|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(14)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(14),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(14),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux17~2_combout\);

-- Location: LCCOMB_X25_Y25_N8
\source1|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux17~2_combout\ & (\register[29].registers|out\(14))) # (!\source1|Mux17~2_combout\ & ((\register[21].registers|out\(14)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[29].registers|out\(14),
	datac => \register[21].registers|out\(14),
	datad => \source1|Mux17~2_combout\,
	combout => \source1|Mux17~3_combout\);

-- Location: FF_X24_Y27_N3
\register[28].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(14));

-- Location: FF_X24_Y27_N9
\register[20].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(14));

-- Location: FF_X24_Y24_N13
\register[24].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(14));

-- Location: FF_X24_Y24_N7
\register[16].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(14));

-- Location: LCCOMB_X24_Y24_N12
\source1|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~4_combout\ = (\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\) # ((\register[24].registers|out\(14))))) # (!\i_rs1_addr[3]~input_o\ & (!\i_rs1_addr[2]~input_o\ & ((\register[16].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(14),
	datad => \register[16].registers|out\(14),
	combout => \source1|Mux17~4_combout\);

-- Location: LCCOMB_X24_Y27_N8
\source1|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux17~4_combout\ & (\register[28].registers|out\(14))) # (!\source1|Mux17~4_combout\ & ((\register[20].registers|out\(14)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[28].registers|out\(14),
	datac => \register[20].registers|out\(14),
	datad => \source1|Mux17~4_combout\,
	combout => \source1|Mux17~5_combout\);

-- Location: LCCOMB_X24_Y23_N18
\source1|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux17~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux17~3_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux17~5_combout\,
	combout => \source1|Mux17~6_combout\);

-- Location: LCCOMB_X24_Y23_N20
\source1|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux17~6_combout\ & (\source1|Mux17~8_combout\)) # (!\source1|Mux17~6_combout\ & ((\source1|Mux17~1_combout\))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux17~8_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux17~1_combout\,
	datad => \source1|Mux17~6_combout\,
	combout => \source1|Mux17~9_combout\);

-- Location: FF_X27_Y25_N1
\register[8].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(14));

-- Location: FF_X28_Y25_N15
\register[10].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(14));

-- Location: LCCOMB_X28_Y25_N14
\source1|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~10_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[10].registers|out\(14)))) # (!\i_rs1_addr[1]~input_o\ & (\register[8].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(14),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[10].registers|out\(14),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux17~10_combout\);

-- Location: FF_X28_Y25_N1
\register[11].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(14));

-- Location: FF_X27_Y25_N23
\register[9].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(14));

-- Location: LCCOMB_X27_Y25_N22
\source1|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~11_combout\ = (\source1|Mux17~10_combout\ & ((\register[11].registers|out\(14)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux17~10_combout\ & (((\register[9].registers|out\(14) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux17~10_combout\,
	datab => \register[11].registers|out\(14),
	datac => \register[9].registers|out\(14),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux17~11_combout\);

-- Location: FF_X31_Y27_N17
\register[1].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(14));

-- Location: FF_X31_Y27_N11
\register[7].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(14));

-- Location: FF_X29_Y23_N23
\register[4].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(14));

-- Location: FF_X29_Y27_N19
\register[5].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(14));

-- Location: LCCOMB_X29_Y27_N18
\source1|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(14)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(14),
	datac => \register[5].registers|out\(14),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux17~12_combout\);

-- Location: FF_X29_Y23_N21
\register[6].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(14));

-- Location: LCCOMB_X29_Y23_N20
\source1|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~13_combout\ = (\source1|Mux17~12_combout\ & ((\register[7].registers|out\(14)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux17~12_combout\ & (((\register[6].registers|out\(14) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(14),
	datab => \source1|Mux17~12_combout\,
	datac => \register[6].registers|out\(14),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux17~13_combout\);

-- Location: LCCOMB_X32_Y23_N20
\source1|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux17~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(14))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[1].registers|out\(14),
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \source1|Mux17~13_combout\,
	combout => \source1|Mux17~14_combout\);

-- Location: FF_X32_Y23_N25
\register[2].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(14));

-- Location: FF_X32_Y23_N19
\register[3].registers|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~15_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(14));

-- Location: LCCOMB_X32_Y23_N24
\source1|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux17~14_combout\ & ((\register[3].registers|out\(14)))) # (!\source1|Mux17~14_combout\ & (\register[2].registers|out\(14))))) # (!\source1|Mux12~2_combout\ & 
-- (\source1|Mux17~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux17~14_combout\,
	datac => \register[2].registers|out\(14),
	datad => \register[3].registers|out\(14),
	combout => \source1|Mux17~15_combout\);

-- Location: LCCOMB_X32_Y23_N6
\source1|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~16_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux17~11_combout\) # ((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & (((!\source1|Mux12~0_combout\ & \source1|Mux17~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux17~11_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux17~15_combout\,
	combout => \source1|Mux17~16_combout\);

-- Location: LCCOMB_X32_Y23_N8
\source1|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux17~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux17~16_combout\ & (\source1|Mux17~18_combout\)) # (!\source1|Mux17~16_combout\ & ((\source1|Mux17~9_combout\))))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux17~18_combout\,
	datab => \source1|Mux17~9_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux17~16_combout\,
	combout => \source1|Mux17~19_combout\);

-- Location: IOIBUF_X36_Y41_N1
\i_rd_data[15]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(15),
	o => \i_rd_data[15]~input_o\);

-- Location: LCCOMB_X32_Y24_N28
\register[2].registers|out~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~16_combout\ = (\i_rd_data[15]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rd_data[15]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~16_combout\);

-- Location: FF_X26_Y25_N9
\register[25].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(15));

-- Location: FF_X26_Y25_N19
\register[17].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(15));

-- Location: LCCOMB_X26_Y25_N8
\source1|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(15))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(15),
	datad => \register[17].registers|out\(15),
	combout => \source1|Mux16~2_combout\);

-- Location: FF_X25_Y25_N21
\register[21].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(15));

-- Location: FF_X25_Y25_N7
\register[29].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(15));

-- Location: LCCOMB_X25_Y25_N20
\source1|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux16~2_combout\ & ((\register[29].registers|out\(15)))) # (!\source1|Mux16~2_combout\ & (\register[21].registers|out\(15))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux16~2_combout\,
	datac => \register[21].registers|out\(15),
	datad => \register[29].registers|out\(15),
	combout => \source1|Mux16~3_combout\);

-- Location: FF_X27_Y23_N27
\register[28].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(15));

-- Location: FF_X27_Y23_N25
\register[20].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(15));

-- Location: FF_X24_Y24_N25
\register[24].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(15));

-- Location: FF_X24_Y24_N11
\register[16].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(15));

-- Location: LCCOMB_X24_Y24_N24
\source1|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~6_combout\ = (\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\) # ((\register[24].registers|out\(15))))) # (!\i_rs1_addr[3]~input_o\ & (!\i_rs1_addr[2]~input_o\ & ((\register[16].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(15),
	datad => \register[16].registers|out\(15),
	combout => \source1|Mux16~6_combout\);

-- Location: LCCOMB_X27_Y23_N24
\source1|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux16~6_combout\ & (\register[28].registers|out\(15))) # (!\source1|Mux16~6_combout\ & ((\register[20].registers|out\(15)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(15),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(15),
	datad => \source1|Mux16~6_combout\,
	combout => \source1|Mux16~7_combout\);

-- Location: FF_X27_Y18_N25
\register[22].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(15));

-- Location: FF_X27_Y18_N19
\register[18].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(15));

-- Location: LCCOMB_X27_Y18_N24
\source1|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~4_combout\ = (\i_rs1_addr[3]~input_o\ & (\i_rs1_addr[2]~input_o\)) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & (\register[22].registers|out\(15))) # (!\i_rs1_addr[2]~input_o\ & ((\register[18].registers|out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(15),
	datad => \register[18].registers|out\(15),
	combout => \source1|Mux16~4_combout\);

-- Location: FF_X27_Y22_N25
\register[26].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(15));

-- Location: FF_X27_Y22_N19
\register[30].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(15));

-- Location: LCCOMB_X27_Y22_N24
\source1|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux16~4_combout\ & ((\register[30].registers|out\(15)))) # (!\source1|Mux16~4_combout\ & (\register[26].registers|out\(15))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux16~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux16~4_combout\,
	datac => \register[26].registers|out\(15),
	datad => \register[30].registers|out\(15),
	combout => \source1|Mux16~5_combout\);

-- Location: LCCOMB_X27_Y22_N20
\source1|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~8_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\source1|Mux16~5_combout\))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~7_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \i_rs1_addr[1]~input_o\,
	datad => \source1|Mux16~5_combout\,
	combout => \source1|Mux16~8_combout\);

-- Location: FF_X29_Y18_N1
\register[23].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(15));

-- Location: FF_X29_Y18_N3
\register[19].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(15));

-- Location: LCCOMB_X29_Y18_N0
\source1|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~9_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[23].registers|out\(15))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[19].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(15),
	datad => \register[19].registers|out\(15),
	combout => \source1|Mux16~9_combout\);

-- Location: FF_X28_Y18_N17
\register[27].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(15));

-- Location: FF_X28_Y18_N3
\register[31].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(15));

-- Location: LCCOMB_X28_Y18_N16
\source1|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux16~9_combout\ & ((\register[31].registers|out\(15)))) # (!\source1|Mux16~9_combout\ & (\register[27].registers|out\(15))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux16~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux16~9_combout\,
	datac => \register[27].registers|out\(15),
	datad => \register[31].registers|out\(15),
	combout => \source1|Mux16~10_combout\);

-- Location: LCCOMB_X27_Y22_N22
\source1|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~11_combout\ = (\source1|Mux16~8_combout\ & (((\source1|Mux16~10_combout\) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux16~8_combout\ & (\source1|Mux16~3_combout\ & (\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~3_combout\,
	datab => \source1|Mux16~8_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux16~10_combout\,
	combout => \source1|Mux16~11_combout\);

-- Location: FF_X32_Y23_N13
\register[3].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(15));

-- Location: FF_X32_Y23_N27
\register[2].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(15));

-- Location: FF_X29_Y23_N17
\register[6].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(15));

-- Location: FF_X29_Y23_N19
\register[4].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(15));

-- Location: LCCOMB_X29_Y23_N16
\source1|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~12_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(15))) # (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(15),
	datad => \register[4].registers|out\(15),
	combout => \source1|Mux16~12_combout\);

-- Location: FF_X29_Y27_N15
\register[7].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(15));

-- Location: FF_X29_Y27_N13
\register[5].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(15));

-- Location: LCCOMB_X29_Y27_N12
\source1|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~13_combout\ = (\source1|Mux16~12_combout\ & ((\register[7].registers|out\(15)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux16~12_combout\ & (((\register[5].registers|out\(15) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~12_combout\,
	datab => \register[7].registers|out\(15),
	datac => \register[5].registers|out\(15),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux16~13_combout\);

-- Location: FF_X30_Y26_N17
\register[1].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(15));

-- Location: LCCOMB_X30_Y26_N18
\source1|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & (\source1|Mux16~13_combout\)) # (!\source1|Mux12~4_combout\ & ((\register[1].registers|out\(15)))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~13_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \register[1].registers|out\(15),
	combout => \source1|Mux16~14_combout\);

-- Location: LCCOMB_X32_Y23_N26
\source1|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux16~14_combout\ & (\register[3].registers|out\(15))) # (!\source1|Mux16~14_combout\ & ((\register[2].registers|out\(15)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(15),
	datac => \register[2].registers|out\(15),
	datad => \source1|Mux16~14_combout\,
	combout => \source1|Mux16~15_combout\);

-- Location: LCCOMB_X32_Y23_N22
\source1|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~16_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux16~11_combout\) # ((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux16~15_combout\ & !\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~11_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux16~15_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux16~16_combout\);

-- Location: FF_X31_Y23_N23
\register[11].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(15));

-- Location: FF_X31_Y23_N21
\register[10].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(15));

-- Location: FF_X27_Y25_N29
\register[8].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(15));

-- Location: FF_X27_Y25_N19
\register[9].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(15));

-- Location: LCCOMB_X27_Y25_N18
\source1|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(15)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(15),
	datac => \register[9].registers|out\(15),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux16~0_combout\);

-- Location: LCCOMB_X31_Y23_N20
\source1|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux16~0_combout\ & (\register[11].registers|out\(15))) # (!\source1|Mux16~0_combout\ & ((\register[10].registers|out\(15)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[11].registers|out\(15),
	datac => \register[10].registers|out\(15),
	datad => \source1|Mux16~0_combout\,
	combout => \source1|Mux16~1_combout\);

-- Location: FF_X31_Y20_N3
\register[14].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(15));

-- Location: FF_X30_Y20_N9
\register[12].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(15));

-- Location: LCCOMB_X31_Y20_N2
\source1|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(15))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(15),
	datad => \register[12].registers|out\(15),
	combout => \source1|Mux16~17_combout\);

-- Location: FF_X32_Y24_N27
\register[13].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~16_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(15));

-- Location: FF_X32_Y24_N29
\register[15].registers|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~16_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(15));

-- Location: LCCOMB_X32_Y24_N30
\source1|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~18_combout\ = (\source1|Mux16~17_combout\ & (((\register[15].registers|out\(15))) # (!\i_rs1_addr[0]~input_o\))) # (!\source1|Mux16~17_combout\ & (\i_rs1_addr[0]~input_o\ & (\register[13].registers|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~17_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[13].registers|out\(15),
	datad => \register[15].registers|out\(15),
	combout => \source1|Mux16~18_combout\);

-- Location: LCCOMB_X32_Y23_N16
\source1|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux16~19_combout\ = (\source1|Mux16~16_combout\ & (((\source1|Mux16~18_combout\) # (!\source1|Mux12~1_combout\)))) # (!\source1|Mux16~16_combout\ & (\source1|Mux16~1_combout\ & ((\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux16~16_combout\,
	datab => \source1|Mux16~1_combout\,
	datac => \source1|Mux16~18_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux16~19_combout\);

-- Location: IOIBUF_X25_Y0_N1
\i_rd_data[16]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(16),
	o => \i_rd_data[16]~input_o\);

-- Location: LCCOMB_X26_Y20_N10
\register[2].registers|out~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~17_combout\ = (!\i_reset~input_o\ & \i_rd_data[16]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datac => \i_rd_data[16]~input_o\,
	combout => \register[2].registers|out~17_combout\);

-- Location: FF_X26_Y20_N11
\register[15].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~17_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(16));

-- Location: FF_X30_Y20_N13
\register[12].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(16));

-- Location: FF_X30_Y20_N3
\register[13].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(16));

-- Location: LCCOMB_X30_Y20_N2
\source1|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~17_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[13].registers|out\(16)))) # (!\i_rs1_addr[0]~input_o\ & (\register[12].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[12].registers|out\(16),
	datac => \register[13].registers|out\(16),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux15~17_combout\);

-- Location: FF_X26_Y20_N9
\register[14].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(16));

-- Location: LCCOMB_X26_Y20_N20
\source1|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~18_combout\ = (\source1|Mux15~17_combout\ & ((\register[15].registers|out\(16)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux15~17_combout\ & (((\register[14].registers|out\(16) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(16),
	datab => \source1|Mux15~17_combout\,
	datac => \register[14].registers|out\(16),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux15~18_combout\);

-- Location: FF_X25_Y25_N27
\register[29].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(16));

-- Location: FF_X26_Y25_N7
\register[17].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(16));

-- Location: FF_X26_Y25_N21
\register[25].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(16));

-- Location: LCCOMB_X26_Y25_N20
\source1|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(16)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(16) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(16),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(16),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux15~2_combout\);

-- Location: FF_X25_Y25_N17
\register[21].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(16));

-- Location: LCCOMB_X25_Y25_N16
\source1|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~3_combout\ = (\source1|Mux15~2_combout\ & ((\register[29].registers|out\(16)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux15~2_combout\ & (((\register[21].registers|out\(16) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(16),
	datab => \source1|Mux15~2_combout\,
	datac => \register[21].registers|out\(16),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux15~3_combout\);

-- Location: FF_X27_Y23_N31
\register[28].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(16));

-- Location: FF_X27_Y23_N5
\register[20].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(16));

-- Location: FF_X26_Y24_N27
\register[24].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(16));

-- Location: FF_X26_Y24_N13
\register[16].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(16));

-- Location: LCCOMB_X26_Y24_N26
\source1|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(16))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(16),
	datad => \register[16].registers|out\(16),
	combout => \source1|Mux15~4_combout\);

-- Location: LCCOMB_X27_Y23_N4
\source1|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux15~4_combout\ & (\register[28].registers|out\(16))) # (!\source1|Mux15~4_combout\ & ((\register[20].registers|out\(16)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(16),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(16),
	datad => \source1|Mux15~4_combout\,
	combout => \source1|Mux15~5_combout\);

-- Location: LCCOMB_X27_Y22_N28
\source1|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~6_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux15~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux15~3_combout\,
	datad => \source1|Mux15~5_combout\,
	combout => \source1|Mux15~6_combout\);

-- Location: FF_X28_Y18_N23
\register[31].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(16));

-- Location: FF_X28_Y18_N13
\register[27].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(16));

-- Location: FF_X29_Y18_N7
\register[19].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(16));

-- Location: FF_X29_Y18_N5
\register[23].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(16));

-- Location: LCCOMB_X29_Y18_N4
\source1|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(16)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(16) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(16),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(16),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux15~7_combout\);

-- Location: LCCOMB_X28_Y18_N12
\source1|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux15~7_combout\ & (\register[31].registers|out\(16))) # (!\source1|Mux15~7_combout\ & ((\register[27].registers|out\(16)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(16),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(16),
	datad => \source1|Mux15~7_combout\,
	combout => \source1|Mux15~8_combout\);

-- Location: FF_X27_Y22_N27
\register[30].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(16));

-- Location: FF_X27_Y18_N31
\register[18].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(16));

-- Location: FF_X27_Y18_N13
\register[22].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(16));

-- Location: LCCOMB_X27_Y18_N12
\source1|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~0_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(16)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(16) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(16),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(16),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux15~0_combout\);

-- Location: FF_X27_Y22_N17
\register[26].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(16));

-- Location: LCCOMB_X27_Y22_N16
\source1|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~1_combout\ = (\source1|Mux15~0_combout\ & ((\register[30].registers|out\(16)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux15~0_combout\ & (((\register[26].registers|out\(16) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(16),
	datab => \source1|Mux15~0_combout\,
	datac => \register[26].registers|out\(16),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y22_N30
\source1|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux15~6_combout\ & (\source1|Mux15~8_combout\)) # (!\source1|Mux15~6_combout\ & ((\source1|Mux15~1_combout\))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux15~6_combout\,
	datac => \source1|Mux15~8_combout\,
	datad => \source1|Mux15~1_combout\,
	combout => \source1|Mux15~9_combout\);

-- Location: FF_X31_Y27_N21
\register[1].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(16));

-- Location: FF_X32_Y26_N29
\register[7].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(16));

-- Location: FF_X32_Y26_N3
\register[6].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(16));

-- Location: FF_X31_Y26_N27
\register[4].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(16));

-- Location: FF_X31_Y26_N9
\register[5].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(16));

-- Location: LCCOMB_X31_Y26_N8
\source1|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(16)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[4].registers|out\(16),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(16),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux15~12_combout\);

-- Location: LCCOMB_X32_Y26_N2
\source1|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux15~12_combout\ & (\register[7].registers|out\(16))) # (!\source1|Mux15~12_combout\ & ((\register[6].registers|out\(16)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(16),
	datac => \register[6].registers|out\(16),
	datad => \source1|Mux15~12_combout\,
	combout => \source1|Mux15~13_combout\);

-- Location: LCCOMB_X31_Y27_N6
\source1|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux15~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(16))))) # (!\source1|Mux12~3_combout\ & (\source1|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~3_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(16),
	datad => \source1|Mux15~13_combout\,
	combout => \source1|Mux15~14_combout\);

-- Location: FF_X32_Y23_N11
\register[2].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(16));

-- Location: FF_X32_Y23_N29
\register[3].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(16));

-- Location: LCCOMB_X32_Y23_N10
\source1|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux15~14_combout\ & ((\register[3].registers|out\(16)))) # (!\source1|Mux15~14_combout\ & (\register[2].registers|out\(16))))) # (!\source1|Mux12~2_combout\ & 
-- (\source1|Mux15~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux15~14_combout\,
	datac => \register[2].registers|out\(16),
	datad => \register[3].registers|out\(16),
	combout => \source1|Mux15~15_combout\);

-- Location: FF_X28_Y25_N21
\register[11].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(16));

-- Location: FF_X27_Y25_N17
\register[8].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(16));

-- Location: FF_X28_Y25_N19
\register[10].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(16));

-- Location: LCCOMB_X28_Y25_N18
\source1|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~10_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[10].registers|out\(16)))) # (!\i_rs1_addr[1]~input_o\ & (\register[8].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(16),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[10].registers|out\(16),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux15~10_combout\);

-- Location: FF_X27_Y25_N31
\register[9].registers|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~17_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(16));

-- Location: LCCOMB_X27_Y25_N30
\source1|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~11_combout\ = (\source1|Mux15~10_combout\ & ((\register[11].registers|out\(16)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux15~10_combout\ & (((\register[9].registers|out\(16) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(16),
	datab => \source1|Mux15~10_combout\,
	datac => \register[9].registers|out\(16),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux15~11_combout\);

-- Location: LCCOMB_X32_Y23_N30
\source1|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~16_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux12~0_combout\) # ((\source1|Mux15~11_combout\)))) # (!\source1|Mux12~1_combout\ & (!\source1|Mux12~0_combout\ & (\source1|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux15~15_combout\,
	datad => \source1|Mux15~11_combout\,
	combout => \source1|Mux15~16_combout\);

-- Location: LCCOMB_X27_Y22_N8
\source1|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux15~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux15~16_combout\ & (\source1|Mux15~18_combout\)) # (!\source1|Mux15~16_combout\ & ((\source1|Mux15~9_combout\))))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux15~18_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux15~9_combout\,
	datad => \source1|Mux15~16_combout\,
	combout => \source1|Mux15~19_combout\);

-- Location: IOIBUF_X52_Y12_N8
\i_rd_data[17]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(17),
	o => \i_rd_data[17]~input_o\);

-- Location: LCCOMB_X29_Y20_N10
\register[2].registers|out~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~18_combout\ = (!\i_reset~input_o\ & \i_rd_data[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datad => \i_rd_data[17]~input_o\,
	combout => \register[2].registers|out~18_combout\);

-- Location: FF_X29_Y20_N1
\register[13].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(17));

-- Location: FF_X31_Y20_N29
\register[14].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(17));

-- Location: FF_X30_Y20_N15
\register[12].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(17));

-- Location: LCCOMB_X31_Y20_N28
\source1|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(17))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(17),
	datad => \register[12].registers|out\(17),
	combout => \source1|Mux14~17_combout\);

-- Location: FF_X29_Y20_N11
\register[15].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~18_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(17));

-- Location: LCCOMB_X29_Y20_N4
\source1|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux14~17_combout\ & ((\register[15].registers|out\(17)))) # (!\source1|Mux14~17_combout\ & (\register[13].registers|out\(17))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[13].registers|out\(17),
	datac => \source1|Mux14~17_combout\,
	datad => \register[15].registers|out\(17),
	combout => \source1|Mux14~18_combout\);

-- Location: FF_X25_Y25_N31
\register[29].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(17));

-- Location: FF_X25_Y25_N29
\register[21].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(17));

-- Location: FF_X26_Y25_N11
\register[17].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(17));

-- Location: FF_X26_Y25_N25
\register[25].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(17));

-- Location: LCCOMB_X26_Y25_N24
\source1|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(17)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(17) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(17),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(17),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux14~2_combout\);

-- Location: LCCOMB_X25_Y25_N28
\source1|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux14~2_combout\ & (\register[29].registers|out\(17))) # (!\source1|Mux14~2_combout\ & ((\register[21].registers|out\(17)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(17),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(17),
	datad => \source1|Mux14~2_combout\,
	combout => \source1|Mux14~3_combout\);

-- Location: FF_X28_Y18_N19
\register[31].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(17));

-- Location: FF_X28_Y18_N1
\register[27].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(17));

-- Location: FF_X29_Y18_N11
\register[19].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(17));

-- Location: FF_X29_Y18_N17
\register[23].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(17));

-- Location: LCCOMB_X29_Y18_N16
\source1|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(17)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(17) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(17),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(17),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux14~9_combout\);

-- Location: LCCOMB_X28_Y18_N0
\source1|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux14~9_combout\ & (\register[31].registers|out\(17))) # (!\source1|Mux14~9_combout\ & ((\register[27].registers|out\(17)))))) # (!\i_rs1_addr[3]~input_o\ & 
-- (((\source1|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[31].registers|out\(17),
	datac => \register[27].registers|out\(17),
	datad => \source1|Mux14~9_combout\,
	combout => \source1|Mux14~10_combout\);

-- Location: FF_X26_Y23_N23
\register[24].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(17));

-- Location: FF_X26_Y23_N1
\register[16].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(17));

-- Location: LCCOMB_X26_Y23_N22
\source1|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~6_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(17))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(17),
	datad => \register[16].registers|out\(17),
	combout => \source1|Mux14~6_combout\);

-- Location: FF_X27_Y23_N1
\register[20].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(17));

-- Location: FF_X27_Y23_N19
\register[28].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(17));

-- Location: LCCOMB_X27_Y23_N0
\source1|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~7_combout\ = (\source1|Mux14~6_combout\ & (((\register[28].registers|out\(17))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux14~6_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[20].registers|out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux14~6_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(17),
	datad => \register[28].registers|out\(17),
	combout => \source1|Mux14~7_combout\);

-- Location: FF_X27_Y18_N27
\register[18].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(17));

-- Location: FF_X27_Y18_N9
\register[22].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(17));

-- Location: LCCOMB_X27_Y18_N8
\source1|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(17)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(17) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(17),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(17),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux14~4_combout\);

-- Location: FF_X27_Y21_N25
\register[26].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(17));

-- Location: FF_X27_Y21_N11
\register[30].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(17));

-- Location: LCCOMB_X27_Y21_N24
\source1|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux14~4_combout\ & ((\register[30].registers|out\(17)))) # (!\source1|Mux14~4_combout\ & (\register[26].registers|out\(17))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux14~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux14~4_combout\,
	datac => \register[26].registers|out\(17),
	datad => \register[30].registers|out\(17),
	combout => \source1|Mux14~5_combout\);

-- Location: LCCOMB_X28_Y23_N10
\source1|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~8_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\) # (\source1|Mux14~5_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux14~7_combout\ & (!\i_rs1_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux14~7_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux14~5_combout\,
	combout => \source1|Mux14~8_combout\);

-- Location: LCCOMB_X28_Y23_N20
\source1|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux14~8_combout\ & ((\source1|Mux14~10_combout\))) # (!\source1|Mux14~8_combout\ & (\source1|Mux14~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux14~3_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux14~10_combout\,
	datad => \source1|Mux14~8_combout\,
	combout => \source1|Mux14~11_combout\);

-- Location: FF_X30_Y27_N9
\register[6].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(17));

-- Location: FF_X31_Y26_N15
\register[4].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(17));

-- Location: LCCOMB_X30_Y27_N8
\source1|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~12_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(17))) # (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(17),
	datad => \register[4].registers|out\(17),
	combout => \source1|Mux14~12_combout\);

-- Location: FF_X30_Y26_N23
\register[7].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(17));

-- Location: FF_X31_Y26_N13
\register[5].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(17));

-- Location: LCCOMB_X31_Y26_N12
\source1|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~13_combout\ = (\source1|Mux14~12_combout\ & ((\register[7].registers|out\(17)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux14~12_combout\ & (((\register[5].registers|out\(17) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux14~12_combout\,
	datab => \register[7].registers|out\(17),
	datac => \register[5].registers|out\(17),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux14~13_combout\);

-- Location: FF_X30_Y26_N29
\register[1].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(17));

-- Location: LCCOMB_X30_Y26_N0
\source1|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux14~13_combout\)) # (!\source1|Mux12~3_combout\))) # (!\source1|Mux12~4_combout\ & (\source1|Mux12~3_combout\ & ((\register[1].registers|out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux14~13_combout\,
	datad => \register[1].registers|out\(17),
	combout => \source1|Mux14~14_combout\);

-- Location: FF_X30_Y23_N23
\register[3].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(17));

-- Location: FF_X30_Y23_N13
\register[2].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(17));

-- Location: LCCOMB_X30_Y23_N12
\source1|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~15_combout\ = (\source1|Mux14~14_combout\ & ((\register[3].registers|out\(17)) # ((!\source1|Mux12~2_combout\)))) # (!\source1|Mux14~14_combout\ & (((\register[2].registers|out\(17) & \source1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux14~14_combout\,
	datab => \register[3].registers|out\(17),
	datac => \register[2].registers|out\(17),
	datad => \source1|Mux12~2_combout\,
	combout => \source1|Mux14~15_combout\);

-- Location: LCCOMB_X28_Y23_N14
\source1|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~16_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux14~11_combout\) # ((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (((!\source1|Mux12~1_combout\ & \source1|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux14~11_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux14~15_combout\,
	combout => \source1|Mux14~16_combout\);

-- Location: FF_X31_Y24_N15
\register[8].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(17));

-- Location: FF_X31_Y25_N17
\register[9].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(17));

-- Location: LCCOMB_X31_Y25_N16
\source1|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~0_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[9].registers|out\(17)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(17) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(17),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(17),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux14~0_combout\);

-- Location: FF_X31_Y24_N21
\register[10].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(17));

-- Location: FF_X31_Y23_N17
\register[11].registers|out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~18_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(17));

-- Location: LCCOMB_X31_Y24_N20
\source1|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux14~0_combout\ & ((\register[11].registers|out\(17)))) # (!\source1|Mux14~0_combout\ & (\register[10].registers|out\(17))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux14~0_combout\,
	datac => \register[10].registers|out\(17),
	datad => \register[11].registers|out\(17),
	combout => \source1|Mux14~1_combout\);

-- Location: LCCOMB_X28_Y23_N24
\source1|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux14~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux14~16_combout\ & (\source1|Mux14~18_combout\)) # (!\source1|Mux14~16_combout\ & ((\source1|Mux14~1_combout\))))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux14~18_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux14~16_combout\,
	datad => \source1|Mux14~1_combout\,
	combout => \source1|Mux14~19_combout\);

-- Location: IOIBUF_X52_Y18_N1
\i_rd_data[18]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(18),
	o => \i_rd_data[18]~input_o\);

-- Location: LCCOMB_X31_Y21_N8
\register[2].registers|out~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~19_combout\ = (!\i_reset~input_o\ & \i_rd_data[18]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datac => \i_rd_data[18]~input_o\,
	combout => \register[2].registers|out~19_combout\);

-- Location: FF_X30_Y25_N31
\register[11].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(18));

-- Location: FF_X30_Y24_N1
\register[9].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(18));

-- Location: FF_X31_Y24_N27
\register[8].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(18));

-- Location: FF_X31_Y24_N25
\register[10].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(18));

-- Location: LCCOMB_X31_Y24_N24
\source1|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~10_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[10].registers|out\(18)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[8].registers|out\(18) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(18),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(18),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux13~10_combout\);

-- Location: LCCOMB_X30_Y24_N0
\source1|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux13~10_combout\ & (\register[11].registers|out\(18))) # (!\source1|Mux13~10_combout\ & ((\register[9].registers|out\(18)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[11].registers|out\(18),
	datac => \register[9].registers|out\(18),
	datad => \source1|Mux13~10_combout\,
	combout => \source1|Mux13~11_combout\);

-- Location: FF_X30_Y23_N11
\register[3].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(18));

-- Location: FF_X31_Y27_N9
\register[1].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(18));

-- Location: FF_X32_Y26_N1
\register[7].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(18));

-- Location: FF_X32_Y26_N23
\register[6].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(18));

-- Location: FF_X31_Y26_N1
\register[5].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(18));

-- Location: FF_X31_Y26_N19
\register[4].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(18));

-- Location: LCCOMB_X31_Y26_N0
\source1|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~12_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[5].registers|out\(18))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(18),
	datad => \register[4].registers|out\(18),
	combout => \source1|Mux13~12_combout\);

-- Location: LCCOMB_X32_Y26_N22
\source1|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux13~12_combout\ & (\register[7].registers|out\(18))) # (!\source1|Mux13~12_combout\ & ((\register[6].registers|out\(18)))))) # (!\i_rs1_addr[1]~input_o\ & 
-- (((\source1|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(18),
	datac => \register[6].registers|out\(18),
	datad => \source1|Mux13~12_combout\,
	combout => \source1|Mux13~13_combout\);

-- Location: LCCOMB_X31_Y27_N26
\source1|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux13~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(18))))) # (!\source1|Mux12~3_combout\ & (\source1|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~3_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(18),
	datad => \source1|Mux13~13_combout\,
	combout => \source1|Mux13~14_combout\);

-- Location: FF_X30_Y23_N9
\register[2].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(18));

-- Location: LCCOMB_X30_Y23_N8
\source1|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~15_combout\ = (\source1|Mux13~14_combout\ & ((\register[3].registers|out\(18)) # ((!\source1|Mux12~2_combout\)))) # (!\source1|Mux13~14_combout\ & (((\register[2].registers|out\(18) & \source1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[3].registers|out\(18),
	datab => \source1|Mux13~14_combout\,
	datac => \register[2].registers|out\(18),
	datad => \source1|Mux12~2_combout\,
	combout => \source1|Mux13~15_combout\);

-- Location: LCCOMB_X31_Y21_N12
\source1|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~16_combout\ = (\source1|Mux12~0_combout\ & (\source1|Mux12~1_combout\)) # (!\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\ & (\source1|Mux13~11_combout\)) # (!\source1|Mux12~1_combout\ & ((\source1|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux13~11_combout\,
	datad => \source1|Mux13~15_combout\,
	combout => \source1|Mux13~16_combout\);

-- Location: FF_X30_Y20_N1
\register[13].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(18));

-- Location: FF_X30_Y20_N11
\register[12].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(18));

-- Location: LCCOMB_X30_Y20_N0
\source1|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~17_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[13].registers|out\(18))) # (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[13].registers|out\(18),
	datad => \register[12].registers|out\(18),
	combout => \source1|Mux13~17_combout\);

-- Location: FF_X31_Y21_N23
\register[14].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(18));

-- Location: FF_X31_Y21_N9
\register[15].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~19_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(18));

-- Location: LCCOMB_X31_Y21_N2
\source1|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux13~17_combout\ & ((\register[15].registers|out\(18)))) # (!\source1|Mux13~17_combout\ & (\register[14].registers|out\(18))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux13~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux13~17_combout\,
	datac => \register[14].registers|out\(18),
	datad => \register[15].registers|out\(18),
	combout => \source1|Mux13~18_combout\);

-- Location: FF_X29_Y18_N31
\register[19].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(18));

-- Location: FF_X29_Y18_N21
\register[23].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(18));

-- Location: LCCOMB_X29_Y18_N20
\source1|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(18)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(18) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(18),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(18),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux13~7_combout\);

-- Location: FF_X28_Y18_N5
\register[27].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(18));

-- Location: FF_X28_Y18_N15
\register[31].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(18));

-- Location: LCCOMB_X28_Y18_N4
\source1|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~8_combout\ = (\source1|Mux13~7_combout\ & (((\register[31].registers|out\(18))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux13~7_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux13~7_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(18),
	datad => \register[31].registers|out\(18),
	combout => \source1|Mux13~8_combout\);

-- Location: FF_X27_Y21_N7
\register[30].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(18));

-- Location: FF_X27_Y18_N23
\register[18].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(18));

-- Location: FF_X27_Y18_N29
\register[22].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(18));

-- Location: LCCOMB_X27_Y18_N28
\source1|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(18)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[18].registers|out\(18),
	datac => \register[22].registers|out\(18),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux13~0_combout\);

-- Location: FF_X27_Y21_N21
\register[26].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(18));

-- Location: LCCOMB_X27_Y21_N20
\source1|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~1_combout\ = (\source1|Mux13~0_combout\ & ((\register[30].registers|out\(18)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux13~0_combout\ & (((\register[26].registers|out\(18) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(18),
	datab => \source1|Mux13~0_combout\,
	datac => \register[26].registers|out\(18),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux13~1_combout\);

-- Location: FF_X26_Y25_N15
\register[17].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(18));

-- Location: FF_X26_Y25_N29
\register[25].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(18));

-- Location: LCCOMB_X26_Y25_N28
\source1|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(18)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(18) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(18),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(18),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux13~2_combout\);

-- Location: FF_X29_Y25_N3
\register[29].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(18));

-- Location: FF_X29_Y25_N9
\register[21].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(18));

-- Location: LCCOMB_X29_Y25_N8
\source1|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~3_combout\ = (\source1|Mux13~2_combout\ & ((\register[29].registers|out\(18)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux13~2_combout\ & (((\register[21].registers|out\(18) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux13~2_combout\,
	datab => \register[29].registers|out\(18),
	datac => \register[21].registers|out\(18),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux13~3_combout\);

-- Location: FF_X26_Y23_N3
\register[24].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(18));

-- Location: FF_X26_Y23_N13
\register[16].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(18));

-- Location: LCCOMB_X26_Y23_N2
\source1|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(18))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(18),
	datad => \register[16].registers|out\(18),
	combout => \source1|Mux13~4_combout\);

-- Location: FF_X27_Y23_N21
\register[20].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(18));

-- Location: FF_X27_Y23_N7
\register[28].registers|out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~19_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(18));

-- Location: LCCOMB_X27_Y23_N20
\source1|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~5_combout\ = (\source1|Mux13~4_combout\ & (((\register[28].registers|out\(18))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux13~4_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[20].registers|out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux13~4_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(18),
	datad => \register[28].registers|out\(18),
	combout => \source1|Mux13~5_combout\);

-- Location: LCCOMB_X31_Y21_N0
\source1|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux13~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux13~3_combout\,
	datac => \source1|Mux13~5_combout\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux13~6_combout\);

-- Location: LCCOMB_X31_Y21_N18
\source1|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux13~6_combout\ & (\source1|Mux13~8_combout\)) # (!\source1|Mux13~6_combout\ & ((\source1|Mux13~1_combout\))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux13~8_combout\,
	datac => \source1|Mux13~1_combout\,
	datad => \source1|Mux13~6_combout\,
	combout => \source1|Mux13~9_combout\);

-- Location: LCCOMB_X31_Y21_N20
\source1|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux13~19_combout\ = (\source1|Mux13~16_combout\ & ((\source1|Mux13~18_combout\) # ((!\source1|Mux12~0_combout\)))) # (!\source1|Mux13~16_combout\ & (((\source1|Mux13~9_combout\ & \source1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux13~16_combout\,
	datab => \source1|Mux13~18_combout\,
	datac => \source1|Mux13~9_combout\,
	datad => \source1|Mux12~0_combout\,
	combout => \source1|Mux13~19_combout\);

-- Location: IOIBUF_X41_Y0_N1
\i_rd_data[19]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(19),
	o => \i_rd_data[19]~input_o\);

-- Location: LCCOMB_X31_Y22_N8
\register[2].registers|out~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~20_combout\ = (!\i_reset~input_o\ & \i_rd_data[19]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[19]~input_o\,
	combout => \register[2].registers|out~20_combout\);

-- Location: FF_X31_Y22_N7
\register[13].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(19));

-- Location: FF_X31_Y22_N9
\register[15].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~20_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(19));

-- Location: FF_X31_Y20_N31
\register[14].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(19));

-- Location: FF_X31_Y20_N25
\register[12].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(19));

-- Location: LCCOMB_X31_Y20_N30
\source1|Mux12~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~22_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(19))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(19),
	datad => \register[12].registers|out\(19),
	combout => \source1|Mux12~22_combout\);

-- Location: LCCOMB_X31_Y22_N10
\source1|Mux12~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~23_combout\ = (\source1|Mux12~22_combout\ & (((\register[15].registers|out\(19)) # (!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux12~22_combout\ & (\register[13].registers|out\(19) & ((\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(19),
	datab => \register[15].registers|out\(19),
	datac => \source1|Mux12~22_combout\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux12~23_combout\);

-- Location: FF_X28_Y18_N27
\register[31].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(19));

-- Location: FF_X28_Y18_N9
\register[27].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(19));

-- Location: FF_X29_Y18_N27
\register[19].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(19));

-- Location: FF_X29_Y18_N25
\register[23].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(19));

-- Location: LCCOMB_X29_Y18_N24
\source1|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~14_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(19)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(19) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(19),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(19),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux12~14_combout\);

-- Location: LCCOMB_X28_Y18_N8
\source1|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~15_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux12~14_combout\ & (\register[31].registers|out\(19))) # (!\source1|Mux12~14_combout\ & ((\register[27].registers|out\(19)))))) # (!\i_rs1_addr[3]~input_o\ & 
-- (((\source1|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(19),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(19),
	datad => \source1|Mux12~14_combout\,
	combout => \source1|Mux12~15_combout\);

-- Location: FF_X27_Y23_N11
\register[28].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(19));

-- Location: FF_X27_Y23_N17
\register[20].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(19));

-- Location: FF_X26_Y23_N31
\register[24].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(19));

-- Location: FF_X26_Y23_N17
\register[16].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(19));

-- Location: LCCOMB_X26_Y23_N30
\source1|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~11_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(19))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(19),
	datad => \register[16].registers|out\(19),
	combout => \source1|Mux12~11_combout\);

-- Location: LCCOMB_X27_Y23_N16
\source1|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~12_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux12~11_combout\ & (\register[28].registers|out\(19))) # (!\source1|Mux12~11_combout\ & ((\register[20].registers|out\(19)))))) # (!\i_rs1_addr[2]~input_o\ & 
-- (((\source1|Mux12~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(19),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(19),
	datad => \source1|Mux12~11_combout\,
	combout => \source1|Mux12~12_combout\);

-- Location: FF_X27_Y21_N27
\register[30].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(19));

-- Location: FF_X27_Y18_N3
\register[18].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(19));

-- Location: FF_X27_Y18_N1
\register[22].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(19));

-- Location: LCCOMB_X27_Y18_N0
\source1|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~9_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(19)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(19),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(19),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux12~9_combout\);

-- Location: FF_X27_Y21_N17
\register[26].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(19));

-- Location: LCCOMB_X27_Y21_N16
\source1|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~10_combout\ = (\source1|Mux12~9_combout\ & ((\register[30].registers|out\(19)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux12~9_combout\ & (((\register[26].registers|out\(19) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(19),
	datab => \source1|Mux12~9_combout\,
	datac => \register[26].registers|out\(19),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux12~10_combout\);

-- Location: LCCOMB_X31_Y22_N24
\source1|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\source1|Mux12~10_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & (\source1|Mux12~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux12~12_combout\,
	datad => \source1|Mux12~10_combout\,
	combout => \source1|Mux12~13_combout\);

-- Location: FF_X29_Y25_N15
\register[29].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(19));

-- Location: FF_X29_Y25_N13
\register[21].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(19));

-- Location: FF_X26_Y25_N1
\register[25].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(19));

-- Location: FF_X26_Y25_N3
\register[17].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(19));

-- Location: LCCOMB_X26_Y25_N0
\source1|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~7_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(19))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(19),
	datad => \register[17].registers|out\(19),
	combout => \source1|Mux12~7_combout\);

-- Location: LCCOMB_X29_Y25_N12
\source1|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~8_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux12~7_combout\ & (\register[29].registers|out\(19))) # (!\source1|Mux12~7_combout\ & ((\register[21].registers|out\(19)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[29].registers|out\(19),
	datac => \register[21].registers|out\(19),
	datad => \source1|Mux12~7_combout\,
	combout => \source1|Mux12~8_combout\);

-- Location: LCCOMB_X31_Y22_N2
\source1|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~16_combout\ = (\source1|Mux12~13_combout\ & ((\source1|Mux12~15_combout\) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux12~13_combout\ & (((\source1|Mux12~8_combout\ & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~15_combout\,
	datab => \source1|Mux12~13_combout\,
	datac => \source1|Mux12~8_combout\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux12~16_combout\);

-- Location: FF_X26_Y27_N29
\register[1].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(19));

-- Location: FF_X31_Y26_N5
\register[4].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(19));

-- Location: FF_X30_Y27_N19
\register[6].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(19));

-- Location: LCCOMB_X30_Y27_N18
\source1|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~17_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[6].registers|out\(19)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[4].registers|out\(19),
	datac => \register[6].registers|out\(19),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux12~17_combout\);

-- Location: FF_X29_Y27_N17
\register[5].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(19));

-- Location: FF_X29_Y27_N3
\register[7].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(19));

-- Location: LCCOMB_X29_Y27_N16
\source1|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux12~17_combout\ & ((\register[7].registers|out\(19)))) # (!\source1|Mux12~17_combout\ & (\register[5].registers|out\(19))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux12~17_combout\,
	datac => \register[5].registers|out\(19),
	datad => \register[7].registers|out\(19),
	combout => \source1|Mux12~18_combout\);

-- Location: LCCOMB_X27_Y24_N4
\source1|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~19_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux12~18_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(19))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[1].registers|out\(19),
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \source1|Mux12~18_combout\,
	combout => \source1|Mux12~19_combout\);

-- Location: FF_X27_Y24_N9
\register[2].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(19));

-- Location: FF_X27_Y24_N19
\register[3].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(19));

-- Location: LCCOMB_X27_Y24_N8
\source1|Mux12~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~20_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux12~19_combout\ & ((\register[3].registers|out\(19)))) # (!\source1|Mux12~19_combout\ & (\register[2].registers|out\(19))))) # (!\source1|Mux12~2_combout\ & 
-- (\source1|Mux12~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux12~19_combout\,
	datac => \register[2].registers|out\(19),
	datad => \register[3].registers|out\(19),
	combout => \source1|Mux12~20_combout\);

-- Location: LCCOMB_X31_Y22_N28
\source1|Mux12~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~21_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux12~16_combout\) # ((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux12~20_combout\ & !\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux12~16_combout\,
	datac => \source1|Mux12~20_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux12~21_combout\);

-- Location: FF_X31_Y24_N29
\register[8].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(19));

-- Location: FF_X31_Y25_N11
\register[9].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(19));

-- Location: LCCOMB_X31_Y25_N10
\source1|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~5_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(19)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(19),
	datac => \register[9].registers|out\(19),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux12~5_combout\);

-- Location: FF_X31_Y23_N27
\register[10].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(19));

-- Location: FF_X31_Y23_N13
\register[11].registers|out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~20_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(19));

-- Location: LCCOMB_X31_Y23_N26
\source1|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~6_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux12~5_combout\ & ((\register[11].registers|out\(19)))) # (!\source1|Mux12~5_combout\ & (\register[10].registers|out\(19))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux12~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux12~5_combout\,
	datac => \register[10].registers|out\(19),
	datad => \register[11].registers|out\(19),
	combout => \source1|Mux12~6_combout\);

-- Location: LCCOMB_X31_Y22_N20
\source1|Mux12~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux12~24_combout\ = (\source1|Mux12~21_combout\ & ((\source1|Mux12~23_combout\) # ((!\source1|Mux12~1_combout\)))) # (!\source1|Mux12~21_combout\ & (((\source1|Mux12~6_combout\ & \source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~23_combout\,
	datab => \source1|Mux12~21_combout\,
	datac => \source1|Mux12~6_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux12~24_combout\);

-- Location: IOIBUF_X46_Y41_N22
\i_rd_data[20]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(20),
	o => \i_rd_data[20]~input_o\);

-- Location: LCCOMB_X30_Y29_N8
\register[2].registers|out~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~21_combout\ = (!\i_reset~input_o\ & \i_rd_data[20]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datac => \i_rd_data[20]~input_o\,
	combout => \register[2].registers|out~21_combout\);

-- Location: FF_X28_Y22_N31
\register[3].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(20));

-- Location: FF_X25_Y27_N25
\register[2].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(20));

-- Location: FF_X28_Y22_N25
\register[1].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(20));

-- Location: FF_X29_Y24_N5
\register[4].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(20));

-- Location: FF_X29_Y24_N19
\register[5].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(20));

-- Location: LCCOMB_X29_Y24_N18
\source1|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(20)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(20),
	datac => \register[5].registers|out\(20),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux11~12_combout\);

-- Location: FF_X29_Y22_N25
\register[6].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(20));

-- Location: FF_X29_Y22_N3
\register[7].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(20));

-- Location: LCCOMB_X29_Y22_N24
\source1|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~13_combout\ = (\source1|Mux11~12_combout\ & (((\register[7].registers|out\(20))) # (!\i_rs1_addr[1]~input_o\))) # (!\source1|Mux11~12_combout\ & (\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~12_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(20),
	datad => \register[7].registers|out\(20),
	combout => \source1|Mux11~13_combout\);

-- Location: LCCOMB_X29_Y22_N20
\source1|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux11~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(20))))) # (!\source1|Mux12~3_combout\ & (\source1|Mux12~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~3_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(20),
	datad => \source1|Mux11~13_combout\,
	combout => \source1|Mux11~14_combout\);

-- Location: LCCOMB_X25_Y27_N24
\source1|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux11~14_combout\ & (\register[3].registers|out\(20))) # (!\source1|Mux11~14_combout\ & ((\register[2].registers|out\(20)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(20),
	datac => \register[2].registers|out\(20),
	datad => \source1|Mux11~14_combout\,
	combout => \source1|Mux11~15_combout\);

-- Location: FF_X31_Y28_N31
\register[11].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(20));

-- Location: FF_X31_Y28_N29
\register[9].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(20));

-- Location: FF_X28_Y28_N21
\register[10].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(20));

-- Location: FF_X28_Y28_N7
\register[8].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(20));

-- Location: LCCOMB_X28_Y28_N20
\source1|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(20))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(20),
	datad => \register[8].registers|out\(20),
	combout => \source1|Mux11~10_combout\);

-- Location: LCCOMB_X31_Y28_N28
\source1|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux11~10_combout\ & (\register[11].registers|out\(20))) # (!\source1|Mux11~10_combout\ & ((\register[9].registers|out\(20)))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(20),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(20),
	datad => \source1|Mux11~10_combout\,
	combout => \source1|Mux11~11_combout\);

-- Location: LCCOMB_X26_Y29_N30
\source1|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\) # (\source1|Mux11~11_combout\)))) # (!\source1|Mux12~1_combout\ & (\source1|Mux11~15_combout\ & (!\source1|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~1_combout\,
	datab => \source1|Mux11~15_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux11~11_combout\,
	combout => \source1|Mux11~16_combout\);

-- Location: FF_X29_Y29_N15
\register[12].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(20));

-- Location: FF_X29_Y29_N13
\register[13].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(20));

-- Location: LCCOMB_X29_Y29_N12
\source1|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~17_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[13].registers|out\(20)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[12].registers|out\(20) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[12].registers|out\(20),
	datac => \register[13].registers|out\(20),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux11~17_combout\);

-- Location: FF_X30_Y29_N31
\register[14].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(20));

-- Location: FF_X30_Y29_N9
\register[15].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~21_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(20));

-- Location: LCCOMB_X30_Y29_N10
\source1|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~18_combout\ = (\source1|Mux11~17_combout\ & (((\register[15].registers|out\(20))) # (!\i_rs1_addr[1]~input_o\))) # (!\source1|Mux11~17_combout\ & (\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~17_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(20),
	datad => \register[15].registers|out\(20),
	combout => \source1|Mux11~18_combout\);

-- Location: FF_X25_Y22_N27
\register[30].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(20));

-- Location: FF_X26_Y22_N13
\register[22].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(20));

-- Location: FF_X26_Y22_N7
\register[18].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(20));

-- Location: LCCOMB_X26_Y22_N12
\source1|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~0_combout\ = (\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\) # ((\register[22].registers|out\(20))))) # (!\i_rs1_addr[2]~input_o\ & (!\i_rs1_addr[3]~input_o\ & ((\register[18].registers|out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(20),
	datad => \register[18].registers|out\(20),
	combout => \source1|Mux11~0_combout\);

-- Location: FF_X25_Y22_N9
\register[26].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(20));

-- Location: LCCOMB_X25_Y22_N8
\source1|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~1_combout\ = (\source1|Mux11~0_combout\ & ((\register[30].registers|out\(20)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux11~0_combout\ & (((\register[26].registers|out\(20) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(20),
	datab => \source1|Mux11~0_combout\,
	datac => \register[26].registers|out\(20),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux11~1_combout\);

-- Location: FF_X28_Y31_N23
\register[19].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(20));

-- Location: FF_X28_Y31_N13
\register[23].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(20));

-- Location: LCCOMB_X28_Y31_N12
\source1|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~7_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(20)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(20),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(20),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux11~7_combout\);

-- Location: FF_X26_Y30_N19
\register[31].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(20));

-- Location: FF_X26_Y30_N17
\register[27].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(20));

-- Location: LCCOMB_X26_Y30_N16
\source1|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~8_combout\ = (\source1|Mux11~7_combout\ & ((\register[31].registers|out\(20)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux11~7_combout\ & (((\register[27].registers|out\(20) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~7_combout\,
	datab => \register[31].registers|out\(20),
	datac => \register[27].registers|out\(20),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux11~8_combout\);

-- Location: FF_X24_Y24_N15
\register[16].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(20));

-- Location: FF_X24_Y24_N21
\register[24].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(20));

-- Location: LCCOMB_X24_Y24_N20
\source1|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[24].registers|out\(20)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(20) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[16].registers|out\(20),
	datac => \register[24].registers|out\(20),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux11~4_combout\);

-- Location: FF_X25_Y24_N17
\register[20].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(20));

-- Location: FF_X25_Y24_N11
\register[28].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(20));

-- Location: LCCOMB_X25_Y24_N16
\source1|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux11~4_combout\ & ((\register[28].registers|out\(20)))) # (!\source1|Mux11~4_combout\ & (\register[20].registers|out\(20))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux11~4_combout\,
	datac => \register[20].registers|out\(20),
	datad => \register[28].registers|out\(20),
	combout => \source1|Mux11~5_combout\);

-- Location: FF_X26_Y25_N5
\register[25].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(20));

-- Location: FF_X26_Y25_N31
\register[17].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(20));

-- Location: LCCOMB_X26_Y25_N4
\source1|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(20))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(20),
	datad => \register[17].registers|out\(20),
	combout => \source1|Mux11~2_combout\);

-- Location: FF_X25_Y26_N5
\register[21].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(20));

-- Location: FF_X25_Y26_N7
\register[29].registers|out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~21_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(20));

-- Location: LCCOMB_X25_Y26_N4
\source1|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~3_combout\ = (\source1|Mux11~2_combout\ & (((\register[29].registers|out\(20))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux11~2_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[21].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~2_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(20),
	datad => \register[29].registers|out\(20),
	combout => \source1|Mux11~3_combout\);

-- Location: LCCOMB_X26_Y29_N18
\source1|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\source1|Mux11~3_combout\))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~5_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux11~3_combout\,
	combout => \source1|Mux11~6_combout\);

-- Location: LCCOMB_X26_Y29_N12
\source1|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux11~6_combout\ & ((\source1|Mux11~8_combout\))) # (!\source1|Mux11~6_combout\ & (\source1|Mux11~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~1_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux11~8_combout\,
	datad => \source1|Mux11~6_combout\,
	combout => \source1|Mux11~9_combout\);

-- Location: LCCOMB_X26_Y29_N0
\source1|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux11~19_combout\ = (\source1|Mux11~16_combout\ & ((\source1|Mux11~18_combout\) # ((!\source1|Mux12~0_combout\)))) # (!\source1|Mux11~16_combout\ & (((\source1|Mux12~0_combout\ & \source1|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux11~16_combout\,
	datab => \source1|Mux11~18_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux11~9_combout\,
	combout => \source1|Mux11~19_combout\);

-- Location: IOIBUF_X52_Y23_N8
\i_rd_data[21]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(21),
	o => \i_rd_data[21]~input_o\);

-- Location: LCCOMB_X31_Y21_N14
\register[2].registers|out~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~22_combout\ = (!\i_reset~input_o\ & \i_rd_data[21]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[21]~input_o\,
	combout => \register[2].registers|out~22_combout\);

-- Location: FF_X24_Y29_N31
\register[29].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(21));

-- Location: FF_X24_Y29_N13
\register[21].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(21));

-- Location: FF_X24_Y25_N23
\register[17].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(21));

-- Location: FF_X24_Y25_N29
\register[25].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(21));

-- Location: LCCOMB_X24_Y25_N28
\source1|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(21)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(21),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[25].registers|out\(21),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux10~2_combout\);

-- Location: LCCOMB_X24_Y29_N12
\source1|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux10~2_combout\ & (\register[29].registers|out\(21))) # (!\source1|Mux10~2_combout\ & ((\register[21].registers|out\(21)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(21),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(21),
	datad => \source1|Mux10~2_combout\,
	combout => \source1|Mux10~3_combout\);

-- Location: FF_X29_Y18_N23
\register[19].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(21));

-- Location: FF_X29_Y18_N29
\register[23].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(21));

-- Location: LCCOMB_X29_Y18_N28
\source1|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(21)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(21) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(21),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(21),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux10~9_combout\);

-- Location: FF_X28_Y30_N5
\register[27].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(21));

-- Location: FF_X28_Y30_N7
\register[31].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(21));

-- Location: LCCOMB_X28_Y30_N4
\source1|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~10_combout\ = (\source1|Mux10~9_combout\ & (((\register[31].registers|out\(21))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux10~9_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[27].registers|out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux10~9_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(21),
	datad => \register[31].registers|out\(21),
	combout => \source1|Mux10~10_combout\);

-- Location: FF_X26_Y26_N31
\register[30].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(21));

-- Location: FF_X26_Y26_N5
\register[26].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(21));

-- Location: FF_X27_Y18_N15
\register[18].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(21));

-- Location: FF_X27_Y18_N21
\register[22].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(21));

-- Location: LCCOMB_X27_Y18_N20
\source1|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(21)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(21) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(21),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(21),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux10~4_combout\);

-- Location: LCCOMB_X26_Y26_N4
\source1|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux10~4_combout\ & (\register[30].registers|out\(21))) # (!\source1|Mux10~4_combout\ & ((\register[26].registers|out\(21)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(21),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(21),
	datad => \source1|Mux10~4_combout\,
	combout => \source1|Mux10~5_combout\);

-- Location: FF_X25_Y28_N27
\register[28].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(21));

-- Location: FF_X24_Y28_N15
\register[16].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(21));

-- Location: FF_X24_Y28_N29
\register[24].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(21));

-- Location: LCCOMB_X24_Y28_N28
\source1|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~6_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[24].registers|out\(21)))) # (!\i_rs1_addr[3]~input_o\ & (\register[16].registers|out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[16].registers|out\(21),
	datac => \register[24].registers|out\(21),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux10~6_combout\);

-- Location: FF_X25_Y28_N9
\register[20].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(21));

-- Location: LCCOMB_X25_Y28_N8
\source1|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~7_combout\ = (\source1|Mux10~6_combout\ & ((\register[28].registers|out\(21)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux10~6_combout\ & (((\register[20].registers|out\(21) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(21),
	datab => \source1|Mux10~6_combout\,
	datac => \register[20].registers|out\(21),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux10~7_combout\);

-- Location: LCCOMB_X28_Y23_N18
\source1|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~8_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux10~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux10~5_combout\,
	datab => \source1|Mux10~7_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux10~8_combout\);

-- Location: LCCOMB_X28_Y23_N12
\source1|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux10~8_combout\ & ((\source1|Mux10~10_combout\))) # (!\source1|Mux10~8_combout\ & (\source1|Mux10~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux10~3_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux10~10_combout\,
	datad => \source1|Mux10~8_combout\,
	combout => \source1|Mux10~11_combout\);

-- Location: FF_X28_Y27_N31
\register[4].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(21));

-- Location: FF_X28_Y27_N13
\register[6].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(21));

-- Location: LCCOMB_X28_Y27_N12
\source1|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[6].registers|out\(21)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(21) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(21),
	datac => \register[6].registers|out\(21),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux10~12_combout\);

-- Location: FF_X27_Y27_N17
\register[5].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(21));

-- Location: FF_X27_Y27_N19
\register[7].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(21));

-- Location: LCCOMB_X27_Y27_N16
\source1|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux10~12_combout\ & ((\register[7].registers|out\(21)))) # (!\source1|Mux10~12_combout\ & (\register[5].registers|out\(21))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux10~12_combout\,
	datac => \register[5].registers|out\(21),
	datad => \register[7].registers|out\(21),
	combout => \source1|Mux10~13_combout\);

-- Location: FF_X26_Y27_N15
\register[1].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(21));

-- Location: LCCOMB_X27_Y27_N12
\source1|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux10~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\source1|Mux12~3_combout\ & \register[1].registers|out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux10~13_combout\,
	datac => \source1|Mux12~3_combout\,
	datad => \register[1].registers|out\(21),
	combout => \source1|Mux10~14_combout\);

-- Location: FF_X25_Y27_N11
\register[2].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(21));

-- Location: FF_X25_Y27_N13
\register[3].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(21));

-- Location: LCCOMB_X25_Y27_N10
\source1|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux10~14_combout\ & ((\register[3].registers|out\(21)))) # (!\source1|Mux10~14_combout\ & (\register[2].registers|out\(21))))) # (!\source1|Mux12~2_combout\ & 
-- (\source1|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux10~14_combout\,
	datac => \register[2].registers|out\(21),
	datad => \register[3].registers|out\(21),
	combout => \source1|Mux10~15_combout\);

-- Location: LCCOMB_X28_Y23_N22
\source1|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~16_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux10~11_combout\) # ((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (((!\source1|Mux12~1_combout\ & \source1|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux10~11_combout\,
	datab => \source1|Mux12~0_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux10~15_combout\,
	combout => \source1|Mux10~16_combout\);

-- Location: FF_X28_Y29_N9
\register[9].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(21));

-- Location: FF_X28_Y29_N3
\register[8].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(21));

-- Location: LCCOMB_X28_Y29_N8
\source1|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~0_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[9].registers|out\(21))) # (!\i_rs1_addr[0]~input_o\ & ((\register[8].registers|out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(21),
	datad => \register[8].registers|out\(21),
	combout => \source1|Mux10~0_combout\);

-- Location: FF_X28_Y25_N17
\register[11].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(21));

-- Location: FF_X28_Y25_N23
\register[10].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(21));

-- Location: LCCOMB_X28_Y25_N22
\source1|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~1_combout\ = (\source1|Mux10~0_combout\ & ((\register[11].registers|out\(21)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux10~0_combout\ & (((\register[10].registers|out\(21) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux10~0_combout\,
	datab => \register[11].registers|out\(21),
	datac => \register[10].registers|out\(21),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux10~1_combout\);

-- Location: FF_X30_Y20_N21
\register[13].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(21));

-- Location: FF_X31_Y21_N15
\register[15].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~22_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(21));

-- Location: FF_X31_Y20_N11
\register[14].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(21));

-- Location: FF_X31_Y20_N13
\register[12].registers|out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~22_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(21));

-- Location: LCCOMB_X31_Y20_N10
\source1|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(21))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(21),
	datad => \register[12].registers|out\(21),
	combout => \source1|Mux10~17_combout\);

-- Location: LCCOMB_X28_Y23_N0
\source1|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux10~17_combout\ & ((\register[15].registers|out\(21)))) # (!\source1|Mux10~17_combout\ & (\register[13].registers|out\(21))))) # (!\i_rs1_addr[0]~input_o\ & 
-- (((\source1|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(21),
	datab => \register[15].registers|out\(21),
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux10~17_combout\,
	combout => \source1|Mux10~18_combout\);

-- Location: LCCOMB_X28_Y23_N26
\source1|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux10~19_combout\ = (\source1|Mux10~16_combout\ & (((\source1|Mux10~18_combout\)) # (!\source1|Mux12~1_combout\))) # (!\source1|Mux10~16_combout\ & (\source1|Mux12~1_combout\ & (\source1|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux10~16_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux10~1_combout\,
	datad => \source1|Mux10~18_combout\,
	combout => \source1|Mux10~19_combout\);

-- Location: IOIBUF_X29_Y0_N8
\i_rd_data[22]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(22),
	o => \i_rd_data[22]~input_o\);

-- Location: LCCOMB_X28_Y20_N0
\register[2].registers|out~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~23_combout\ = (\i_rd_data[22]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rd_data[22]~input_o\,
	datac => \i_reset~input_o\,
	combout => \register[2].registers|out~23_combout\);

-- Location: FF_X28_Y26_N1
\register[11].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(22));

-- Location: FF_X30_Y24_N27
\register[9].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(22));

-- Location: FF_X31_Y24_N31
\register[10].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(22));

-- Location: FF_X31_Y24_N1
\register[8].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(22));

-- Location: LCCOMB_X31_Y24_N30
\source1|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(22))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(22),
	datad => \register[8].registers|out\(22),
	combout => \source1|Mux9~10_combout\);

-- Location: LCCOMB_X30_Y24_N26
\source1|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux9~10_combout\ & (\register[11].registers|out\(22))) # (!\source1|Mux9~10_combout\ & ((\register[9].registers|out\(22)))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[11].registers|out\(22),
	datac => \register[9].registers|out\(22),
	datad => \source1|Mux9~10_combout\,
	combout => \source1|Mux9~11_combout\);

-- Location: FF_X26_Y27_N25
\register[1].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(22));

-- Location: FF_X31_Y26_N31
\register[5].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(22));

-- Location: FF_X31_Y26_N17
\register[4].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(22));

-- Location: LCCOMB_X31_Y26_N30
\source1|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~12_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[5].registers|out\(22))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(22),
	datad => \register[4].registers|out\(22),
	combout => \source1|Mux9~12_combout\);

-- Location: FF_X32_Y26_N27
\register[6].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(22));

-- Location: FF_X32_Y26_N13
\register[7].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(22));

-- Location: LCCOMB_X32_Y26_N26
\source1|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux9~12_combout\ & ((\register[7].registers|out\(22)))) # (!\source1|Mux9~12_combout\ & (\register[6].registers|out\(22))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux9~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux9~12_combout\,
	datac => \register[6].registers|out\(22),
	datad => \register[7].registers|out\(22),
	combout => \source1|Mux9~13_combout\);

-- Location: LCCOMB_X27_Y24_N26
\source1|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & ((\source1|Mux9~13_combout\))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(22))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[1].registers|out\(22),
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \source1|Mux9~13_combout\,
	combout => \source1|Mux9~14_combout\);

-- Location: FF_X27_Y24_N7
\register[2].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(22));

-- Location: FF_X27_Y24_N25
\register[3].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(22));

-- Location: LCCOMB_X27_Y24_N6
\source1|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux9~14_combout\ & ((\register[3].registers|out\(22)))) # (!\source1|Mux9~14_combout\ & (\register[2].registers|out\(22))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux9~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux9~14_combout\,
	datac => \register[2].registers|out\(22),
	datad => \register[3].registers|out\(22),
	combout => \source1|Mux9~15_combout\);

-- Location: LCCOMB_X28_Y20_N12
\source1|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\ & (\source1|Mux9~11_combout\)) # (!\source1|Mux12~1_combout\ & ((\source1|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux9~11_combout\,
	datac => \source1|Mux9~15_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux9~16_combout\);

-- Location: FF_X28_Y20_N7
\register[13].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(22));

-- Location: FF_X30_Y20_N7
\register[12].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(22));

-- Location: LCCOMB_X28_Y20_N6
\source1|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~17_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[13].registers|out\(22))) # (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[13].registers|out\(22),
	datad => \register[12].registers|out\(22),
	combout => \source1|Mux9~17_combout\);

-- Location: FF_X28_Y20_N1
\register[15].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~23_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(22));

-- Location: FF_X31_Y20_N23
\register[14].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(22));

-- Location: LCCOMB_X28_Y20_N18
\source1|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~18_combout\ = (\source1|Mux9~17_combout\ & ((\register[15].registers|out\(22)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux9~17_combout\ & (((\i_rs1_addr[1]~input_o\ & \register[14].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux9~17_combout\,
	datab => \register[15].registers|out\(22),
	datac => \i_rs1_addr[1]~input_o\,
	datad => \register[14].registers|out\(22),
	combout => \source1|Mux9~18_combout\);

-- Location: FF_X28_Y18_N31
\register[31].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(22));

-- Location: FF_X29_Y18_N19
\register[19].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(22));

-- Location: FF_X29_Y18_N9
\register[23].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(22));

-- Location: LCCOMB_X29_Y18_N8
\source1|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(22)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(22) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(22),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(22),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux9~7_combout\);

-- Location: FF_X28_Y18_N29
\register[27].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(22));

-- Location: LCCOMB_X28_Y18_N28
\source1|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~8_combout\ = (\source1|Mux9~7_combout\ & ((\register[31].registers|out\(22)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux9~7_combout\ & (((\register[27].registers|out\(22) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(22),
	datab => \source1|Mux9~7_combout\,
	datac => \register[27].registers|out\(22),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux9~8_combout\);

-- Location: FF_X27_Y23_N23
\register[28].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(22));

-- Location: FF_X26_Y23_N27
\register[24].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(22));

-- Location: FF_X26_Y23_N21
\register[16].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(22));

-- Location: LCCOMB_X26_Y23_N26
\source1|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(22))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(22),
	datad => \register[16].registers|out\(22),
	combout => \source1|Mux9~4_combout\);

-- Location: FF_X27_Y23_N29
\register[20].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(22));

-- Location: LCCOMB_X27_Y23_N28
\source1|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~5_combout\ = (\source1|Mux9~4_combout\ & ((\register[28].registers|out\(22)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux9~4_combout\ & (((\register[20].registers|out\(22) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(22),
	datab => \source1|Mux9~4_combout\,
	datac => \register[20].registers|out\(22),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux9~5_combout\);

-- Location: FF_X26_Y25_N27
\register[17].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(22));

-- Location: FF_X26_Y25_N17
\register[25].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(22));

-- Location: LCCOMB_X26_Y25_N16
\source1|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(22)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(22) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(22),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(22),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux9~2_combout\);

-- Location: FF_X29_Y25_N17
\register[21].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(22));

-- Location: FF_X29_Y25_N11
\register[29].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(22));

-- Location: LCCOMB_X29_Y25_N16
\source1|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux9~2_combout\ & ((\register[29].registers|out\(22)))) # (!\source1|Mux9~2_combout\ & (\register[21].registers|out\(22))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux9~2_combout\,
	datac => \register[21].registers|out\(22),
	datad => \register[29].registers|out\(22),
	combout => \source1|Mux9~3_combout\);

-- Location: LCCOMB_X28_Y20_N8
\source1|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\source1|Mux9~3_combout\))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux9~5_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux9~3_combout\,
	combout => \source1|Mux9~6_combout\);

-- Location: FF_X27_Y18_N11
\register[18].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(22));

-- Location: FF_X27_Y18_N17
\register[22].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(22));

-- Location: LCCOMB_X27_Y18_N16
\source1|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~0_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(22)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(22) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(22),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(22),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux9~0_combout\);

-- Location: FF_X27_Y21_N31
\register[30].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(22));

-- Location: FF_X27_Y21_N13
\register[26].registers|out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~23_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(22));

-- Location: LCCOMB_X27_Y21_N12
\source1|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~1_combout\ = (\source1|Mux9~0_combout\ & ((\register[30].registers|out\(22)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux9~0_combout\ & (((\register[26].registers|out\(22) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux9~0_combout\,
	datab => \register[30].registers|out\(22),
	datac => \register[26].registers|out\(22),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux9~1_combout\);

-- Location: LCCOMB_X28_Y20_N2
\source1|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux9~6_combout\ & (\source1|Mux9~8_combout\)) # (!\source1|Mux9~6_combout\ & ((\source1|Mux9~1_combout\))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux9~8_combout\,
	datac => \source1|Mux9~6_combout\,
	datad => \source1|Mux9~1_combout\,
	combout => \source1|Mux9~9_combout\);

-- Location: LCCOMB_X28_Y20_N4
\source1|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux9~19_combout\ = (\source1|Mux9~16_combout\ & ((\source1|Mux9~18_combout\) # ((!\source1|Mux12~0_combout\)))) # (!\source1|Mux9~16_combout\ & (((\source1|Mux12~0_combout\ & \source1|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux9~16_combout\,
	datab => \source1|Mux9~18_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux9~9_combout\,
	combout => \source1|Mux9~19_combout\);

-- Location: IOIBUF_X34_Y0_N1
\i_rd_data[23]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(23),
	o => \i_rd_data[23]~input_o\);

-- Location: LCCOMB_X28_Y20_N22
\register[2].registers|out~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~24_combout\ = (!\i_reset~input_o\ & \i_rd_data[23]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[23]~input_o\,
	combout => \register[2].registers|out~24_combout\);

-- Location: FF_X30_Y23_N31
\register[3].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(23));

-- Location: FF_X30_Y26_N27
\register[1].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(23));

-- Location: FF_X30_Y27_N21
\register[6].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(23));

-- Location: FF_X31_Y26_N21
\register[4].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(23));

-- Location: LCCOMB_X30_Y27_N20
\source1|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~12_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(23))) # (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(23),
	datad => \register[4].registers|out\(23),
	combout => \source1|Mux8~12_combout\);

-- Location: FF_X31_Y26_N3
\register[5].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(23));

-- Location: FF_X30_Y26_N21
\register[7].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(23));

-- Location: LCCOMB_X31_Y26_N2
\source1|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux8~12_combout\ & ((\register[7].registers|out\(23)))) # (!\source1|Mux8~12_combout\ & (\register[5].registers|out\(23))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux8~12_combout\,
	datac => \register[5].registers|out\(23),
	datad => \register[7].registers|out\(23),
	combout => \source1|Mux8~13_combout\);

-- Location: LCCOMB_X30_Y26_N14
\source1|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux8~13_combout\) # (!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(23) & ((\source1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \register[1].registers|out\(23),
	datac => \source1|Mux8~13_combout\,
	datad => \source1|Mux12~3_combout\,
	combout => \source1|Mux8~14_combout\);

-- Location: FF_X30_Y23_N29
\register[2].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(23));

-- Location: LCCOMB_X30_Y23_N28
\source1|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~15_combout\ = (\source1|Mux8~14_combout\ & ((\register[3].registers|out\(23)) # ((!\source1|Mux12~2_combout\)))) # (!\source1|Mux8~14_combout\ & (((\register[2].registers|out\(23) & \source1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[3].registers|out\(23),
	datab => \source1|Mux8~14_combout\,
	datac => \register[2].registers|out\(23),
	datad => \source1|Mux12~2_combout\,
	combout => \source1|Mux8~15_combout\);

-- Location: FF_X29_Y25_N23
\register[29].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(23));

-- Location: FF_X26_Y25_N23
\register[17].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(23));

-- Location: FF_X26_Y25_N13
\register[25].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(23));

-- Location: LCCOMB_X26_Y25_N12
\source1|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(23)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(23) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(23),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(23),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux8~2_combout\);

-- Location: FF_X29_Y25_N29
\register[21].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(23));

-- Location: LCCOMB_X29_Y25_N28
\source1|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~3_combout\ = (\source1|Mux8~2_combout\ & ((\register[29].registers|out\(23)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux8~2_combout\ & (((\register[21].registers|out\(23) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(23),
	datab => \source1|Mux8~2_combout\,
	datac => \register[21].registers|out\(23),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux8~3_combout\);

-- Location: FF_X27_Y21_N19
\register[30].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(23));

-- Location: FF_X27_Y21_N1
\register[26].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(23));

-- Location: FF_X27_Y18_N7
\register[18].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(23));

-- Location: FF_X27_Y18_N5
\register[22].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(23));

-- Location: LCCOMB_X27_Y18_N4
\source1|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(23)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(23) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(23),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(23),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux8~4_combout\);

-- Location: LCCOMB_X27_Y21_N0
\source1|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux8~4_combout\ & (\register[30].registers|out\(23))) # (!\source1|Mux8~4_combout\ & ((\register[26].registers|out\(23)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[30].registers|out\(23),
	datac => \register[26].registers|out\(23),
	datad => \source1|Mux8~4_combout\,
	combout => \source1|Mux8~5_combout\);

-- Location: FF_X26_Y23_N15
\register[24].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(23));

-- Location: FF_X26_Y23_N9
\register[16].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(23));

-- Location: LCCOMB_X26_Y23_N14
\source1|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~6_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(23))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(23),
	datad => \register[16].registers|out\(23),
	combout => \source1|Mux8~6_combout\);

-- Location: FF_X27_Y23_N9
\register[20].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(23));

-- Location: FF_X27_Y23_N3
\register[28].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(23));

-- Location: LCCOMB_X27_Y23_N8
\source1|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~7_combout\ = (\source1|Mux8~6_combout\ & (((\register[28].registers|out\(23))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux8~6_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[20].registers|out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux8~6_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(23),
	datad => \register[28].registers|out\(23),
	combout => \source1|Mux8~7_combout\);

-- Location: LCCOMB_X28_Y20_N30
\source1|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~8_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\source1|Mux8~5_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux8~5_combout\,
	datad => \source1|Mux8~7_combout\,
	combout => \source1|Mux8~8_combout\);

-- Location: FF_X28_Y18_N11
\register[31].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(23));

-- Location: FF_X28_Y18_N25
\register[27].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(23));

-- Location: FF_X29_Y18_N15
\register[19].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(23));

-- Location: FF_X29_Y18_N13
\register[23].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(23));

-- Location: LCCOMB_X29_Y18_N12
\source1|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(23)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(23) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(23),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(23),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux8~9_combout\);

-- Location: LCCOMB_X28_Y18_N24
\source1|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux8~9_combout\ & (\register[31].registers|out\(23))) # (!\source1|Mux8~9_combout\ & ((\register[27].registers|out\(23)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(23),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(23),
	datad => \source1|Mux8~9_combout\,
	combout => \source1|Mux8~10_combout\);

-- Location: LCCOMB_X28_Y20_N16
\source1|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux8~8_combout\ & ((\source1|Mux8~10_combout\))) # (!\source1|Mux8~8_combout\ & (\source1|Mux8~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux8~3_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux8~8_combout\,
	datad => \source1|Mux8~10_combout\,
	combout => \source1|Mux8~11_combout\);

-- Location: LCCOMB_X28_Y20_N10
\source1|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & ((\source1|Mux12~0_combout\ & ((\source1|Mux8~11_combout\))) # (!\source1|Mux12~0_combout\ & (\source1|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux8~15_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux8~11_combout\,
	combout => \source1|Mux8~16_combout\);

-- Location: FF_X28_Y20_N23
\register[15].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~24_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(23));

-- Location: FF_X31_Y20_N1
\register[14].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(23));

-- Location: FF_X31_Y20_N27
\register[12].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(23));

-- Location: LCCOMB_X31_Y20_N0
\source1|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(23))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(23),
	datad => \register[12].registers|out\(23),
	combout => \source1|Mux8~17_combout\);

-- Location: FF_X28_Y20_N21
\register[13].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(23));

-- Location: LCCOMB_X28_Y20_N24
\source1|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux8~17_combout\ & (\register[15].registers|out\(23))) # (!\source1|Mux8~17_combout\ & ((\register[13].registers|out\(23)))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(23),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux8~17_combout\,
	datad => \register[13].registers|out\(23),
	combout => \source1|Mux8~18_combout\);

-- Location: FF_X31_Y23_N25
\register[11].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(23));

-- Location: FF_X31_Y23_N15
\register[10].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(23));

-- Location: FF_X31_Y25_N15
\register[8].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(23));

-- Location: FF_X31_Y25_N21
\register[9].registers|out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~24_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(23));

-- Location: LCCOMB_X31_Y25_N20
\source1|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(23)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(23),
	datac => \register[9].registers|out\(23),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux8~0_combout\);

-- Location: LCCOMB_X31_Y23_N14
\source1|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux8~0_combout\ & (\register[11].registers|out\(23))) # (!\source1|Mux8~0_combout\ & ((\register[10].registers|out\(23)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[11].registers|out\(23),
	datac => \register[10].registers|out\(23),
	datad => \source1|Mux8~0_combout\,
	combout => \source1|Mux8~1_combout\);

-- Location: LCCOMB_X28_Y20_N26
\source1|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux8~19_combout\ = (\source1|Mux8~16_combout\ & ((\source1|Mux8~18_combout\) # ((!\source1|Mux12~1_combout\)))) # (!\source1|Mux8~16_combout\ & (((\source1|Mux8~1_combout\ & \source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux8~16_combout\,
	datab => \source1|Mux8~18_combout\,
	datac => \source1|Mux8~1_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux8~19_combout\);

-- Location: IOIBUF_X52_Y13_N8
\i_rd_data[24]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(24),
	o => \i_rd_data[24]~input_o\);

-- Location: LCCOMB_X31_Y21_N16
\register[2].registers|out~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~25_combout\ = (!\i_reset~input_o\ & \i_rd_data[24]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datad => \i_rd_data[24]~input_o\,
	combout => \register[2].registers|out~25_combout\);

-- Location: FF_X31_Y26_N23
\register[5].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(24));

-- Location: FF_X31_Y26_N25
\register[4].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(24));

-- Location: LCCOMB_X31_Y26_N22
\source1|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~12_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[5].registers|out\(24))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(24),
	datad => \register[4].registers|out\(24),
	combout => \source1|Mux7~12_combout\);

-- Location: FF_X32_Y26_N31
\register[6].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(24));

-- Location: FF_X32_Y26_N17
\register[7].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(24));

-- Location: LCCOMB_X32_Y26_N30
\source1|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux7~12_combout\ & ((\register[7].registers|out\(24)))) # (!\source1|Mux7~12_combout\ & (\register[6].registers|out\(24))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux7~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux7~12_combout\,
	datac => \register[6].registers|out\(24),
	datad => \register[7].registers|out\(24),
	combout => \source1|Mux7~13_combout\);

-- Location: FF_X31_Y27_N13
\register[1].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(24));

-- Location: LCCOMB_X31_Y27_N30
\source1|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux7~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\source1|Mux12~3_combout\ & \register[1].registers|out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux7~13_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \source1|Mux12~3_combout\,
	datad => \register[1].registers|out\(24),
	combout => \source1|Mux7~14_combout\);

-- Location: FF_X30_Y23_N3
\register[3].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(24));

-- Location: FF_X30_Y23_N17
\register[2].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(24));

-- Location: LCCOMB_X30_Y23_N16
\source1|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~15_combout\ = (\source1|Mux7~14_combout\ & ((\register[3].registers|out\(24)) # ((!\source1|Mux12~2_combout\)))) # (!\source1|Mux7~14_combout\ & (((\register[2].registers|out\(24) & \source1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux7~14_combout\,
	datab => \register[3].registers|out\(24),
	datac => \register[2].registers|out\(24),
	datad => \source1|Mux12~2_combout\,
	combout => \source1|Mux7~15_combout\);

-- Location: FF_X30_Y25_N17
\register[11].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(24));

-- Location: FF_X30_Y24_N29
\register[9].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(24));

-- Location: FF_X31_Y24_N3
\register[10].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(24));

-- Location: FF_X31_Y24_N13
\register[8].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(24));

-- Location: LCCOMB_X31_Y24_N2
\source1|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(24))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(24),
	datad => \register[8].registers|out\(24),
	combout => \source1|Mux7~10_combout\);

-- Location: LCCOMB_X30_Y24_N28
\source1|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux7~10_combout\ & (\register[11].registers|out\(24))) # (!\source1|Mux7~10_combout\ & ((\register[9].registers|out\(24)))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[11].registers|out\(24),
	datac => \register[9].registers|out\(24),
	datad => \source1|Mux7~10_combout\,
	combout => \source1|Mux7~11_combout\);

-- Location: LCCOMB_X31_Y21_N28
\source1|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~16_combout\ = (\source1|Mux12~0_combout\ & (((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\ & ((\source1|Mux7~11_combout\))) # (!\source1|Mux12~1_combout\ & (\source1|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux7~15_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux7~11_combout\,
	combout => \source1|Mux7~16_combout\);

-- Location: FF_X29_Y28_N27
\register[17].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(24));

-- Location: FF_X29_Y28_N1
\register[25].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(24));

-- Location: LCCOMB_X29_Y28_N0
\source1|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(24)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(24) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(24),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(24),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux7~2_combout\);

-- Location: FF_X29_Y25_N19
\register[29].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(24));

-- Location: FF_X29_Y25_N25
\register[21].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(24));

-- Location: LCCOMB_X29_Y25_N24
\source1|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~3_combout\ = (\source1|Mux7~2_combout\ & ((\register[29].registers|out\(24)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux7~2_combout\ & (((\register[21].registers|out\(24) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux7~2_combout\,
	datab => \register[29].registers|out\(24),
	datac => \register[21].registers|out\(24),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux7~3_combout\);

-- Location: FF_X25_Y24_N31
\register[28].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(24));

-- Location: FF_X26_Y23_N19
\register[24].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(24));

-- Location: FF_X26_Y23_N29
\register[16].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(24));

-- Location: LCCOMB_X26_Y23_N18
\source1|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(24))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(24),
	datad => \register[16].registers|out\(24),
	combout => \source1|Mux7~4_combout\);

-- Location: FF_X25_Y24_N29
\register[20].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(24));

-- Location: LCCOMB_X25_Y24_N28
\source1|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~5_combout\ = (\source1|Mux7~4_combout\ & ((\register[28].registers|out\(24)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux7~4_combout\ & (((\register[20].registers|out\(24) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(24),
	datab => \source1|Mux7~4_combout\,
	datac => \register[20].registers|out\(24),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux7~5_combout\);

-- Location: LCCOMB_X31_Y21_N24
\source1|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~6_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux7~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux7~3_combout\,
	datad => \source1|Mux7~5_combout\,
	combout => \source1|Mux7~6_combout\);

-- Location: FF_X27_Y21_N23
\register[30].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(24));

-- Location: FF_X26_Y21_N3
\register[18].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(24));

-- Location: FF_X26_Y21_N9
\register[22].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(24));

-- Location: LCCOMB_X26_Y21_N8
\source1|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(24)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(24),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(24),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux7~0_combout\);

-- Location: FF_X27_Y21_N5
\register[26].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(24));

-- Location: LCCOMB_X27_Y21_N4
\source1|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~1_combout\ = (\source1|Mux7~0_combout\ & ((\register[30].registers|out\(24)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux7~0_combout\ & (((\register[26].registers|out\(24) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(24),
	datab => \source1|Mux7~0_combout\,
	datac => \register[26].registers|out\(24),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux7~1_combout\);

-- Location: FF_X27_Y19_N19
\register[19].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(24));

-- Location: FF_X27_Y19_N25
\register[23].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(24));

-- Location: LCCOMB_X27_Y19_N24
\source1|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~7_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(24)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(24),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(24),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux7~7_combout\);

-- Location: FF_X30_Y21_N9
\register[27].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(24));

-- Location: FF_X30_Y21_N11
\register[31].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(24));

-- Location: LCCOMB_X30_Y21_N8
\source1|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux7~7_combout\ & ((\register[31].registers|out\(24)))) # (!\source1|Mux7~7_combout\ & (\register[27].registers|out\(24))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux7~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux7~7_combout\,
	datac => \register[27].registers|out\(24),
	datad => \register[31].registers|out\(24),
	combout => \source1|Mux7~8_combout\);

-- Location: LCCOMB_X31_Y21_N26
\source1|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux7~6_combout\ & ((\source1|Mux7~8_combout\))) # (!\source1|Mux7~6_combout\ & (\source1|Mux7~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux7~6_combout\,
	datac => \source1|Mux7~1_combout\,
	datad => \source1|Mux7~8_combout\,
	combout => \source1|Mux7~9_combout\);

-- Location: FF_X30_Y20_N19
\register[12].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(24));

-- Location: FF_X30_Y20_N17
\register[13].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(24));

-- Location: LCCOMB_X30_Y20_N16
\source1|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~17_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[13].registers|out\(24)))) # (!\i_rs1_addr[0]~input_o\ & (\register[12].registers|out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[12].registers|out\(24),
	datac => \register[13].registers|out\(24),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux7~17_combout\);

-- Location: FF_X31_Y21_N31
\register[14].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~25_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(24));

-- Location: FF_X31_Y21_N17
\register[15].registers|out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~25_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(24));

-- Location: LCCOMB_X31_Y21_N10
\source1|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux7~17_combout\ & ((\register[15].registers|out\(24)))) # (!\source1|Mux7~17_combout\ & (\register[14].registers|out\(24))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux7~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux7~17_combout\,
	datac => \register[14].registers|out\(24),
	datad => \register[15].registers|out\(24),
	combout => \source1|Mux7~18_combout\);

-- Location: LCCOMB_X31_Y21_N4
\source1|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux7~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux7~16_combout\ & ((\source1|Mux7~18_combout\))) # (!\source1|Mux7~16_combout\ & (\source1|Mux7~9_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux7~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux7~16_combout\,
	datac => \source1|Mux7~9_combout\,
	datad => \source1|Mux7~18_combout\,
	combout => \source1|Mux7~19_combout\);

-- Location: IOIBUF_X36_Y0_N1
\i_rd_data[25]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(25),
	o => \i_rd_data[25]~input_o\);

-- Location: LCCOMB_X29_Y20_N30
\register[2].registers|out~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~26_combout\ = (!\i_reset~input_o\ & \i_rd_data[25]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_reset~input_o\,
	datad => \i_rd_data[25]~input_o\,
	combout => \register[2].registers|out~26_combout\);

-- Location: FF_X29_Y26_N5
\register[3].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(25));

-- Location: FF_X29_Y26_N19
\register[2].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(25));

-- Location: FF_X30_Y27_N1
\register[4].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(25));

-- Location: FF_X30_Y27_N31
\register[6].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(25));

-- Location: LCCOMB_X30_Y27_N30
\source1|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~12_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[6].registers|out\(25)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[4].registers|out\(25),
	datac => \register[6].registers|out\(25),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux6~12_combout\);

-- Location: FF_X30_Y24_N23
\register[5].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(25));

-- Location: FF_X30_Y26_N11
\register[7].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(25));

-- Location: LCCOMB_X30_Y24_N22
\source1|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux6~12_combout\ & ((\register[7].registers|out\(25)))) # (!\source1|Mux6~12_combout\ & (\register[5].registers|out\(25))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux6~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux6~12_combout\,
	datac => \register[5].registers|out\(25),
	datad => \register[7].registers|out\(25),
	combout => \source1|Mux6~13_combout\);

-- Location: FF_X30_Y26_N25
\register[1].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(25));

-- Location: LCCOMB_X30_Y26_N12
\source1|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & (\source1|Mux6~13_combout\)) # (!\source1|Mux12~4_combout\ & ((\register[1].registers|out\(25)))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux6~13_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \register[1].registers|out\(25),
	combout => \source1|Mux6~14_combout\);

-- Location: LCCOMB_X29_Y26_N18
\source1|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux6~14_combout\ & (\register[3].registers|out\(25))) # (!\source1|Mux6~14_combout\ & ((\register[2].registers|out\(25)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(25),
	datac => \register[2].registers|out\(25),
	datad => \source1|Mux6~14_combout\,
	combout => \source1|Mux6~15_combout\);

-- Location: FF_X24_Y22_N31
\register[18].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(25));

-- Location: FF_X24_Y22_N29
\register[22].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(25));

-- Location: LCCOMB_X24_Y22_N28
\source1|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~4_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[22].registers|out\(25)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(25) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(25),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[22].registers|out\(25),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux6~4_combout\);

-- Location: FF_X27_Y21_N9
\register[26].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(25));

-- Location: FF_X27_Y21_N3
\register[30].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(25));

-- Location: LCCOMB_X27_Y21_N8
\source1|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux6~4_combout\ & ((\register[30].registers|out\(25)))) # (!\source1|Mux6~4_combout\ & (\register[26].registers|out\(25))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux6~4_combout\,
	datac => \register[26].registers|out\(25),
	datad => \register[30].registers|out\(25),
	combout => \source1|Mux6~5_combout\);

-- Location: FF_X25_Y24_N3
\register[28].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(25));

-- Location: FF_X25_Y24_N9
\register[20].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(25));

-- Location: FF_X26_Y24_N7
\register[24].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(25));

-- Location: FF_X26_Y24_N25
\register[16].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(25));

-- Location: LCCOMB_X26_Y24_N6
\source1|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~6_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(25))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(25),
	datad => \register[16].registers|out\(25),
	combout => \source1|Mux6~6_combout\);

-- Location: LCCOMB_X25_Y24_N8
\source1|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux6~6_combout\ & (\register[28].registers|out\(25))) # (!\source1|Mux6~6_combout\ & ((\register[20].registers|out\(25)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[28].registers|out\(25),
	datac => \register[20].registers|out\(25),
	datad => \source1|Mux6~6_combout\,
	combout => \source1|Mux6~7_combout\);

-- Location: LCCOMB_X29_Y20_N14
\source1|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~8_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux6~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux6~5_combout\,
	datad => \source1|Mux6~7_combout\,
	combout => \source1|Mux6~8_combout\);

-- Location: FF_X29_Y28_N23
\register[17].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(25));

-- Location: FF_X29_Y28_N29
\register[25].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(25));

-- Location: LCCOMB_X29_Y28_N28
\source1|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(25)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(25) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(25),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(25),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux6~2_combout\);

-- Location: FF_X29_Y25_N21
\register[21].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(25));

-- Location: FF_X29_Y25_N7
\register[29].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(25));

-- Location: LCCOMB_X29_Y25_N20
\source1|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux6~2_combout\ & ((\register[29].registers|out\(25)))) # (!\source1|Mux6~2_combout\ & (\register[21].registers|out\(25))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux6~2_combout\,
	datac => \register[21].registers|out\(25),
	datad => \register[29].registers|out\(25),
	combout => \source1|Mux6~3_combout\);

-- Location: FF_X27_Y19_N15
\register[19].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(25));

-- Location: FF_X27_Y19_N5
\register[23].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(25));

-- Location: LCCOMB_X27_Y19_N4
\source1|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~9_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(25)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[19].registers|out\(25),
	datac => \register[23].registers|out\(25),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux6~9_combout\);

-- Location: FF_X28_Y19_N29
\register[27].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(25));

-- Location: FF_X28_Y19_N23
\register[31].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(25));

-- Location: LCCOMB_X28_Y19_N28
\source1|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux6~9_combout\ & ((\register[31].registers|out\(25)))) # (!\source1|Mux6~9_combout\ & (\register[27].registers|out\(25))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux6~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux6~9_combout\,
	datac => \register[27].registers|out\(25),
	datad => \register[31].registers|out\(25),
	combout => \source1|Mux6~10_combout\);

-- Location: LCCOMB_X29_Y20_N8
\source1|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux6~8_combout\ & ((\source1|Mux6~10_combout\))) # (!\source1|Mux6~8_combout\ & (\source1|Mux6~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux6~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux6~8_combout\,
	datac => \source1|Mux6~3_combout\,
	datad => \source1|Mux6~10_combout\,
	combout => \source1|Mux6~11_combout\);

-- Location: LCCOMB_X29_Y20_N26
\source1|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & ((\source1|Mux12~0_combout\ & ((\source1|Mux6~11_combout\))) # (!\source1|Mux12~0_combout\ & (\source1|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux6~15_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux6~11_combout\,
	datad => \source1|Mux12~0_combout\,
	combout => \source1|Mux6~16_combout\);

-- Location: FF_X31_Y20_N21
\register[14].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(25));

-- Location: FF_X30_Y20_N5
\register[12].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(25));

-- Location: LCCOMB_X31_Y20_N20
\source1|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(25))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(25),
	datad => \register[12].registers|out\(25),
	combout => \source1|Mux6~17_combout\);

-- Location: FF_X29_Y20_N31
\register[15].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~26_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(25));

-- Location: FF_X29_Y20_N29
\register[13].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(25));

-- Location: LCCOMB_X29_Y20_N24
\source1|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux6~17_combout\ & (\register[15].registers|out\(25))) # (!\source1|Mux6~17_combout\ & ((\register[13].registers|out\(25)))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux6~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux6~17_combout\,
	datac => \register[15].registers|out\(25),
	datad => \register[13].registers|out\(25),
	combout => \source1|Mux6~18_combout\);

-- Location: FF_X31_Y25_N19
\register[8].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(25));

-- Location: FF_X31_Y25_N9
\register[9].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(25));

-- Location: LCCOMB_X31_Y25_N8
\source1|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(25)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(25),
	datac => \register[9].registers|out\(25),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux6~0_combout\);

-- Location: FF_X31_Y23_N19
\register[10].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(25));

-- Location: FF_X31_Y23_N29
\register[11].registers|out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~26_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(25));

-- Location: LCCOMB_X31_Y23_N18
\source1|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux6~0_combout\ & ((\register[11].registers|out\(25)))) # (!\source1|Mux6~0_combout\ & (\register[10].registers|out\(25))))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux6~0_combout\,
	datac => \register[10].registers|out\(25),
	datad => \register[11].registers|out\(25),
	combout => \source1|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y20_N18
\source1|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux6~19_combout\ = (\source1|Mux6~16_combout\ & ((\source1|Mux6~18_combout\) # ((!\source1|Mux12~1_combout\)))) # (!\source1|Mux6~16_combout\ & (((\source1|Mux12~1_combout\ & \source1|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux6~16_combout\,
	datab => \source1|Mux6~18_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux6~1_combout\,
	combout => \source1|Mux6~19_combout\);

-- Location: IOIBUF_X18_Y0_N8
\i_rd_data[26]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(26),
	o => \i_rd_data[26]~input_o\);

-- Location: LCCOMB_X26_Y20_N30
\register[2].registers|out~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~27_combout\ = (!\i_reset~input_o\ & \i_rd_data[26]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[26]~input_o\,
	combout => \register[2].registers|out~27_combout\);

-- Location: FF_X29_Y26_N9
\register[3].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(26));

-- Location: FF_X29_Y26_N23
\register[2].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(26));

-- Location: FF_X31_Y27_N19
\register[7].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(26));

-- Location: FF_X30_Y27_N3
\register[6].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(26));

-- Location: FF_X29_Y24_N31
\register[4].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(26));

-- Location: FF_X29_Y27_N21
\register[5].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(26));

-- Location: LCCOMB_X29_Y27_N20
\source1|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~12_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[5].registers|out\(26)))) # (!\i_rs1_addr[0]~input_o\ & (\register[4].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[4].registers|out\(26),
	datac => \register[5].registers|out\(26),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux5~12_combout\);

-- Location: LCCOMB_X30_Y27_N2
\source1|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux5~12_combout\ & (\register[7].registers|out\(26))) # (!\source1|Mux5~12_combout\ & ((\register[6].registers|out\(26)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[7].registers|out\(26),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(26),
	datad => \source1|Mux5~12_combout\,
	combout => \source1|Mux5~13_combout\);

-- Location: FF_X31_Y27_N25
\register[1].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(26));

-- Location: LCCOMB_X31_Y27_N28
\source1|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux5~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\source1|Mux12~3_combout\ & \register[1].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux5~13_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \source1|Mux12~3_combout\,
	datad => \register[1].registers|out\(26),
	combout => \source1|Mux5~14_combout\);

-- Location: LCCOMB_X29_Y26_N22
\source1|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux5~14_combout\ & (\register[3].registers|out\(26))) # (!\source1|Mux5~14_combout\ & ((\register[2].registers|out\(26)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(26),
	datac => \register[2].registers|out\(26),
	datad => \source1|Mux5~14_combout\,
	combout => \source1|Mux5~15_combout\);

-- Location: FF_X30_Y25_N21
\register[11].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(26));

-- Location: FF_X30_Y25_N27
\register[10].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(26));

-- Location: FF_X31_Y25_N7
\register[8].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(26));

-- Location: LCCOMB_X30_Y25_N26
\source1|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~10_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[10].registers|out\(26))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[8].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[10].registers|out\(26),
	datad => \register[8].registers|out\(26),
	combout => \source1|Mux5~10_combout\);

-- Location: FF_X31_Y25_N13
\register[9].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(26));

-- Location: LCCOMB_X31_Y25_N12
\source1|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~11_combout\ = (\source1|Mux5~10_combout\ & ((\register[11].registers|out\(26)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux5~10_combout\ & (((\register[9].registers|out\(26) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(26),
	datab => \source1|Mux5~10_combout\,
	datac => \register[9].registers|out\(26),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux5~11_combout\);

-- Location: LCCOMB_X26_Y20_N18
\source1|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~16_combout\ = (\source1|Mux12~0_combout\ & (\source1|Mux12~1_combout\)) # (!\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\ & ((\source1|Mux5~11_combout\))) # (!\source1|Mux12~1_combout\ & (\source1|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux5~15_combout\,
	datad => \source1|Mux5~11_combout\,
	combout => \source1|Mux5~16_combout\);

-- Location: FF_X30_Y22_N25
\register[13].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(26));

-- Location: FF_X30_Y20_N31
\register[12].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(26));

-- Location: LCCOMB_X30_Y22_N24
\source1|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(26))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(26),
	datad => \register[12].registers|out\(26),
	combout => \source1|Mux5~17_combout\);

-- Location: FF_X26_Y20_N31
\register[15].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~27_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(26));

-- Location: FF_X26_Y20_N13
\register[14].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(26));

-- Location: LCCOMB_X26_Y20_N0
\source1|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~18_combout\ = (\source1|Mux5~17_combout\ & (((\register[15].registers|out\(26))) # (!\i_rs1_addr[1]~input_o\))) # (!\source1|Mux5~17_combout\ & (\i_rs1_addr[1]~input_o\ & ((\register[14].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux5~17_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[15].registers|out\(26),
	datad => \register[14].registers|out\(26),
	combout => \source1|Mux5~18_combout\);

-- Location: FF_X29_Y25_N27
\register[29].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(26));

-- Location: FF_X29_Y28_N17
\register[25].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(26));

-- Location: FF_X29_Y28_N11
\register[17].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(26));

-- Location: LCCOMB_X29_Y28_N16
\source1|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(26))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(26),
	datad => \register[17].registers|out\(26),
	combout => \source1|Mux5~2_combout\);

-- Location: FF_X29_Y25_N1
\register[21].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(26));

-- Location: LCCOMB_X29_Y25_N0
\source1|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~3_combout\ = (\source1|Mux5~2_combout\ & ((\register[29].registers|out\(26)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux5~2_combout\ & (((\register[21].registers|out\(26) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(26),
	datab => \source1|Mux5~2_combout\,
	datac => \register[21].registers|out\(26),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux5~3_combout\);

-- Location: FF_X25_Y24_N15
\register[28].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(26));

-- Location: FF_X25_Y24_N21
\register[20].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(26));

-- Location: FF_X26_Y24_N3
\register[24].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(26));

-- Location: FF_X26_Y24_N5
\register[16].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(26));

-- Location: LCCOMB_X26_Y24_N2
\source1|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(26))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(26),
	datad => \register[16].registers|out\(26),
	combout => \source1|Mux5~4_combout\);

-- Location: LCCOMB_X25_Y24_N20
\source1|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux5~4_combout\ & (\register[28].registers|out\(26))) # (!\source1|Mux5~4_combout\ & ((\register[20].registers|out\(26)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[28].registers|out\(26),
	datac => \register[20].registers|out\(26),
	datad => \source1|Mux5~4_combout\,
	combout => \source1|Mux5~5_combout\);

-- Location: LCCOMB_X26_Y20_N6
\source1|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~6_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\source1|Mux5~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux5~3_combout\,
	datad => \source1|Mux5~5_combout\,
	combout => \source1|Mux5~6_combout\);

-- Location: FF_X25_Y21_N27
\register[30].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(26));

-- Location: FF_X25_Y21_N17
\register[26].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(26));

-- Location: FF_X26_Y21_N7
\register[18].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(26));

-- Location: FF_X26_Y21_N29
\register[22].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(26));

-- Location: LCCOMB_X26_Y21_N28
\source1|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(26)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(26),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(26),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y21_N16
\source1|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~1_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux5~0_combout\ & (\register[30].registers|out\(26))) # (!\source1|Mux5~0_combout\ & ((\register[26].registers|out\(26)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(26),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(26),
	datad => \source1|Mux5~0_combout\,
	combout => \source1|Mux5~1_combout\);

-- Location: FF_X28_Y19_N27
\register[31].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(26));

-- Location: FF_X28_Y19_N9
\register[27].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(26));

-- Location: FF_X27_Y19_N3
\register[19].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(26));

-- Location: FF_X27_Y19_N9
\register[23].registers|out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~27_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(26));

-- Location: LCCOMB_X27_Y19_N8
\source1|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(26)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(26) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(26),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(26),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux5~7_combout\);

-- Location: LCCOMB_X28_Y19_N8
\source1|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux5~7_combout\ & (\register[31].registers|out\(26))) # (!\source1|Mux5~7_combout\ & ((\register[27].registers|out\(26)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(26),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(26),
	datad => \source1|Mux5~7_combout\,
	combout => \source1|Mux5~8_combout\);

-- Location: LCCOMB_X26_Y20_N16
\source1|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~9_combout\ = (\source1|Mux5~6_combout\ & (((\source1|Mux5~8_combout\)) # (!\i_rs1_addr[1]~input_o\))) # (!\source1|Mux5~6_combout\ & (\i_rs1_addr[1]~input_o\ & (\source1|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux5~6_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux5~1_combout\,
	datad => \source1|Mux5~8_combout\,
	combout => \source1|Mux5~9_combout\);

-- Location: LCCOMB_X26_Y20_N2
\source1|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux5~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux5~16_combout\ & (\source1|Mux5~18_combout\)) # (!\source1|Mux5~16_combout\ & ((\source1|Mux5~9_combout\))))) # (!\source1|Mux12~0_combout\ & (\source1|Mux5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux5~16_combout\,
	datac => \source1|Mux5~18_combout\,
	datad => \source1|Mux5~9_combout\,
	combout => \source1|Mux5~19_combout\);

-- Location: IOIBUF_X41_Y41_N15
\i_rd_data[27]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(27),
	o => \i_rd_data[27]~input_o\);

-- Location: LCCOMB_X32_Y24_N16
\register[2].registers|out~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~28_combout\ = (!\i_reset~input_o\ & \i_rd_data[27]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datad => \i_rd_data[27]~input_o\,
	combout => \register[2].registers|out~28_combout\);

-- Location: FF_X32_Y24_N7
\register[13].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(27));

-- Location: FF_X31_Y20_N7
\register[14].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(27));

-- Location: FF_X30_Y20_N25
\register[12].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(27));

-- Location: LCCOMB_X31_Y20_N6
\source1|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(27))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(27),
	datad => \register[12].registers|out\(27),
	combout => \source1|Mux4~17_combout\);

-- Location: FF_X32_Y24_N17
\register[15].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~28_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(27));

-- Location: LCCOMB_X32_Y24_N10
\source1|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux4~17_combout\ & ((\register[15].registers|out\(27)))) # (!\source1|Mux4~17_combout\ & (\register[13].registers|out\(27))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(27),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux4~17_combout\,
	datad => \register[15].registers|out\(27),
	combout => \source1|Mux4~18_combout\);

-- Location: FF_X31_Y23_N1
\register[11].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(27));

-- Location: FF_X31_Y23_N31
\register[10].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(27));

-- Location: FF_X31_Y25_N27
\register[8].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(27));

-- Location: FF_X31_Y25_N25
\register[9].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(27));

-- Location: LCCOMB_X31_Y25_N24
\source1|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~0_combout\ = (\i_rs1_addr[0]~input_o\ & (((\register[9].registers|out\(27)) # (\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(27) & ((!\i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[8].registers|out\(27),
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[9].registers|out\(27),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux4~0_combout\);

-- Location: LCCOMB_X31_Y23_N30
\source1|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux4~0_combout\ & (\register[11].registers|out\(27))) # (!\source1|Mux4~0_combout\ & ((\register[10].registers|out\(27)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[11].registers|out\(27),
	datac => \register[10].registers|out\(27),
	datad => \source1|Mux4~0_combout\,
	combout => \source1|Mux4~1_combout\);

-- Location: FF_X27_Y24_N23
\register[3].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(27));

-- Location: FF_X27_Y24_N13
\register[2].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(27));

-- Location: FF_X30_Y27_N13
\register[6].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(27));

-- Location: FF_X30_Y27_N7
\register[4].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(27));

-- Location: LCCOMB_X30_Y27_N12
\source1|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~12_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[6].registers|out\(27))) # (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[6].registers|out\(27),
	datad => \register[4].registers|out\(27),
	combout => \source1|Mux4~12_combout\);

-- Location: FF_X29_Y27_N23
\register[5].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(27));

-- Location: FF_X29_Y27_N1
\register[7].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(27));

-- Location: LCCOMB_X29_Y27_N22
\source1|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux4~12_combout\ & ((\register[7].registers|out\(27)))) # (!\source1|Mux4~12_combout\ & (\register[5].registers|out\(27))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux4~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux4~12_combout\,
	datac => \register[5].registers|out\(27),
	datad => \register[7].registers|out\(27),
	combout => \source1|Mux4~13_combout\);

-- Location: FF_X26_Y27_N27
\register[1].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(27));

-- Location: LCCOMB_X27_Y24_N16
\source1|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & (\source1|Mux4~13_combout\)) # (!\source1|Mux12~4_combout\ & ((\register[1].registers|out\(27)))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux4~13_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \register[1].registers|out\(27),
	combout => \source1|Mux4~14_combout\);

-- Location: LCCOMB_X27_Y24_N12
\source1|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux4~14_combout\ & (\register[3].registers|out\(27))) # (!\source1|Mux4~14_combout\ & ((\register[2].registers|out\(27)))))) # (!\source1|Mux12~2_combout\ & 
-- (((\source1|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \register[3].registers|out\(27),
	datac => \register[2].registers|out\(27),
	datad => \source1|Mux4~14_combout\,
	combout => \source1|Mux4~15_combout\);

-- Location: FF_X29_Y28_N15
\register[17].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(27));

-- Location: FF_X29_Y28_N13
\register[25].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(27));

-- Location: LCCOMB_X29_Y28_N12
\source1|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~2_combout\ = (\i_rs1_addr[2]~input_o\ & (((\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & ((\register[25].registers|out\(27)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[17].registers|out\(27),
	datac => \register[25].registers|out\(27),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux4~2_combout\);

-- Location: FF_X30_Y28_N11
\register[21].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(27));

-- Location: FF_X30_Y28_N29
\register[29].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(27));

-- Location: LCCOMB_X30_Y28_N10
\source1|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~3_combout\ = (\source1|Mux4~2_combout\ & (((\register[29].registers|out\(27))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux4~2_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[21].registers|out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux4~2_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(27),
	datad => \register[29].registers|out\(27),
	combout => \source1|Mux4~3_combout\);

-- Location: FF_X28_Y19_N15
\register[31].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(27));

-- Location: FF_X28_Y19_N13
\register[27].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(27));

-- Location: FF_X27_Y19_N7
\register[19].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(27));

-- Location: FF_X27_Y19_N13
\register[23].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(27));

-- Location: LCCOMB_X27_Y19_N12
\source1|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(27)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(27) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(27),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(27),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux4~9_combout\);

-- Location: LCCOMB_X28_Y19_N12
\source1|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux4~9_combout\ & (\register[31].registers|out\(27))) # (!\source1|Mux4~9_combout\ & ((\register[27].registers|out\(27)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[31].registers|out\(27),
	datac => \register[27].registers|out\(27),
	datad => \source1|Mux4~9_combout\,
	combout => \source1|Mux4~10_combout\);

-- Location: FF_X25_Y24_N19
\register[28].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(27));

-- Location: FF_X25_Y24_N1
\register[20].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(27));

-- Location: FF_X24_Y24_N9
\register[24].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(27));

-- Location: FF_X24_Y24_N3
\register[16].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(27));

-- Location: LCCOMB_X24_Y24_N8
\source1|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~6_combout\ = (\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\) # ((\register[24].registers|out\(27))))) # (!\i_rs1_addr[3]~input_o\ & (!\i_rs1_addr[2]~input_o\ & ((\register[16].registers|out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[24].registers|out\(27),
	datad => \register[16].registers|out\(27),
	combout => \source1|Mux4~6_combout\);

-- Location: LCCOMB_X25_Y24_N0
\source1|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux4~6_combout\ & (\register[28].registers|out\(27))) # (!\source1|Mux4~6_combout\ & ((\register[20].registers|out\(27)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \register[28].registers|out\(27),
	datac => \register[20].registers|out\(27),
	datad => \source1|Mux4~6_combout\,
	combout => \source1|Mux4~7_combout\);

-- Location: FF_X25_Y21_N23
\register[30].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(27));

-- Location: FF_X26_Y21_N27
\register[18].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(27));

-- Location: FF_X26_Y21_N1
\register[22].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(27));

-- Location: LCCOMB_X26_Y21_N0
\source1|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(27)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(27),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(27),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux4~4_combout\);

-- Location: FF_X25_Y21_N21
\register[26].registers|out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~28_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(27));

-- Location: LCCOMB_X25_Y21_N20
\source1|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~5_combout\ = (\source1|Mux4~4_combout\ & ((\register[30].registers|out\(27)) # ((!\i_rs1_addr[3]~input_o\)))) # (!\source1|Mux4~4_combout\ & (((\register[26].registers|out\(27) & \i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(27),
	datab => \source1|Mux4~4_combout\,
	datac => \register[26].registers|out\(27),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux4~5_combout\);

-- Location: LCCOMB_X32_Y24_N0
\source1|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~8_combout\ = (\i_rs1_addr[1]~input_o\ & (((\source1|Mux4~5_combout\) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux4~7_combout\ & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux4~7_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux4~5_combout\,
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux4~8_combout\);

-- Location: LCCOMB_X32_Y24_N18
\source1|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux4~8_combout\ & ((\source1|Mux4~10_combout\))) # (!\source1|Mux4~8_combout\ & (\source1|Mux4~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux4~3_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux4~10_combout\,
	datad => \source1|Mux4~8_combout\,
	combout => \source1|Mux4~11_combout\);

-- Location: LCCOMB_X32_Y24_N20
\source1|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & ((\source1|Mux12~0_combout\ & ((\source1|Mux4~11_combout\))) # (!\source1|Mux12~0_combout\ & (\source1|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux4~15_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux12~0_combout\,
	datad => \source1|Mux4~11_combout\,
	combout => \source1|Mux4~16_combout\);

-- Location: LCCOMB_X32_Y24_N12
\source1|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux4~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux4~16_combout\ & (\source1|Mux4~18_combout\)) # (!\source1|Mux4~16_combout\ & ((\source1|Mux4~1_combout\))))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux4~18_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux4~1_combout\,
	datad => \source1|Mux4~16_combout\,
	combout => \source1|Mux4~19_combout\);

-- Location: IOIBUF_X36_Y41_N8
\i_rd_data[28]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(28),
	o => \i_rd_data[28]~input_o\);

-- Location: LCCOMB_X29_Y21_N30
\register[2].registers|out~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~29_combout\ = (!\i_reset~input_o\ & \i_rd_data[28]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_reset~input_o\,
	datad => \i_rd_data[28]~input_o\,
	combout => \register[2].registers|out~29_combout\);

-- Location: FF_X29_Y21_N29
\register[14].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(28));

-- Location: FF_X29_Y21_N31
\register[15].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~29_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(28));

-- Location: FF_X30_Y22_N19
\register[13].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(28));

-- Location: FF_X30_Y20_N27
\register[12].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(28));

-- Location: LCCOMB_X30_Y22_N18
\source1|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~17_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[13].registers|out\(28))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[13].registers|out\(28),
	datad => \register[12].registers|out\(28),
	combout => \source1|Mux3~17_combout\);

-- Location: LCCOMB_X29_Y21_N24
\source1|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux3~17_combout\ & ((\register[15].registers|out\(28)))) # (!\source1|Mux3~17_combout\ & (\register[14].registers|out\(28))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[14].registers|out\(28),
	datac => \register[15].registers|out\(28),
	datad => \source1|Mux3~17_combout\,
	combout => \source1|Mux3~18_combout\);

-- Location: FF_X26_Y21_N31
\register[18].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(28));

-- Location: FF_X26_Y21_N21
\register[22].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(28));

-- Location: LCCOMB_X26_Y21_N20
\source1|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(28)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(28),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(28),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux3~0_combout\);

-- Location: FF_X25_Y21_N9
\register[26].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(28));

-- Location: FF_X25_Y21_N3
\register[30].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(28));

-- Location: LCCOMB_X25_Y21_N8
\source1|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~1_combout\ = (\source1|Mux3~0_combout\ & (((\register[30].registers|out\(28))) # (!\i_rs1_addr[3]~input_o\))) # (!\source1|Mux3~0_combout\ & (\i_rs1_addr[3]~input_o\ & (\register[26].registers|out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux3~0_combout\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(28),
	datad => \register[30].registers|out\(28),
	combout => \source1|Mux3~1_combout\);

-- Location: FF_X27_Y19_N27
\register[19].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(28));

-- Location: FF_X27_Y19_N17
\register[23].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(28));

-- Location: LCCOMB_X27_Y19_N16
\source1|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~7_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(28)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(28) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(28),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(28),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux3~7_combout\);

-- Location: FF_X28_Y19_N17
\register[27].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(28));

-- Location: FF_X28_Y19_N11
\register[31].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(28));

-- Location: LCCOMB_X28_Y19_N16
\source1|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux3~7_combout\ & ((\register[31].registers|out\(28)))) # (!\source1|Mux3~7_combout\ & (\register[27].registers|out\(28))))) # (!\i_rs1_addr[3]~input_o\ & (\source1|Mux3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \source1|Mux3~7_combout\,
	datac => \register[27].registers|out\(28),
	datad => \register[31].registers|out\(28),
	combout => \source1|Mux3~8_combout\);

-- Location: FF_X29_Y28_N25
\register[25].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(28));

-- Location: FF_X29_Y28_N3
\register[17].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(28));

-- Location: LCCOMB_X29_Y28_N24
\source1|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(28))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(28),
	datad => \register[17].registers|out\(28),
	combout => \source1|Mux3~2_combout\);

-- Location: FF_X30_Y28_N31
\register[21].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(28));

-- Location: FF_X30_Y28_N1
\register[29].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(28));

-- Location: LCCOMB_X30_Y28_N30
\source1|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~3_combout\ = (\source1|Mux3~2_combout\ & (((\register[29].registers|out\(28))) # (!\i_rs1_addr[2]~input_o\))) # (!\source1|Mux3~2_combout\ & (\i_rs1_addr[2]~input_o\ & (\register[21].registers|out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux3~2_combout\,
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(28),
	datad => \register[29].registers|out\(28),
	combout => \source1|Mux3~3_combout\);

-- Location: FF_X25_Y24_N23
\register[28].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(28));

-- Location: FF_X25_Y24_N13
\register[20].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(28));

-- Location: FF_X26_Y24_N23
\register[24].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(28));

-- Location: FF_X26_Y24_N9
\register[16].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(28));

-- Location: LCCOMB_X26_Y24_N22
\source1|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(28))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(28),
	datad => \register[16].registers|out\(28),
	combout => \source1|Mux3~4_combout\);

-- Location: LCCOMB_X25_Y24_N12
\source1|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~5_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux3~4_combout\ & (\register[28].registers|out\(28))) # (!\source1|Mux3~4_combout\ & ((\register[20].registers|out\(28)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(28),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(28),
	datad => \source1|Mux3~4_combout\,
	combout => \source1|Mux3~5_combout\);

-- Location: LCCOMB_X29_Y21_N6
\source1|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux3~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux3~3_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux3~5_combout\,
	combout => \source1|Mux3~6_combout\);

-- Location: LCCOMB_X29_Y21_N8
\source1|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux3~6_combout\ & ((\source1|Mux3~8_combout\))) # (!\source1|Mux3~6_combout\ & (\source1|Mux3~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \source1|Mux3~1_combout\,
	datac => \source1|Mux3~8_combout\,
	datad => \source1|Mux3~6_combout\,
	combout => \source1|Mux3~9_combout\);

-- Location: FF_X30_Y24_N9
\register[5].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(28));

-- Location: FF_X30_Y27_N27
\register[4].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(28));

-- Location: LCCOMB_X30_Y24_N8
\source1|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~12_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[5].registers|out\(28))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(28),
	datad => \register[4].registers|out\(28),
	combout => \source1|Mux3~12_combout\);

-- Location: FF_X28_Y24_N13
\register[7].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(28));

-- Location: FF_X30_Y27_N17
\register[6].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(28));

-- Location: LCCOMB_X30_Y27_N16
\source1|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~13_combout\ = (\source1|Mux3~12_combout\ & ((\register[7].registers|out\(28)) # ((!\i_rs1_addr[1]~input_o\)))) # (!\source1|Mux3~12_combout\ & (((\register[6].registers|out\(28) & \i_rs1_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux3~12_combout\,
	datab => \register[7].registers|out\(28),
	datac => \register[6].registers|out\(28),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux3~13_combout\);

-- Location: FF_X28_Y24_N27
\register[1].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(28));

-- Location: LCCOMB_X27_Y24_N14
\source1|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~14_combout\ = (\source1|Mux12~3_combout\ & ((\source1|Mux12~4_combout\ & (\source1|Mux3~13_combout\)) # (!\source1|Mux12~4_combout\ & ((\register[1].registers|out\(28)))))) # (!\source1|Mux12~3_combout\ & (((\source1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux3~13_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \register[1].registers|out\(28),
	combout => \source1|Mux3~14_combout\);

-- Location: FF_X27_Y24_N11
\register[2].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(28));

-- Location: FF_X27_Y24_N29
\register[3].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(28));

-- Location: LCCOMB_X27_Y24_N10
\source1|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux3~14_combout\ & ((\register[3].registers|out\(28)))) # (!\source1|Mux3~14_combout\ & (\register[2].registers|out\(28))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux3~14_combout\,
	datac => \register[2].registers|out\(28),
	datad => \register[3].registers|out\(28),
	combout => \source1|Mux3~15_combout\);

-- Location: FF_X30_Y25_N9
\register[11].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(28));

-- Location: FF_X31_Y25_N31
\register[8].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(28));

-- Location: FF_X30_Y25_N23
\register[10].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(28));

-- Location: LCCOMB_X30_Y25_N22
\source1|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~10_combout\ = (\i_rs1_addr[1]~input_o\ & (((\register[10].registers|out\(28)) # (\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & (\register[8].registers|out\(28) & ((!\i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(28),
	datac => \register[10].registers|out\(28),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux3~10_combout\);

-- Location: FF_X31_Y25_N29
\register[9].registers|out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~29_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(28));

-- Location: LCCOMB_X31_Y25_N28
\source1|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~11_combout\ = (\source1|Mux3~10_combout\ & ((\register[11].registers|out\(28)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux3~10_combout\ & (((\register[9].registers|out\(28) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[11].registers|out\(28),
	datab => \source1|Mux3~10_combout\,
	datac => \register[9].registers|out\(28),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux3~11_combout\);

-- Location: LCCOMB_X29_Y21_N2
\source1|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~16_combout\ = (\source1|Mux12~0_combout\ & (\source1|Mux12~1_combout\)) # (!\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\ & ((\source1|Mux3~11_combout\))) # (!\source1|Mux12~1_combout\ & (\source1|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux3~15_combout\,
	datad => \source1|Mux3~11_combout\,
	combout => \source1|Mux3~16_combout\);

-- Location: LCCOMB_X29_Y21_N10
\source1|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux3~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux3~16_combout\ & (\source1|Mux3~18_combout\)) # (!\source1|Mux3~16_combout\ & ((\source1|Mux3~9_combout\))))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux3~18_combout\,
	datac => \source1|Mux3~9_combout\,
	datad => \source1|Mux3~16_combout\,
	combout => \source1|Mux3~19_combout\);

-- Location: IOIBUF_X34_Y0_N8
\i_rd_data[29]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(29),
	o => \i_rd_data[29]~input_o\);

-- Location: LCCOMB_X28_Y21_N30
\register[2].registers|out~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~30_combout\ = (!\i_reset~input_o\ & \i_rd_data[29]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_reset~input_o\,
	datad => \i_rd_data[29]~input_o\,
	combout => \register[2].registers|out~30_combout\);

-- Location: FF_X25_Y21_N31
\register[30].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(29));

-- Location: FF_X25_Y21_N29
\register[26].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(29));

-- Location: FF_X26_Y21_N19
\register[18].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(29));

-- Location: FF_X26_Y21_N25
\register[22].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(29));

-- Location: LCCOMB_X26_Y21_N24
\source1|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(29)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[18].registers|out\(29),
	datac => \register[22].registers|out\(29),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux2~4_combout\);

-- Location: LCCOMB_X25_Y21_N28
\source1|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux2~4_combout\ & (\register[30].registers|out\(29))) # (!\source1|Mux2~4_combout\ & ((\register[26].registers|out\(29)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(29),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(29),
	datad => \source1|Mux2~4_combout\,
	combout => \source1|Mux2~5_combout\);

-- Location: FF_X25_Y24_N27
\register[28].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(29));

-- Location: FF_X25_Y24_N25
\register[20].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(29));

-- Location: FF_X26_Y24_N19
\register[24].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(29));

-- Location: FF_X26_Y24_N29
\register[16].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(29));

-- Location: LCCOMB_X26_Y24_N18
\source1|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~6_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(29))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(29),
	datad => \register[16].registers|out\(29),
	combout => \source1|Mux2~6_combout\);

-- Location: LCCOMB_X25_Y24_N24
\source1|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux2~6_combout\ & (\register[28].registers|out\(29))) # (!\source1|Mux2~6_combout\ & ((\register[20].registers|out\(29)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[28].registers|out\(29),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[20].registers|out\(29),
	datad => \source1|Mux2~6_combout\,
	combout => \source1|Mux2~7_combout\);

-- Location: LCCOMB_X28_Y21_N14
\source1|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~8_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\source1|Mux2~5_combout\)) # (!\i_rs1_addr[1]~input_o\ & ((\source1|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux2~5_combout\,
	datad => \source1|Mux2~7_combout\,
	combout => \source1|Mux2~8_combout\);

-- Location: FF_X28_Y19_N31
\register[31].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(29));

-- Location: FF_X28_Y19_N21
\register[27].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(29));

-- Location: FF_X27_Y19_N23
\register[19].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(29));

-- Location: FF_X27_Y19_N29
\register[23].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(29));

-- Location: LCCOMB_X27_Y19_N28
\source1|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(29)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(29) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(29),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(29),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux2~9_combout\);

-- Location: LCCOMB_X28_Y19_N20
\source1|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux2~9_combout\ & (\register[31].registers|out\(29))) # (!\source1|Mux2~9_combout\ & ((\register[27].registers|out\(29)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(29),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(29),
	datad => \source1|Mux2~9_combout\,
	combout => \source1|Mux2~10_combout\);

-- Location: FF_X30_Y28_N21
\register[29].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(29));

-- Location: FF_X30_Y28_N19
\register[21].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(29));

-- Location: FF_X29_Y28_N21
\register[25].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(29));

-- Location: FF_X29_Y28_N7
\register[17].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(29));

-- Location: LCCOMB_X29_Y28_N20
\source1|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(29))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(29),
	datad => \register[17].registers|out\(29),
	combout => \source1|Mux2~2_combout\);

-- Location: LCCOMB_X30_Y28_N18
\source1|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux2~2_combout\ & (\register[29].registers|out\(29))) # (!\source1|Mux2~2_combout\ & ((\register[21].registers|out\(29)))))) # (!\i_rs1_addr[2]~input_o\ & (((\source1|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(29),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[21].registers|out\(29),
	datad => \source1|Mux2~2_combout\,
	combout => \source1|Mux2~3_combout\);

-- Location: LCCOMB_X28_Y21_N0
\source1|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux2~8_combout\ & (\source1|Mux2~10_combout\)) # (!\source1|Mux2~8_combout\ & ((\source1|Mux2~3_combout\))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux2~8_combout\,
	datac => \source1|Mux2~10_combout\,
	datad => \source1|Mux2~3_combout\,
	combout => \source1|Mux2~11_combout\);

-- Location: FF_X28_Y24_N23
\register[1].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(29));

-- Location: FF_X30_Y27_N15
\register[4].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(29));

-- Location: FF_X30_Y27_N5
\register[6].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(29));

-- Location: LCCOMB_X30_Y27_N4
\source1|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~12_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[6].registers|out\(29)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[4].registers|out\(29),
	datac => \register[6].registers|out\(29),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux2~12_combout\);

-- Location: FF_X30_Y24_N11
\register[5].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(29));

-- Location: FF_X28_Y24_N25
\register[7].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(29));

-- Location: LCCOMB_X30_Y24_N10
\source1|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux2~12_combout\ & ((\register[7].registers|out\(29)))) # (!\source1|Mux2~12_combout\ & (\register[5].registers|out\(29))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux2~12_combout\,
	datac => \register[5].registers|out\(29),
	datad => \register[7].registers|out\(29),
	combout => \source1|Mux2~13_combout\);

-- Location: LCCOMB_X29_Y26_N14
\source1|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux2~13_combout\)) # (!\source1|Mux12~3_combout\))) # (!\source1|Mux12~4_combout\ & (\source1|Mux12~3_combout\ & (\register[1].registers|out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~4_combout\,
	datab => \source1|Mux12~3_combout\,
	datac => \register[1].registers|out\(29),
	datad => \source1|Mux2~13_combout\,
	combout => \source1|Mux2~14_combout\);

-- Location: FF_X29_Y26_N27
\register[2].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(29));

-- Location: FF_X29_Y26_N29
\register[3].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(29));

-- Location: LCCOMB_X29_Y26_N26
\source1|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux2~14_combout\ & ((\register[3].registers|out\(29)))) # (!\source1|Mux2~14_combout\ & (\register[2].registers|out\(29))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux2~14_combout\,
	datac => \register[2].registers|out\(29),
	datad => \register[3].registers|out\(29),
	combout => \source1|Mux2~15_combout\);

-- Location: LCCOMB_X28_Y21_N10
\source1|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~16_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux2~11_combout\) # ((\source1|Mux12~1_combout\)))) # (!\source1|Mux12~0_combout\ & (((\source1|Mux2~15_combout\ & !\source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux2~11_combout\,
	datac => \source1|Mux2~15_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux2~16_combout\);

-- Location: FF_X28_Y21_N29
\register[13].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(29));

-- Location: FF_X28_Y21_N31
\register[15].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~30_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(29));

-- Location: FF_X31_Y20_N9
\register[14].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(29));

-- Location: FF_X31_Y20_N19
\register[12].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(29));

-- Location: LCCOMB_X31_Y20_N8
\source1|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~17_combout\ = (\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\) # ((\register[14].registers|out\(29))))) # (!\i_rs1_addr[1]~input_o\ & (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[14].registers|out\(29),
	datad => \register[12].registers|out\(29),
	combout => \source1|Mux2~17_combout\);

-- Location: LCCOMB_X28_Y21_N24
\source1|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux2~17_combout\ & ((\register[15].registers|out\(29)))) # (!\source1|Mux2~17_combout\ & (\register[13].registers|out\(29))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[13].registers|out\(29),
	datac => \register[15].registers|out\(29),
	datad => \source1|Mux2~17_combout\,
	combout => \source1|Mux2~18_combout\);

-- Location: FF_X31_Y23_N5
\register[11].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(29));

-- Location: FF_X31_Y23_N11
\register[10].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(29));

-- Location: FF_X31_Y24_N23
\register[8].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(29));

-- Location: FF_X31_Y28_N17
\register[9].registers|out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~30_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(29));

-- Location: LCCOMB_X31_Y28_N16
\source1|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(29)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(29),
	datac => \register[9].registers|out\(29),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y23_N10
\source1|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~1_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux2~0_combout\ & (\register[11].registers|out\(29))) # (!\source1|Mux2~0_combout\ & ((\register[10].registers|out\(29)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[11].registers|out\(29),
	datac => \register[10].registers|out\(29),
	datad => \source1|Mux2~0_combout\,
	combout => \source1|Mux2~1_combout\);

-- Location: LCCOMB_X28_Y21_N2
\source1|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux2~19_combout\ = (\source1|Mux2~16_combout\ & ((\source1|Mux2~18_combout\) # ((!\source1|Mux12~1_combout\)))) # (!\source1|Mux2~16_combout\ & (((\source1|Mux2~1_combout\ & \source1|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux2~16_combout\,
	datab => \source1|Mux2~18_combout\,
	datac => \source1|Mux2~1_combout\,
	datad => \source1|Mux12~1_combout\,
	combout => \source1|Mux2~19_combout\);

-- Location: IOIBUF_X52_Y12_N1
\i_rd_data[30]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(30),
	o => \i_rd_data[30]~input_o\);

-- Location: LCCOMB_X27_Y20_N30
\register[2].registers|out~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~31_combout\ = (\i_rd_data[30]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rd_data[30]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~31_combout\);

-- Location: FF_X32_Y26_N21
\register[7].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(30));

-- Location: FF_X32_Y26_N19
\register[6].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(30));

-- Location: FF_X31_Y26_N11
\register[5].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(30));

-- Location: FF_X31_Y26_N29
\register[4].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(30));

-- Location: LCCOMB_X31_Y26_N10
\source1|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~12_combout\ = (\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\) # ((\register[5].registers|out\(30))))) # (!\i_rs1_addr[0]~input_o\ & (!\i_rs1_addr[1]~input_o\ & ((\register[4].registers|out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[5].registers|out\(30),
	datad => \register[4].registers|out\(30),
	combout => \source1|Mux1~12_combout\);

-- Location: LCCOMB_X32_Y26_N18
\source1|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~13_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux1~12_combout\ & (\register[7].registers|out\(30))) # (!\source1|Mux1~12_combout\ & ((\register[6].registers|out\(30)))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[7].registers|out\(30),
	datac => \register[6].registers|out\(30),
	datad => \source1|Mux1~12_combout\,
	combout => \source1|Mux1~13_combout\);

-- Location: FF_X28_Y22_N3
\register[1].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(30));

-- Location: LCCOMB_X27_Y24_N20
\source1|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~14_combout\ = (\source1|Mux12~4_combout\ & ((\source1|Mux1~13_combout\) # ((!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (((\register[1].registers|out\(30) & \source1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux1~13_combout\,
	datab => \source1|Mux12~4_combout\,
	datac => \register[1].registers|out\(30),
	datad => \source1|Mux12~3_combout\,
	combout => \source1|Mux1~14_combout\);

-- Location: FF_X27_Y24_N1
\register[2].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(30));

-- Location: FF_X27_Y24_N3
\register[3].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(30));

-- Location: LCCOMB_X27_Y24_N0
\source1|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux1~14_combout\ & ((\register[3].registers|out\(30)))) # (!\source1|Mux1~14_combout\ & (\register[2].registers|out\(30))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux1~14_combout\,
	datac => \register[2].registers|out\(30),
	datad => \register[3].registers|out\(30),
	combout => \source1|Mux1~15_combout\);

-- Location: FF_X31_Y24_N9
\register[10].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(30));

-- Location: FF_X31_Y24_N19
\register[8].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(30));

-- Location: LCCOMB_X31_Y24_N8
\source1|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~10_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(30))) # (!\i_rs1_addr[1]~input_o\ & ((\register[8].registers|out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(30),
	datad => \register[8].registers|out\(30),
	combout => \source1|Mux1~10_combout\);

-- Location: FF_X27_Y28_N11
\register[11].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(30));

-- Location: FF_X27_Y28_N25
\register[9].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(30));

-- Location: LCCOMB_X27_Y28_N24
\source1|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~11_combout\ = (\source1|Mux1~10_combout\ & ((\register[11].registers|out\(30)) # ((!\i_rs1_addr[0]~input_o\)))) # (!\source1|Mux1~10_combout\ & (((\register[9].registers|out\(30) & \i_rs1_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux1~10_combout\,
	datab => \register[11].registers|out\(30),
	datac => \register[9].registers|out\(30),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux1~11_combout\);

-- Location: LCCOMB_X27_Y20_N2
\source1|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~16_combout\ = (\source1|Mux12~1_combout\ & (((\source1|Mux1~11_combout\) # (\source1|Mux12~0_combout\)))) # (!\source1|Mux12~1_combout\ & (\source1|Mux1~15_combout\ & ((!\source1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux1~15_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux1~11_combout\,
	datad => \source1|Mux12~0_combout\,
	combout => \source1|Mux1~16_combout\);

-- Location: FF_X27_Y21_N15
\register[30].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(30));

-- Location: FF_X27_Y21_N29
\register[26].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(30));

-- Location: FF_X26_Y21_N23
\register[18].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(30));

-- Location: FF_X26_Y21_N13
\register[22].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(30));

-- Location: LCCOMB_X26_Y21_N12
\source1|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~0_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(30)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(30),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(30),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y21_N28
\source1|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~1_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux1~0_combout\ & (\register[30].registers|out\(30))) # (!\source1|Mux1~0_combout\ & ((\register[26].registers|out\(30)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[3]~input_o\,
	datab => \register[30].registers|out\(30),
	datac => \register[26].registers|out\(30),
	datad => \source1|Mux1~0_combout\,
	combout => \source1|Mux1~1_combout\);

-- Location: FF_X29_Y25_N31
\register[29].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(30));

-- Location: FF_X29_Y28_N9
\register[25].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(30));

-- Location: FF_X29_Y28_N19
\register[17].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(30));

-- Location: LCCOMB_X29_Y28_N8
\source1|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~2_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[25].registers|out\(30))) # (!\i_rs1_addr[3]~input_o\ & ((\register[17].registers|out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(30),
	datad => \register[17].registers|out\(30),
	combout => \source1|Mux1~2_combout\);

-- Location: FF_X29_Y25_N5
\register[21].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(30));

-- Location: LCCOMB_X29_Y25_N4
\source1|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~3_combout\ = (\source1|Mux1~2_combout\ & ((\register[29].registers|out\(30)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux1~2_combout\ & (((\register[21].registers|out\(30) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[29].registers|out\(30),
	datab => \source1|Mux1~2_combout\,
	datac => \register[21].registers|out\(30),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux1~3_combout\);

-- Location: FF_X26_Y24_N31
\register[24].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(30));

-- Location: FF_X26_Y24_N17
\register[16].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(30));

-- Location: LCCOMB_X26_Y24_N30
\source1|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~4_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(30))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(30),
	datad => \register[16].registers|out\(30),
	combout => \source1|Mux1~4_combout\);

-- Location: FF_X27_Y23_N15
\register[28].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(30));

-- Location: FF_X27_Y23_N13
\register[20].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(30));

-- Location: LCCOMB_X27_Y23_N12
\source1|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~5_combout\ = (\source1|Mux1~4_combout\ & ((\register[28].registers|out\(30)) # ((!\i_rs1_addr[2]~input_o\)))) # (!\source1|Mux1~4_combout\ & (((\register[20].registers|out\(30) & \i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux1~4_combout\,
	datab => \register[28].registers|out\(30),
	datac => \register[20].registers|out\(30),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux1~5_combout\);

-- Location: LCCOMB_X27_Y20_N14
\source1|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~6_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\source1|Mux1~3_combout\)) # (!\i_rs1_addr[0]~input_o\ & ((\source1|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux1~3_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux1~5_combout\,
	combout => \source1|Mux1~6_combout\);

-- Location: FF_X28_Y18_N7
\register[31].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(30));

-- Location: FF_X28_Y18_N21
\register[27].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(30));

-- Location: FF_X27_Y19_N11
\register[19].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(30));

-- Location: FF_X27_Y19_N1
\register[23].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(30));

-- Location: LCCOMB_X27_Y19_N0
\source1|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~7_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[23].registers|out\(30)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(30),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[23].registers|out\(30),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux1~7_combout\);

-- Location: LCCOMB_X28_Y18_N20
\source1|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~8_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux1~7_combout\ & (\register[31].registers|out\(30))) # (!\source1|Mux1~7_combout\ & ((\register[27].registers|out\(30)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(30),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(30),
	datad => \source1|Mux1~7_combout\,
	combout => \source1|Mux1~8_combout\);

-- Location: LCCOMB_X27_Y20_N8
\source1|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~9_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux1~6_combout\ & ((\source1|Mux1~8_combout\))) # (!\source1|Mux1~6_combout\ & (\source1|Mux1~1_combout\)))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux1~1_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \source1|Mux1~6_combout\,
	datad => \source1|Mux1~8_combout\,
	combout => \source1|Mux1~9_combout\);

-- Location: FF_X27_Y20_N29
\register[14].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(30));

-- Location: FF_X27_Y20_N31
\register[15].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~31_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(30));

-- Location: FF_X30_Y20_N29
\register[13].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(30));

-- Location: FF_X30_Y20_N23
\register[12].registers|out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~31_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(30));

-- Location: LCCOMB_X30_Y20_N28
\source1|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~17_combout\ = (\i_rs1_addr[1]~input_o\ & (\i_rs1_addr[0]~input_o\)) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & (\register[13].registers|out\(30))) # (!\i_rs1_addr[0]~input_o\ & ((\register[12].registers|out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \register[13].registers|out\(30),
	datad => \register[12].registers|out\(30),
	combout => \source1|Mux1~17_combout\);

-- Location: LCCOMB_X27_Y20_N0
\source1|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~18_combout\ = (\i_rs1_addr[1]~input_o\ & ((\source1|Mux1~17_combout\ & ((\register[15].registers|out\(30)))) # (!\source1|Mux1~17_combout\ & (\register[14].registers|out\(30))))) # (!\i_rs1_addr[1]~input_o\ & (((\source1|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(30),
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[15].registers|out\(30),
	datad => \source1|Mux1~17_combout\,
	combout => \source1|Mux1~18_combout\);

-- Location: LCCOMB_X27_Y20_N26
\source1|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux1~19_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux1~16_combout\ & ((\source1|Mux1~18_combout\))) # (!\source1|Mux1~16_combout\ & (\source1|Mux1~9_combout\)))) # (!\source1|Mux12~0_combout\ & (\source1|Mux1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux1~16_combout\,
	datac => \source1|Mux1~9_combout\,
	datad => \source1|Mux1~18_combout\,
	combout => \source1|Mux1~19_combout\);

-- Location: IOIBUF_X12_Y41_N8
\i_rd_data[31]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rd_data(31),
	o => \i_rd_data[31]~input_o\);

-- Location: LCCOMB_X24_Y23_N22
\register[2].registers|out~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \register[2].registers|out~32_combout\ = (\i_rd_data[31]~input_o\ & !\i_reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rd_data[31]~input_o\,
	datad => \i_reset~input_o\,
	combout => \register[2].registers|out~32_combout\);

-- Location: FF_X24_Y23_N23
\register[15].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	d => \register[2].registers|out~32_combout\,
	ena => \register[15].registers|out[25]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[15].registers|out\(31));

-- Location: FF_X24_Y23_N29
\register[13].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[13].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[13].registers|out\(31));

-- Location: FF_X25_Y23_N29
\register[14].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[14].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[14].registers|out\(31));

-- Location: FF_X25_Y23_N7
\register[12].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[12].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[12].registers|out\(31));

-- Location: LCCOMB_X25_Y23_N28
\source1|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~17_combout\ = (\i_rs1_addr[0]~input_o\ & (\i_rs1_addr[1]~input_o\)) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & (\register[14].registers|out\(31))) # (!\i_rs1_addr[1]~input_o\ & ((\register[12].registers|out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[14].registers|out\(31),
	datad => \register[12].registers|out\(31),
	combout => \source1|Mux0~17_combout\);

-- Location: LCCOMB_X24_Y23_N24
\source1|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~18_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux0~17_combout\ & (\register[15].registers|out\(31))) # (!\source1|Mux0~17_combout\ & ((\register[13].registers|out\(31)))))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(31),
	datab => \register[13].registers|out\(31),
	datac => \i_rs1_addr[0]~input_o\,
	datad => \source1|Mux0~17_combout\,
	combout => \source1|Mux0~18_combout\);

-- Location: FF_X27_Y25_N21
\register[8].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[8].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[8].registers|out\(31));

-- Location: FF_X27_Y25_N11
\register[9].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[9].registers|out[23]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[9].registers|out\(31));

-- Location: LCCOMB_X27_Y25_N10
\source1|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~0_combout\ = (\i_rs1_addr[1]~input_o\ & (((\i_rs1_addr[0]~input_o\)))) # (!\i_rs1_addr[1]~input_o\ & ((\i_rs1_addr[0]~input_o\ & ((\register[9].registers|out\(31)))) # (!\i_rs1_addr[0]~input_o\ & (\register[8].registers|out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[1]~input_o\,
	datab => \register[8].registers|out\(31),
	datac => \register[9].registers|out\(31),
	datad => \i_rs1_addr[0]~input_o\,
	combout => \source1|Mux0~0_combout\);

-- Location: FF_X28_Y25_N11
\register[10].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[10].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[10].registers|out\(31));

-- Location: FF_X28_Y25_N29
\register[11].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[11].registers|out[27]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[11].registers|out\(31));

-- Location: LCCOMB_X28_Y25_N10
\source1|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~1_combout\ = (\source1|Mux0~0_combout\ & (((\register[11].registers|out\(31))) # (!\i_rs1_addr[1]~input_o\))) # (!\source1|Mux0~0_combout\ & (\i_rs1_addr[1]~input_o\ & (\register[10].registers|out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux0~0_combout\,
	datab => \i_rs1_addr[1]~input_o\,
	datac => \register[10].registers|out\(31),
	datad => \register[11].registers|out\(31),
	combout => \source1|Mux0~1_combout\);

-- Location: FF_X29_Y28_N31
\register[17].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[17].registers|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[17].registers|out\(31));

-- Location: FF_X29_Y28_N5
\register[25].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[25].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[25].registers|out\(31));

-- Location: LCCOMB_X29_Y28_N4
\source1|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~2_combout\ = (\i_rs1_addr[3]~input_o\ & (((\register[25].registers|out\(31)) # (\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & (\register[17].registers|out\(31) & ((!\i_rs1_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[17].registers|out\(31),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[25].registers|out\(31),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux0~2_combout\);

-- Location: FF_X25_Y25_N1
\register[21].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[21].registers|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[21].registers|out\(31));

-- Location: FF_X25_Y25_N11
\register[29].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[29].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[29].registers|out\(31));

-- Location: LCCOMB_X25_Y25_N0
\source1|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~3_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux0~2_combout\ & ((\register[29].registers|out\(31)))) # (!\source1|Mux0~2_combout\ & (\register[21].registers|out\(31))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux0~2_combout\,
	datac => \register[21].registers|out\(31),
	datad => \register[29].registers|out\(31),
	combout => \source1|Mux0~3_combout\);

-- Location: FF_X26_Y24_N11
\register[24].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[24].registers|out[11]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[24].registers|out\(31));

-- Location: FF_X26_Y24_N21
\register[16].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[16].registers|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[16].registers|out\(31));

-- Location: LCCOMB_X26_Y24_N10
\source1|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~6_combout\ = (\i_rs1_addr[2]~input_o\ & (\i_rs1_addr[3]~input_o\)) # (!\i_rs1_addr[2]~input_o\ & ((\i_rs1_addr[3]~input_o\ & (\register[24].registers|out\(31))) # (!\i_rs1_addr[3]~input_o\ & ((\register[16].registers|out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[24].registers|out\(31),
	datad => \register[16].registers|out\(31),
	combout => \source1|Mux0~6_combout\);

-- Location: FF_X24_Y27_N13
\register[20].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[20].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[20].registers|out\(31));

-- Location: FF_X24_Y27_N7
\register[28].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[28].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[28].registers|out\(31));

-- Location: LCCOMB_X24_Y27_N12
\source1|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~7_combout\ = (\i_rs1_addr[2]~input_o\ & ((\source1|Mux0~6_combout\ & ((\register[28].registers|out\(31)))) # (!\source1|Mux0~6_combout\ & (\register[20].registers|out\(31))))) # (!\i_rs1_addr[2]~input_o\ & (\source1|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[2]~input_o\,
	datab => \source1|Mux0~6_combout\,
	datac => \register[20].registers|out\(31),
	datad => \register[28].registers|out\(31),
	combout => \source1|Mux0~7_combout\);

-- Location: FF_X25_Y21_N11
\register[30].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[30].registers|out[21]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[30].registers|out\(31));

-- Location: FF_X25_Y21_N1
\register[26].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[26].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[26].registers|out\(31));

-- Location: FF_X26_Y21_N11
\register[18].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[18].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[18].registers|out\(31));

-- Location: FF_X26_Y21_N17
\register[22].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[22].registers|out[29]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[22].registers|out\(31));

-- Location: LCCOMB_X26_Y21_N16
\source1|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~4_combout\ = (\i_rs1_addr[3]~input_o\ & (((\i_rs1_addr[2]~input_o\)))) # (!\i_rs1_addr[3]~input_o\ & ((\i_rs1_addr[2]~input_o\ & ((\register[22].registers|out\(31)))) # (!\i_rs1_addr[2]~input_o\ & (\register[18].registers|out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[18].registers|out\(31),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[22].registers|out\(31),
	datad => \i_rs1_addr[2]~input_o\,
	combout => \source1|Mux0~4_combout\);

-- Location: LCCOMB_X25_Y21_N0
\source1|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~5_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux0~4_combout\ & (\register[30].registers|out\(31))) # (!\source1|Mux0~4_combout\ & ((\register[26].registers|out\(31)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[30].registers|out\(31),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[26].registers|out\(31),
	datad => \source1|Mux0~4_combout\,
	combout => \source1|Mux0~5_combout\);

-- Location: LCCOMB_X24_Y23_N30
\source1|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~8_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\source1|Mux0~5_combout\))) # (!\i_rs1_addr[1]~input_o\ & (\source1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux0~7_combout\,
	datab => \source1|Mux0~5_combout\,
	datac => \i_rs1_addr[0]~input_o\,
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux0~8_combout\);

-- Location: FF_X27_Y31_N23
\register[31].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[31].registers|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[31].registers|out\(31));

-- Location: FF_X27_Y31_N5
\register[27].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[27].registers|out[26]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[27].registers|out\(31));

-- Location: FF_X27_Y19_N31
\register[19].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[19].registers|out[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[19].registers|out\(31));

-- Location: FF_X27_Y19_N21
\register[23].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[23].registers|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[23].registers|out\(31));

-- Location: LCCOMB_X27_Y19_N20
\source1|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~9_combout\ = (\i_rs1_addr[2]~input_o\ & (((\register[23].registers|out\(31)) # (\i_rs1_addr[3]~input_o\)))) # (!\i_rs1_addr[2]~input_o\ & (\register[19].registers|out\(31) & ((!\i_rs1_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[19].registers|out\(31),
	datab => \i_rs1_addr[2]~input_o\,
	datac => \register[23].registers|out\(31),
	datad => \i_rs1_addr[3]~input_o\,
	combout => \source1|Mux0~9_combout\);

-- Location: LCCOMB_X27_Y31_N4
\source1|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~10_combout\ = (\i_rs1_addr[3]~input_o\ & ((\source1|Mux0~9_combout\ & (\register[31].registers|out\(31))) # (!\source1|Mux0~9_combout\ & ((\register[27].registers|out\(31)))))) # (!\i_rs1_addr[3]~input_o\ & (((\source1|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[31].registers|out\(31),
	datab => \i_rs1_addr[3]~input_o\,
	datac => \register[27].registers|out\(31),
	datad => \source1|Mux0~9_combout\,
	combout => \source1|Mux0~10_combout\);

-- Location: LCCOMB_X24_Y23_N8
\source1|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~11_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux0~8_combout\ & ((\source1|Mux0~10_combout\))) # (!\source1|Mux0~8_combout\ & (\source1|Mux0~3_combout\)))) # (!\i_rs1_addr[0]~input_o\ & (((\source1|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux0~3_combout\,
	datab => \i_rs1_addr[0]~input_o\,
	datac => \source1|Mux0~8_combout\,
	datad => \source1|Mux0~10_combout\,
	combout => \source1|Mux0~11_combout\);

-- Location: FF_X30_Y26_N7
\register[1].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[1].registers|out[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[1].registers|out\(31));

-- Location: FF_X29_Y23_N15
\register[4].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[4].registers|out[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[4].registers|out\(31));

-- Location: FF_X29_Y23_N5
\register[6].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[6].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[6].registers|out\(31));

-- Location: LCCOMB_X29_Y23_N4
\source1|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~12_combout\ = (\i_rs1_addr[0]~input_o\ & (((\i_rs1_addr[1]~input_o\)))) # (!\i_rs1_addr[0]~input_o\ & ((\i_rs1_addr[1]~input_o\ & ((\register[6].registers|out\(31)))) # (!\i_rs1_addr[1]~input_o\ & (\register[4].registers|out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \register[4].registers|out\(31),
	datac => \register[6].registers|out\(31),
	datad => \i_rs1_addr[1]~input_o\,
	combout => \source1|Mux0~12_combout\);

-- Location: FF_X30_Y24_N5
\register[5].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[5].registers|out[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[5].registers|out\(31));

-- Location: FF_X30_Y26_N9
\register[7].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[7].registers|out[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[7].registers|out\(31));

-- Location: LCCOMB_X30_Y24_N4
\source1|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~13_combout\ = (\i_rs1_addr[0]~input_o\ & ((\source1|Mux0~12_combout\ & ((\register[7].registers|out\(31)))) # (!\source1|Mux0~12_combout\ & (\register[5].registers|out\(31))))) # (!\i_rs1_addr[0]~input_o\ & (\source1|Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs1_addr[0]~input_o\,
	datab => \source1|Mux0~12_combout\,
	datac => \register[5].registers|out\(31),
	datad => \register[7].registers|out\(31),
	combout => \source1|Mux0~13_combout\);

-- Location: LCCOMB_X29_Y26_N20
\source1|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~14_combout\ = (\source1|Mux12~4_combout\ & (((\source1|Mux0~13_combout\) # (!\source1|Mux12~3_combout\)))) # (!\source1|Mux12~4_combout\ & (\register[1].registers|out\(31) & ((\source1|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[1].registers|out\(31),
	datab => \source1|Mux0~13_combout\,
	datac => \source1|Mux12~4_combout\,
	datad => \source1|Mux12~3_combout\,
	combout => \source1|Mux0~14_combout\);

-- Location: FF_X29_Y26_N25
\register[2].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[2].registers|out[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[2].registers|out\(31));

-- Location: FF_X29_Y26_N11
\register[3].registers|out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputclkctrl_outclk\,
	asdata => \register[2].registers|out~32_combout\,
	sload => VCC,
	ena => \register[3].registers|out[19]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register[3].registers|out\(31));

-- Location: LCCOMB_X29_Y26_N24
\source1|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~15_combout\ = (\source1|Mux12~2_combout\ & ((\source1|Mux0~14_combout\ & ((\register[3].registers|out\(31)))) # (!\source1|Mux0~14_combout\ & (\register[2].registers|out\(31))))) # (!\source1|Mux12~2_combout\ & (\source1|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~2_combout\,
	datab => \source1|Mux0~14_combout\,
	datac => \register[2].registers|out\(31),
	datad => \register[3].registers|out\(31),
	combout => \source1|Mux0~15_combout\);

-- Location: LCCOMB_X24_Y23_N10
\source1|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~16_combout\ = (\source1|Mux12~0_combout\ & ((\source1|Mux12~1_combout\) # ((\source1|Mux0~11_combout\)))) # (!\source1|Mux12~0_combout\ & (!\source1|Mux12~1_combout\ & ((\source1|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux12~0_combout\,
	datab => \source1|Mux12~1_combout\,
	datac => \source1|Mux0~11_combout\,
	datad => \source1|Mux0~15_combout\,
	combout => \source1|Mux0~16_combout\);

-- Location: LCCOMB_X24_Y23_N2
\source1|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source1|Mux0~19_combout\ = (\source1|Mux12~1_combout\ & ((\source1|Mux0~16_combout\ & (\source1|Mux0~18_combout\)) # (!\source1|Mux0~16_combout\ & ((\source1|Mux0~1_combout\))))) # (!\source1|Mux12~1_combout\ & (((\source1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source1|Mux0~18_combout\,
	datab => \source1|Mux0~1_combout\,
	datac => \source1|Mux12~1_combout\,
	datad => \source1|Mux0~16_combout\,
	combout => \source1|Mux0~19_combout\);

-- Location: IOIBUF_X29_Y41_N1
\i_rs2_addr[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs2_addr(3),
	o => \i_rs2_addr[3]~input_o\);

-- Location: IOIBUF_X29_Y41_N8
\i_rs2_addr[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs2_addr(2),
	o => \i_rs2_addr[2]~input_o\);

-- Location: LCCOMB_X25_Y30_N18
\source2|Mux31~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(0))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(0),
	datad => \register[22].registers|out\(0),
	combout => \source2|Mux31~0_combout\);

-- Location: LCCOMB_X25_Y22_N18
\source2|Mux31~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux31~0_combout\ & ((\register[30].registers|out\(0)))) # (!\source2|Mux31~0_combout\ & (\register[26].registers|out\(0))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(0),
	datac => \register[30].registers|out\(0),
	datad => \source2|Mux31~0_combout\,
	combout => \source2|Mux31~1_combout\);

-- Location: LCCOMB_X27_Y30_N18
\source2|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(0))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(0),
	datad => \register[23].registers|out\(0),
	combout => \source2|Mux31~7_combout\);

-- Location: LCCOMB_X27_Y31_N10
\source2|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux31~7_combout\ & (\register[31].registers|out\(0))) # (!\source2|Mux31~7_combout\ & ((\register[27].registers|out\(0)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux31~7_combout\,
	datac => \register[31].registers|out\(0),
	datad => \register[27].registers|out\(0),
	combout => \source2|Mux31~8_combout\);

-- Location: IOIBUF_X31_Y41_N22
\i_rs2_addr[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs2_addr(1),
	o => \i_rs2_addr[1]~input_o\);

-- Location: IOIBUF_X52_Y30_N8
\i_rs2_addr[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs2_addr(0),
	o => \i_rs2_addr[0]~input_o\);

-- Location: LCCOMB_X26_Y28_N18
\source2|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[20].registers|out\(0)))) # (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(0),
	datad => \register[20].registers|out\(0),
	combout => \source2|Mux31~4_combout\);

-- Location: LCCOMB_X25_Y28_N16
\source2|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux31~4_combout\ & ((\register[28].registers|out\(0)))) # (!\source2|Mux31~4_combout\ & (\register[24].registers|out\(0))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(0),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[28].registers|out\(0),
	datad => \source2|Mux31~4_combout\,
	combout => \source2|Mux31~5_combout\);

-- Location: LCCOMB_X24_Y26_N10
\source2|Mux31~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~2_combout\ = (\i_rs2_addr[2]~input_o\ & (\i_rs2_addr[3]~input_o\)) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(0)))) # (!\i_rs2_addr[3]~input_o\ & (\register[17].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(0),
	datad => \register[25].registers|out\(0),
	combout => \source2|Mux31~2_combout\);

-- Location: LCCOMB_X25_Y26_N10
\source2|Mux31~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux31~2_combout\ & ((\register[29].registers|out\(0)))) # (!\source2|Mux31~2_combout\ & (\register[21].registers|out\(0))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(0),
	datac => \register[29].registers|out\(0),
	datad => \source2|Mux31~2_combout\,
	combout => \source2|Mux31~3_combout\);

-- Location: LCCOMB_X27_Y28_N12
\source2|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\source2|Mux31~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\source2|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux31~5_combout\,
	datad => \source2|Mux31~3_combout\,
	combout => \source2|Mux31~6_combout\);

-- Location: LCCOMB_X27_Y28_N6
\source2|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux31~6_combout\ & ((\source2|Mux31~8_combout\))) # (!\source2|Mux31~6_combout\ & (\source2|Mux31~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux31~1_combout\,
	datab => \source2|Mux31~8_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux31~6_combout\,
	combout => \source2|Mux31~9_combout\);

-- Location: IOIBUF_X52_Y27_N8
\i_rs2_addr[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rs2_addr(4),
	o => \i_rs2_addr[4]~input_o\);

-- Location: LCCOMB_X27_Y26_N8
\source2|Mux24~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~0_combout\ = (\i_rs2_addr[4]~input_o\) # ((\i_rs2_addr[2]~input_o\ & \i_rs2_addr[3]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_rs2_addr[2]~input_o\,
	datac => \i_rs2_addr[3]~input_o\,
	datad => \i_rs2_addr[4]~input_o\,
	combout => \source2|Mux24~0_combout\);

-- Location: LCCOMB_X31_Y29_N10
\source2|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(0)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(0),
	datad => \register[13].registers|out\(0),
	combout => \source2|Mux31~17_combout\);

-- Location: LCCOMB_X31_Y20_N16
\source2|Mux31~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~18_combout\ = (\source2|Mux31~17_combout\ & ((\register[15].registers|out\(0)) # ((!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux31~17_combout\ & (((\register[14].registers|out\(0) & \i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(0),
	datab => \source2|Mux31~17_combout\,
	datac => \register[14].registers|out\(0),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux31~18_combout\);

-- Location: LCCOMB_X28_Y28_N18
\source2|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~10_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[10].registers|out\(0))) # (!\i_rs2_addr[1]~input_o\ & ((\register[8].registers|out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[10].registers|out\(0),
	datac => \register[8].registers|out\(0),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux31~10_combout\);

-- Location: LCCOMB_X27_Y28_N2
\source2|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux31~10_combout\ & ((\register[11].registers|out\(0)))) # (!\source2|Mux31~10_combout\ & (\register[9].registers|out\(0))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[9].registers|out\(0),
	datac => \register[11].registers|out\(0),
	datad => \source2|Mux31~10_combout\,
	combout => \source2|Mux31~11_combout\);

-- Location: LCCOMB_X27_Y26_N10
\source2|Mux24~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~1_combout\ = (\i_rs2_addr[3]~input_o\ & !\i_rs2_addr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \i_rs2_addr[3]~input_o\,
	datad => \i_rs2_addr[4]~input_o\,
	combout => \source2|Mux24~1_combout\);

-- Location: LCCOMB_X29_Y30_N30
\source2|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~4_combout\ = (\i_rs2_addr[2]~input_o\) # ((\i_rs2_addr[0]~input_o\ & \i_rs2_addr[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux24~4_combout\);

-- Location: LCCOMB_X29_Y24_N26
\source2|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(0))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[5].registers|out\(0),
	datac => \register[4].registers|out\(0),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux31~12_combout\);

-- Location: LCCOMB_X29_Y22_N26
\source2|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux31~12_combout\ & (\register[7].registers|out\(0))) # (!\source2|Mux31~12_combout\ & ((\register[6].registers|out\(0)))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux31~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux31~12_combout\,
	datac => \register[7].registers|out\(0),
	datad => \register[6].registers|out\(0),
	combout => \source2|Mux31~13_combout\);

-- Location: LCCOMB_X29_Y30_N28
\source2|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~3_combout\ = (\i_rs2_addr[2]~input_o\) # ((!\i_rs2_addr[1]~input_o\ & \i_rs2_addr[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux24~3_combout\);

-- Location: LCCOMB_X28_Y22_N26
\source2|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~14_combout\ = (\source2|Mux24~4_combout\ & ((\source2|Mux31~13_combout\) # ((!\source2|Mux24~3_combout\)))) # (!\source2|Mux24~4_combout\ & (((\register[1].registers|out\(0) & \source2|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux31~13_combout\,
	datac => \register[1].registers|out\(0),
	datad => \source2|Mux24~3_combout\,
	combout => \source2|Mux31~14_combout\);

-- Location: LCCOMB_X27_Y26_N28
\source2|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~2_combout\ = (!\i_rs2_addr[2]~input_o\ & \i_rs2_addr[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \i_rs2_addr[2]~input_o\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux24~2_combout\);

-- Location: LCCOMB_X28_Y22_N8
\source2|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~15_combout\ = (\source2|Mux31~14_combout\ & (((\register[3].registers|out\(0)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux31~14_combout\ & (\register[2].registers|out\(0) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux31~14_combout\,
	datab => \register[2].registers|out\(0),
	datac => \register[3].registers|out\(0),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux31~15_combout\);

-- Location: LCCOMB_X27_Y28_N16
\source2|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~16_combout\ = (\source2|Mux24~0_combout\ & (((\source2|Mux24~1_combout\)))) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & (\source2|Mux31~11_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux31~11_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux31~15_combout\,
	combout => \source2|Mux31~16_combout\);

-- Location: LCCOMB_X27_Y28_N18
\source2|Mux31~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux31~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux31~16_combout\ & ((\source2|Mux31~18_combout\))) # (!\source2|Mux31~16_combout\ & (\source2|Mux31~9_combout\)))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux31~9_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux31~18_combout\,
	datad => \source2|Mux31~16_combout\,
	combout => \source2|Mux31~19_combout\);

-- Location: LCCOMB_X28_Y28_N14
\source2|Mux30~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~0_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(1)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[8].registers|out\(1) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[9].registers|out\(1),
	datac => \register[8].registers|out\(1),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux30~0_combout\);

-- Location: LCCOMB_X27_Y28_N22
\source2|Mux30~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~1_combout\ = (\source2|Mux30~0_combout\ & (((\register[11].registers|out\(1))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux30~0_combout\ & (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~0_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(1),
	datad => \register[10].registers|out\(1),
	combout => \source2|Mux30~1_combout\);

-- Location: LCCOMB_X29_Y30_N10
\source2|Mux30~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~17_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[14].registers|out\(1)))) # (!\i_rs2_addr[1]~input_o\ & (\register[12].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[12].registers|out\(1),
	datad => \register[14].registers|out\(1),
	combout => \source2|Mux30~17_combout\);

-- Location: LCCOMB_X30_Y22_N20
\source2|Mux30~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~18_combout\ = (\source2|Mux30~17_combout\ & ((\register[15].registers|out\(1)) # ((!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux30~17_combout\ & (((\register[13].registers|out\(1) & \i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~17_combout\,
	datab => \register[15].registers|out\(1),
	datac => \register[13].registers|out\(1),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux30~18_combout\);

-- Location: LCCOMB_X29_Y24_N6
\source2|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~12_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(1)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[4].registers|out\(1) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[6].registers|out\(1),
	datac => \register[4].registers|out\(1),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux30~12_combout\);

-- Location: LCCOMB_X28_Y24_N0
\source2|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~13_combout\ = (\source2|Mux30~12_combout\ & (((\register[7].registers|out\(1))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux30~12_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~12_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(1),
	datad => \register[5].registers|out\(1),
	combout => \source2|Mux30~13_combout\);

-- Location: LCCOMB_X28_Y22_N6
\source2|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux30~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(1),
	datad => \source2|Mux30~13_combout\,
	combout => \source2|Mux30~14_combout\);

-- Location: LCCOMB_X28_Y22_N20
\source2|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux30~14_combout\ & ((\register[3].registers|out\(1)))) # (!\source2|Mux30~14_combout\ & (\register[2].registers|out\(1))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(1),
	datab => \source2|Mux24~2_combout\,
	datac => \register[3].registers|out\(1),
	datad => \source2|Mux30~14_combout\,
	combout => \source2|Mux30~15_combout\);

-- Location: LCCOMB_X24_Y22_N10
\source2|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(1)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(1),
	datad => \register[22].registers|out\(1),
	combout => \source2|Mux30~4_combout\);

-- Location: LCCOMB_X25_Y22_N6
\source2|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux30~4_combout\ & (\register[30].registers|out\(1))) # (!\source2|Mux30~4_combout\ & ((\register[26].registers|out\(1)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux30~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux30~4_combout\,
	datac => \register[30].registers|out\(1),
	datad => \register[26].registers|out\(1),
	combout => \source2|Mux30~5_combout\);

-- Location: LCCOMB_X26_Y28_N2
\source2|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(1)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(1) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(1),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(1),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux30~6_combout\);

-- Location: LCCOMB_X25_Y28_N2
\source2|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~7_combout\ = (\source2|Mux30~6_combout\ & (((\register[28].registers|out\(1)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux30~6_combout\ & (\register[20].registers|out\(1) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~6_combout\,
	datab => \register[20].registers|out\(1),
	datac => \register[28].registers|out\(1),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux30~7_combout\);

-- Location: LCCOMB_X27_Y28_N28
\source2|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~8_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux30~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux30~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux30~5_combout\,
	datad => \source2|Mux30~7_combout\,
	combout => \source2|Mux30~8_combout\);

-- Location: LCCOMB_X27_Y30_N22
\source2|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(1))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(1),
	datad => \register[23].registers|out\(1),
	combout => \source2|Mux30~9_combout\);

-- Location: LCCOMB_X27_Y31_N14
\source2|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~10_combout\ = (\source2|Mux30~9_combout\ & (((\register[31].registers|out\(1)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux30~9_combout\ & (\register[27].registers|out\(1) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~9_combout\,
	datab => \register[27].registers|out\(1),
	datac => \register[31].registers|out\(1),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux30~10_combout\);

-- Location: LCCOMB_X24_Y26_N22
\source2|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(1)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(1) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(1),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(1),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux30~2_combout\);

-- Location: LCCOMB_X25_Y26_N22
\source2|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux30~2_combout\ & (\register[29].registers|out\(1))) # (!\source2|Mux30~2_combout\ & ((\register[21].registers|out\(1)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux30~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux30~2_combout\,
	datac => \register[29].registers|out\(1),
	datad => \register[21].registers|out\(1),
	combout => \source2|Mux30~3_combout\);

-- Location: LCCOMB_X27_Y28_N30
\source2|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux30~8_combout\ & (\source2|Mux30~10_combout\)) # (!\source2|Mux30~8_combout\ & ((\source2|Mux30~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux30~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux30~8_combout\,
	datac => \source2|Mux30~10_combout\,
	datad => \source2|Mux30~3_combout\,
	combout => \source2|Mux30~11_combout\);

-- Location: LCCOMB_X27_Y28_N0
\source2|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux30~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~15_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux30~11_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux30~16_combout\);

-- Location: LCCOMB_X27_Y28_N26
\source2|Mux30~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux30~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux30~16_combout\ & ((\source2|Mux30~18_combout\))) # (!\source2|Mux30~16_combout\ & (\source2|Mux30~1_combout\)))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux30~1_combout\,
	datab => \source2|Mux30~18_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux30~16_combout\,
	combout => \source2|Mux30~19_combout\);

-- Location: LCCOMB_X27_Y30_N26
\source2|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(2))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(2),
	datad => \register[23].registers|out\(2),
	combout => \source2|Mux29~7_combout\);

-- Location: LCCOMB_X26_Y30_N10
\source2|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux29~7_combout\ & (\register[31].registers|out\(2))) # (!\source2|Mux29~7_combout\ & ((\register[27].registers|out\(2)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux29~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux29~7_combout\,
	datac => \register[31].registers|out\(2),
	datad => \register[27].registers|out\(2),
	combout => \source2|Mux29~8_combout\);

-- Location: LCCOMB_X24_Y22_N22
\source2|Mux29~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~0_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(2)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(2),
	datad => \register[22].registers|out\(2),
	combout => \source2|Mux29~0_combout\);

-- Location: LCCOMB_X25_Y22_N10
\source2|Mux29~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux29~0_combout\ & (\register[30].registers|out\(2))) # (!\source2|Mux29~0_combout\ & ((\register[26].registers|out\(2)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux29~0_combout\,
	datac => \register[30].registers|out\(2),
	datad => \register[26].registers|out\(2),
	combout => \source2|Mux29~1_combout\);

-- Location: LCCOMB_X24_Y26_N18
\source2|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~2_combout\ = (\i_rs2_addr[2]~input_o\ & (\i_rs2_addr[3]~input_o\)) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(2)))) # (!\i_rs2_addr[3]~input_o\ & (\register[17].registers|out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(2),
	datad => \register[25].registers|out\(2),
	combout => \source2|Mux29~2_combout\);

-- Location: LCCOMB_X25_Y26_N2
\source2|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux29~2_combout\ & (\register[29].registers|out\(2))) # (!\source2|Mux29~2_combout\ & ((\register[21].registers|out\(2)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux29~2_combout\,
	datac => \register[29].registers|out\(2),
	datad => \register[21].registers|out\(2),
	combout => \source2|Mux29~3_combout\);

-- Location: LCCOMB_X26_Y28_N8
\source2|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(2)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(2) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(2),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(2),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux29~4_combout\);

-- Location: LCCOMB_X25_Y28_N20
\source2|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~5_combout\ = (\source2|Mux29~4_combout\ & (((\register[28].registers|out\(2)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux29~4_combout\ & (\register[20].registers|out\(2) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[20].registers|out\(2),
	datab => \source2|Mux29~4_combout\,
	datac => \register[28].registers|out\(2),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux29~5_combout\);

-- Location: LCCOMB_X26_Y30_N12
\source2|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux29~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux29~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux29~3_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux29~5_combout\,
	combout => \source2|Mux29~6_combout\);

-- Location: LCCOMB_X26_Y30_N22
\source2|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux29~6_combout\ & (\source2|Mux29~8_combout\)) # (!\source2|Mux29~6_combout\ & ((\source2|Mux29~1_combout\))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux29~8_combout\,
	datac => \source2|Mux29~1_combout\,
	datad => \source2|Mux29~6_combout\,
	combout => \source2|Mux29~9_combout\);

-- Location: LCCOMB_X29_Y24_N20
\source2|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(2))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[5].registers|out\(2),
	datac => \register[4].registers|out\(2),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux29~12_combout\);

-- Location: LCCOMB_X29_Y22_N16
\source2|Mux29~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux29~12_combout\ & ((\register[7].registers|out\(2)))) # (!\source2|Mux29~12_combout\ & (\register[6].registers|out\(2))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[6].registers|out\(2),
	datac => \register[7].registers|out\(2),
	datad => \source2|Mux29~12_combout\,
	combout => \source2|Mux29~13_combout\);

-- Location: LCCOMB_X28_Y22_N18
\source2|Mux29~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux29~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(2),
	datad => \source2|Mux29~13_combout\,
	combout => \source2|Mux29~14_combout\);

-- Location: LCCOMB_X28_Y22_N16
\source2|Mux29~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux29~14_combout\ & ((\register[3].registers|out\(2)))) # (!\source2|Mux29~14_combout\ & (\register[2].registers|out\(2))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \register[2].registers|out\(2),
	datac => \register[3].registers|out\(2),
	datad => \source2|Mux29~14_combout\,
	combout => \source2|Mux29~15_combout\);

-- Location: LCCOMB_X28_Y28_N2
\source2|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~10_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[10].registers|out\(2))) # (!\i_rs2_addr[1]~input_o\ & ((\register[8].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[10].registers|out\(2),
	datac => \register[8].registers|out\(2),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux29~10_combout\);

-- Location: LCCOMB_X27_Y26_N0
\source2|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~11_combout\ = (\source2|Mux29~10_combout\ & (((\register[11].registers|out\(2)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux29~10_combout\ & (\register[9].registers|out\(2) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux29~10_combout\,
	datab => \register[9].registers|out\(2),
	datac => \register[11].registers|out\(2),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux29~11_combout\);

-- Location: LCCOMB_X27_Y26_N22
\source2|Mux29~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\) # (\source2|Mux29~11_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux29~15_combout\ & (!\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux29~15_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux29~11_combout\,
	combout => \source2|Mux29~16_combout\);

-- Location: LCCOMB_X29_Y29_N2
\source2|Mux29~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~17_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(2))) # (!\i_rs2_addr[0]~input_o\ & ((\register[12].registers|out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[13].registers|out\(2),
	datac => \register[12].registers|out\(2),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux29~17_combout\);

-- Location: LCCOMB_X30_Y29_N0
\source2|Mux29~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~18_combout\ = (\source2|Mux29~17_combout\ & (((\register[15].registers|out\(2))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux29~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux29~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(2),
	datad => \register[15].registers|out\(2),
	combout => \source2|Mux29~18_combout\);

-- Location: LCCOMB_X26_Y30_N0
\source2|Mux29~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux29~19_combout\ = (\source2|Mux29~16_combout\ & (((\source2|Mux29~18_combout\) # (!\source2|Mux24~0_combout\)))) # (!\source2|Mux29~16_combout\ & (\source2|Mux29~9_combout\ & (\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux29~9_combout\,
	datab => \source2|Mux29~16_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux29~18_combout\,
	combout => \source2|Mux29~19_combout\);

-- Location: LCCOMB_X30_Y27_N28
\source2|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~12_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[6].registers|out\(3))) # (!\i_rs2_addr[1]~input_o\ & ((\register[4].registers|out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(3),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[4].registers|out\(3),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux28~12_combout\);

-- Location: LCCOMB_X28_Y24_N28
\source2|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~13_combout\ = (\source2|Mux28~12_combout\ & (((\register[7].registers|out\(3)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux28~12_combout\ & (\register[5].registers|out\(3) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(3),
	datab => \source2|Mux28~12_combout\,
	datac => \register[7].registers|out\(3),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux28~13_combout\);

-- Location: LCCOMB_X28_Y24_N18
\source2|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux28~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(3),
	datad => \source2|Mux28~13_combout\,
	combout => \source2|Mux28~14_combout\);

-- Location: LCCOMB_X30_Y23_N18
\source2|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux28~14_combout\ & (\register[3].registers|out\(3))) # (!\source2|Mux28~14_combout\ & ((\register[2].registers|out\(3)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux28~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux28~14_combout\,
	datac => \register[3].registers|out\(3),
	datad => \register[2].registers|out\(3),
	combout => \source2|Mux28~15_combout\);

-- Location: LCCOMB_X27_Y30_N6
\source2|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(3)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(3) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(3),
	datac => \register[19].registers|out\(3),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux28~9_combout\);

-- Location: LCCOMB_X26_Y30_N30
\source2|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~10_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux28~9_combout\ & (\register[31].registers|out\(3))) # (!\source2|Mux28~9_combout\ & ((\register[27].registers|out\(3)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux28~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux28~9_combout\,
	datac => \register[31].registers|out\(3),
	datad => \register[27].registers|out\(3),
	combout => \source2|Mux28~10_combout\);

-- Location: LCCOMB_X24_Y26_N6
\source2|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(3)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(3) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(3),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(3),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux28~2_combout\);

-- Location: LCCOMB_X25_Y26_N14
\source2|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux28~2_combout\ & (\register[29].registers|out\(3))) # (!\source2|Mux28~2_combout\ & ((\register[21].registers|out\(3)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux28~2_combout\,
	datac => \register[29].registers|out\(3),
	datad => \register[21].registers|out\(3),
	combout => \source2|Mux28~3_combout\);

-- Location: LCCOMB_X24_Y22_N18
\source2|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(3)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(3),
	datad => \register[22].registers|out\(3),
	combout => \source2|Mux28~4_combout\);

-- Location: LCCOMB_X25_Y22_N30
\source2|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux28~4_combout\ & (\register[30].registers|out\(3))) # (!\source2|Mux28~4_combout\ & ((\register[26].registers|out\(3)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux28~4_combout\,
	datac => \register[30].registers|out\(3),
	datad => \register[26].registers|out\(3),
	combout => \source2|Mux28~5_combout\);

-- Location: LCCOMB_X26_Y28_N22
\source2|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(3)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(3) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(3),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(3),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux28~6_combout\);

-- Location: LCCOMB_X25_Y28_N22
\source2|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux28~6_combout\ & ((\register[28].registers|out\(3)))) # (!\source2|Mux28~6_combout\ & (\register[20].registers|out\(3))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[20].registers|out\(3),
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[28].registers|out\(3),
	datad => \source2|Mux28~6_combout\,
	combout => \source2|Mux28~7_combout\);

-- Location: LCCOMB_X26_Y30_N26
\source2|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~8_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux28~5_combout\) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((!\i_rs2_addr[0]~input_o\ & \source2|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux28~5_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux28~7_combout\,
	combout => \source2|Mux28~8_combout\);

-- Location: LCCOMB_X26_Y30_N20
\source2|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux28~8_combout\ & (\source2|Mux28~10_combout\)) # (!\source2|Mux28~8_combout\ & ((\source2|Mux28~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux28~10_combout\,
	datab => \source2|Mux28~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux28~8_combout\,
	combout => \source2|Mux28~11_combout\);

-- Location: LCCOMB_X25_Y29_N10
\source2|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~16_combout\ = (\source2|Mux24~1_combout\ & (\source2|Mux24~0_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux28~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux28~15_combout\,
	datad => \source2|Mux28~11_combout\,
	combout => \source2|Mux28~16_combout\);

-- Location: LCCOMB_X29_Y30_N8
\source2|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~17_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(3))) # (!\i_rs2_addr[1]~input_o\ & ((\register[12].registers|out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(3),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(3),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux28~17_combout\);

-- Location: LCCOMB_X25_Y29_N2
\source2|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux28~17_combout\ & ((\register[15].registers|out\(3)))) # (!\source2|Mux28~17_combout\ & (\register[13].registers|out\(3))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux28~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux28~17_combout\,
	datac => \register[13].registers|out\(3),
	datad => \register[15].registers|out\(3),
	combout => \source2|Mux28~18_combout\);

-- Location: LCCOMB_X28_Y28_N30
\source2|Mux28~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~0_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(3)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[8].registers|out\(3) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[9].registers|out\(3),
	datac => \register[8].registers|out\(3),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux28~0_combout\);

-- Location: LCCOMB_X31_Y28_N26
\source2|Mux28~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux28~0_combout\ & ((\register[11].registers|out\(3)))) # (!\source2|Mux28~0_combout\ & (\register[10].registers|out\(3))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(3),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(3),
	datad => \source2|Mux28~0_combout\,
	combout => \source2|Mux28~1_combout\);

-- Location: LCCOMB_X25_Y29_N20
\source2|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux28~19_combout\ = (\source2|Mux28~16_combout\ & ((\source2|Mux28~18_combout\) # ((!\source2|Mux24~1_combout\)))) # (!\source2|Mux28~16_combout\ & (((\source2|Mux28~1_combout\ & \source2|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux28~16_combout\,
	datab => \source2|Mux28~18_combout\,
	datac => \source2|Mux28~1_combout\,
	datad => \source2|Mux24~1_combout\,
	combout => \source2|Mux28~19_combout\);

-- Location: LCCOMB_X31_Y29_N2
\source2|Mux27~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(4)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(4),
	datad => \register[13].registers|out\(4),
	combout => \source2|Mux27~17_combout\);

-- Location: LCCOMB_X30_Y29_N20
\source2|Mux27~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~18_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux27~17_combout\ & (\register[15].registers|out\(4))) # (!\source2|Mux27~17_combout\ & ((\register[14].registers|out\(4)))))) # (!\i_rs2_addr[1]~input_o\ & 
-- (((\source2|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(4),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(4),
	datad => \source2|Mux27~17_combout\,
	combout => \source2|Mux27~18_combout\);

-- Location: LCCOMB_X29_Y24_N12
\source2|Mux27~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(4))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(4),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(4),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux27~12_combout\);

-- Location: LCCOMB_X29_Y22_N14
\source2|Mux27~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux27~12_combout\ & (\register[7].registers|out\(4))) # (!\source2|Mux27~12_combout\ & ((\register[6].registers|out\(4)))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux27~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux27~12_combout\,
	datac => \register[7].registers|out\(4),
	datad => \register[6].registers|out\(4),
	combout => \source2|Mux27~13_combout\);

-- Location: LCCOMB_X28_Y22_N14
\source2|Mux27~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux27~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(4),
	datad => \source2|Mux27~13_combout\,
	combout => \source2|Mux27~14_combout\);

-- Location: LCCOMB_X28_Y22_N28
\source2|Mux27~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~15_combout\ = (\source2|Mux27~14_combout\ & (((\register[3].registers|out\(4)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux27~14_combout\ & (\register[2].registers|out\(4) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(4),
	datab => \source2|Mux27~14_combout\,
	datac => \register[3].registers|out\(4),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux27~15_combout\);

-- Location: LCCOMB_X28_Y28_N26
\source2|Mux27~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~10_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[10].registers|out\(4))) # (!\i_rs2_addr[1]~input_o\ & ((\register[8].registers|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[10].registers|out\(4),
	datac => \register[8].registers|out\(4),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux27~10_combout\);

-- Location: LCCOMB_X28_Y26_N8
\source2|Mux27~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~11_combout\ = (\source2|Mux27~10_combout\ & (((\register[11].registers|out\(4))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux27~10_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux27~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[11].registers|out\(4),
	datad => \register[9].registers|out\(4),
	combout => \source2|Mux27~11_combout\);

-- Location: LCCOMB_X28_Y26_N30
\source2|Mux27~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~16_combout\ = (\source2|Mux24~0_combout\ & (((\source2|Mux24~1_combout\)))) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & ((\source2|Mux27~11_combout\))) # (!\source2|Mux24~1_combout\ & (\source2|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux27~15_combout\,
	datac => \source2|Mux27~11_combout\,
	datad => \source2|Mux24~1_combout\,
	combout => \source2|Mux27~16_combout\);

-- Location: LCCOMB_X24_Y26_N2
\source2|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(4)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(4) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(4),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(4),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux27~2_combout\);

-- Location: LCCOMB_X25_Y26_N26
\source2|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux27~2_combout\ & ((\register[29].registers|out\(4)))) # (!\source2|Mux27~2_combout\ & (\register[21].registers|out\(4))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(4),
	datac => \register[29].registers|out\(4),
	datad => \source2|Mux27~2_combout\,
	combout => \source2|Mux27~3_combout\);

-- Location: LCCOMB_X24_Y28_N26
\source2|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~4_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(4))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(4),
	datac => \register[16].registers|out\(4),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux27~4_combout\);

-- Location: LCCOMB_X25_Y28_N18
\source2|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~5_combout\ = (\source2|Mux27~4_combout\ & (((\register[28].registers|out\(4))) # (!\i_rs2_addr[2]~input_o\))) # (!\source2|Mux27~4_combout\ & (\i_rs2_addr[2]~input_o\ & ((\register[20].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux27~4_combout\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[28].registers|out\(4),
	datad => \register[20].registers|out\(4),
	combout => \source2|Mux27~5_combout\);

-- Location: LCCOMB_X28_Y26_N10
\source2|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\source2|Mux27~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux27~3_combout\,
	datad => \source2|Mux27~5_combout\,
	combout => \source2|Mux27~6_combout\);

-- Location: LCCOMB_X27_Y30_N10
\source2|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(4))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(4),
	datad => \register[23].registers|out\(4),
	combout => \source2|Mux27~7_combout\);

-- Location: LCCOMB_X28_Y30_N18
\source2|Mux27~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~8_combout\ = (\source2|Mux27~7_combout\ & (((\register[31].registers|out\(4))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux27~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux27~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(4),
	datad => \register[27].registers|out\(4),
	combout => \source2|Mux27~8_combout\);

-- Location: LCCOMB_X24_Y22_N14
\source2|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~0_combout\ = (\i_rs2_addr[3]~input_o\ & (((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & (\register[22].registers|out\(4))) # (!\i_rs2_addr[2]~input_o\ & ((\register[18].registers|out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[22].registers|out\(4),
	datac => \register[18].registers|out\(4),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux27~0_combout\);

-- Location: LCCOMB_X25_Y22_N2
\source2|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux27~0_combout\ & ((\register[30].registers|out\(4)))) # (!\source2|Mux27~0_combout\ & (\register[26].registers|out\(4))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(4),
	datac => \register[30].registers|out\(4),
	datad => \source2|Mux27~0_combout\,
	combout => \source2|Mux27~1_combout\);

-- Location: LCCOMB_X28_Y26_N28
\source2|Mux27~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~9_combout\ = (\source2|Mux27~6_combout\ & (((\source2|Mux27~8_combout\)) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux27~6_combout\ & (\i_rs2_addr[1]~input_o\ & ((\source2|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux27~6_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux27~8_combout\,
	datad => \source2|Mux27~1_combout\,
	combout => \source2|Mux27~9_combout\);

-- Location: LCCOMB_X28_Y26_N16
\source2|Mux27~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux27~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux27~16_combout\ & (\source2|Mux27~18_combout\)) # (!\source2|Mux27~16_combout\ & ((\source2|Mux27~9_combout\))))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux27~18_combout\,
	datac => \source2|Mux27~16_combout\,
	datad => \source2|Mux27~9_combout\,
	combout => \source2|Mux27~19_combout\);

-- Location: LCCOMB_X29_Y30_N26
\source2|Mux26~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~17_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[14].registers|out\(5)))) # (!\i_rs2_addr[1]~input_o\ & (\register[12].registers|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[12].registers|out\(5),
	datad => \register[14].registers|out\(5),
	combout => \source2|Mux26~17_combout\);

-- Location: LCCOMB_X30_Y22_N10
\source2|Mux26~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux26~17_combout\ & (\register[15].registers|out\(5))) # (!\source2|Mux26~17_combout\ & ((\register[13].registers|out\(5)))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(5),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(5),
	datad => \source2|Mux26~17_combout\,
	combout => \source2|Mux26~18_combout\);

-- Location: LCCOMB_X29_Y24_N16
\source2|Mux26~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~12_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(5)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[4].registers|out\(5) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[6].registers|out\(5),
	datac => \register[4].registers|out\(5),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux26~12_combout\);

-- Location: LCCOMB_X28_Y24_N14
\source2|Mux26~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux26~12_combout\ & (\register[7].registers|out\(5))) # (!\source2|Mux26~12_combout\ & ((\register[5].registers|out\(5)))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux26~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux26~12_combout\,
	datac => \register[7].registers|out\(5),
	datad => \register[5].registers|out\(5),
	combout => \source2|Mux26~13_combout\);

-- Location: LCCOMB_X28_Y22_N10
\source2|Mux26~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux26~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(5),
	datad => \source2|Mux26~13_combout\,
	combout => \source2|Mux26~14_combout\);

-- Location: LCCOMB_X28_Y22_N0
\source2|Mux26~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~15_combout\ = (\source2|Mux26~14_combout\ & (((\register[3].registers|out\(5))) # (!\source2|Mux24~2_combout\))) # (!\source2|Mux26~14_combout\ & (\source2|Mux24~2_combout\ & ((\register[2].registers|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux26~14_combout\,
	datab => \source2|Mux24~2_combout\,
	datac => \register[3].registers|out\(5),
	datad => \register[2].registers|out\(5),
	combout => \source2|Mux26~15_combout\);

-- Location: LCCOMB_X27_Y30_N30
\source2|Mux26~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(5)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(5) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(5),
	datac => \register[19].registers|out\(5),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux26~9_combout\);

-- Location: LCCOMB_X28_Y30_N22
\source2|Mux26~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~10_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux26~9_combout\ & ((\register[31].registers|out\(5)))) # (!\source2|Mux26~9_combout\ & (\register[27].registers|out\(5))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[27].registers|out\(5),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(5),
	datad => \source2|Mux26~9_combout\,
	combout => \source2|Mux26~10_combout\);

-- Location: LCCOMB_X24_Y26_N14
\source2|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(5)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(5) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(5),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(5),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux26~2_combout\);

-- Location: LCCOMB_X25_Y26_N30
\source2|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux26~2_combout\ & ((\register[29].registers|out\(5)))) # (!\source2|Mux26~2_combout\ & (\register[21].registers|out\(5))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(5),
	datac => \register[29].registers|out\(5),
	datad => \source2|Mux26~2_combout\,
	combout => \source2|Mux26~3_combout\);

-- Location: LCCOMB_X24_Y22_N2
\source2|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(5)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(5),
	datad => \register[22].registers|out\(5),
	combout => \source2|Mux26~4_combout\);

-- Location: LCCOMB_X25_Y22_N22
\source2|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux26~4_combout\ & ((\register[30].registers|out\(5)))) # (!\source2|Mux26~4_combout\ & (\register[26].registers|out\(5))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(5),
	datac => \register[30].registers|out\(5),
	datad => \source2|Mux26~4_combout\,
	combout => \source2|Mux26~5_combout\);

-- Location: LCCOMB_X24_Y28_N6
\source2|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~6_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(5))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(5),
	datac => \register[16].registers|out\(5),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux26~6_combout\);

-- Location: LCCOMB_X25_Y28_N6
\source2|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~7_combout\ = (\source2|Mux26~6_combout\ & (((\register[28].registers|out\(5)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux26~6_combout\ & (\register[20].registers|out\(5) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux26~6_combout\,
	datab => \register[20].registers|out\(5),
	datac => \register[28].registers|out\(5),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux26~7_combout\);

-- Location: LCCOMB_X25_Y22_N28
\source2|Mux26~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~8_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux26~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux26~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux26~5_combout\,
	datad => \source2|Mux26~7_combout\,
	combout => \source2|Mux26~8_combout\);

-- Location: LCCOMB_X25_Y22_N14
\source2|Mux26~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux26~8_combout\ & (\source2|Mux26~10_combout\)) # (!\source2|Mux26~8_combout\ & ((\source2|Mux26~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux26~10_combout\,
	datab => \source2|Mux26~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux26~8_combout\,
	combout => \source2|Mux26~11_combout\);

-- Location: LCCOMB_X28_Y22_N4
\source2|Mux26~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~16_combout\ = (\source2|Mux24~0_combout\ & (((\source2|Mux24~1_combout\) # (\source2|Mux26~11_combout\)))) # (!\source2|Mux24~0_combout\ & (\source2|Mux26~15_combout\ & (!\source2|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux26~15_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux26~11_combout\,
	combout => \source2|Mux26~16_combout\);

-- Location: LCCOMB_X28_Y26_N2
\source2|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~0_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(5)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[8].registers|out\(5) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[9].registers|out\(5),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[8].registers|out\(5),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux26~0_combout\);

-- Location: LCCOMB_X28_Y26_N20
\source2|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux26~0_combout\ & ((\register[11].registers|out\(5)))) # (!\source2|Mux26~0_combout\ & (\register[10].registers|out\(5))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(5),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(5),
	datad => \source2|Mux26~0_combout\,
	combout => \source2|Mux26~1_combout\);

-- Location: LCCOMB_X28_Y26_N18
\source2|Mux26~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux26~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux26~16_combout\ & (\source2|Mux26~18_combout\)) # (!\source2|Mux26~16_combout\ & ((\source2|Mux26~1_combout\))))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux26~18_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux26~16_combout\,
	datad => \source2|Mux26~1_combout\,
	combout => \source2|Mux26~19_combout\);

-- Location: LCCOMB_X27_Y30_N2
\source2|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(6))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(6),
	datad => \register[23].registers|out\(6),
	combout => \source2|Mux25~7_combout\);

-- Location: LCCOMB_X28_Y30_N26
\source2|Mux25~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~8_combout\ = (\source2|Mux25~7_combout\ & (((\register[31].registers|out\(6)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux25~7_combout\ & (\register[27].registers|out\(6) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~7_combout\,
	datab => \register[27].registers|out\(6),
	datac => \register[31].registers|out\(6),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux25~8_combout\);

-- Location: LCCOMB_X24_Y22_N6
\source2|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~0_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(6)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(6),
	datad => \register[22].registers|out\(6),
	combout => \source2|Mux25~0_combout\);

-- Location: LCCOMB_X26_Y26_N10
\source2|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux25~0_combout\ & (\register[30].registers|out\(6))) # (!\source2|Mux25~0_combout\ & ((\register[26].registers|out\(6)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux25~0_combout\,
	datac => \register[30].registers|out\(6),
	datad => \register[26].registers|out\(6),
	combout => \source2|Mux25~1_combout\);

-- Location: LCCOMB_X24_Y26_N26
\source2|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(6)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(6) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(6),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(6),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux25~2_combout\);

-- Location: LCCOMB_X25_Y26_N18
\source2|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~3_combout\ = (\source2|Mux25~2_combout\ & (((\register[29].registers|out\(6))) # (!\i_rs2_addr[2]~input_o\))) # (!\source2|Mux25~2_combout\ & (\i_rs2_addr[2]~input_o\ & ((\register[21].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~2_combout\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[29].registers|out\(6),
	datad => \register[21].registers|out\(6),
	combout => \source2|Mux25~3_combout\);

-- Location: LCCOMB_X24_Y28_N2
\source2|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~4_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(6))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(6),
	datac => \register[16].registers|out\(6),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux25~4_combout\);

-- Location: LCCOMB_X25_Y28_N10
\source2|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~5_combout\ = (\source2|Mux25~4_combout\ & (((\register[28].registers|out\(6)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux25~4_combout\ & (\register[20].registers|out\(6) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~4_combout\,
	datab => \register[20].registers|out\(6),
	datac => \register[28].registers|out\(6),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux25~5_combout\);

-- Location: LCCOMB_X28_Y28_N8
\source2|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux25~3_combout\) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux25~5_combout\ & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~3_combout\,
	datab => \source2|Mux25~5_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux25~6_combout\);

-- Location: LCCOMB_X28_Y28_N10
\source2|Mux25~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~9_combout\ = (\source2|Mux25~6_combout\ & ((\source2|Mux25~8_combout\) # ((!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux25~6_combout\ & (((\source2|Mux25~1_combout\ & \i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~8_combout\,
	datab => \source2|Mux25~1_combout\,
	datac => \source2|Mux25~6_combout\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux25~9_combout\);

-- Location: LCCOMB_X29_Y29_N4
\source2|Mux25~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~17_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(6))) # (!\i_rs2_addr[0]~input_o\ & ((\register[12].registers|out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(6),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[12].registers|out\(6),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux25~17_combout\);

-- Location: LCCOMB_X30_Y29_N24
\source2|Mux25~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~18_combout\ = (\source2|Mux25~17_combout\ & (((\register[15].registers|out\(6))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux25~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(6),
	datad => \register[15].registers|out\(6),
	combout => \source2|Mux25~18_combout\);

-- Location: LCCOMB_X28_Y29_N20
\source2|Mux25~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(6)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(6) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[10].registers|out\(6),
	datac => \register[8].registers|out\(6),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux25~10_combout\);

-- Location: LCCOMB_X28_Y26_N14
\source2|Mux25~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~11_combout\ = (\source2|Mux25~10_combout\ & (((\register[11].registers|out\(6))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux25~10_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[11].registers|out\(6),
	datad => \register[9].registers|out\(6),
	combout => \source2|Mux25~11_combout\);

-- Location: LCCOMB_X28_Y27_N24
\source2|Mux25~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(6)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[4].registers|out\(6) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[5].registers|out\(6),
	datac => \register[4].registers|out\(6),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux25~12_combout\);

-- Location: LCCOMB_X28_Y24_N8
\source2|Mux25~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~13_combout\ = (\source2|Mux25~12_combout\ & (((\register[7].registers|out\(6)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux25~12_combout\ & (\register[6].registers|out\(6) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(6),
	datab => \source2|Mux25~12_combout\,
	datac => \register[7].registers|out\(6),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux25~13_combout\);

-- Location: LCCOMB_X28_Y22_N12
\source2|Mux25~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux25~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(6),
	datad => \source2|Mux25~13_combout\,
	combout => \source2|Mux25~14_combout\);

-- Location: LCCOMB_X29_Y26_N12
\source2|Mux25~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~15_combout\ = (\source2|Mux25~14_combout\ & (((\register[3].registers|out\(6))) # (!\source2|Mux24~2_combout\))) # (!\source2|Mux25~14_combout\ & (\source2|Mux24~2_combout\ & ((\register[2].registers|out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~14_combout\,
	datab => \source2|Mux24~2_combout\,
	datac => \register[3].registers|out\(6),
	datad => \register[2].registers|out\(6),
	combout => \source2|Mux25~15_combout\);

-- Location: LCCOMB_X30_Y29_N4
\source2|Mux25~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~16_combout\ = (\source2|Mux24~0_combout\ & (\source2|Mux24~1_combout\)) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & (\source2|Mux25~11_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux25~11_combout\,
	datad => \source2|Mux25~15_combout\,
	combout => \source2|Mux25~16_combout\);

-- Location: LCCOMB_X30_Y29_N6
\source2|Mux25~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux25~19_combout\ = (\source2|Mux25~16_combout\ & (((\source2|Mux25~18_combout\) # (!\source2|Mux24~0_combout\)))) # (!\source2|Mux25~16_combout\ & (\source2|Mux25~9_combout\ & ((\source2|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux25~9_combout\,
	datab => \source2|Mux25~18_combout\,
	datac => \source2|Mux25~16_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux25~19_combout\);

-- Location: LCCOMB_X28_Y27_N28
\source2|Mux24~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(7)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[4].registers|out\(7) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(7),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(7),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux24~17_combout\);

-- Location: LCCOMB_X27_Y27_N26
\source2|Mux24~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux24~17_combout\ & ((\register[7].registers|out\(7)))) # (!\source2|Mux24~17_combout\ & (\register[5].registers|out\(7))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[5].registers|out\(7),
	datac => \register[7].registers|out\(7),
	datad => \source2|Mux24~17_combout\,
	combout => \source2|Mux24~18_combout\);

-- Location: LCCOMB_X26_Y27_N8
\source2|Mux24~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~19_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux24~18_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(7)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux24~18_combout\,
	datac => \register[1].registers|out\(7),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux24~19_combout\);

-- Location: LCCOMB_X25_Y27_N26
\source2|Mux24~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~20_combout\ = (\source2|Mux24~19_combout\ & (((\register[3].registers|out\(7)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux24~19_combout\ & (\register[2].registers|out\(7) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(7),
	datab => \source2|Mux24~19_combout\,
	datac => \register[3].registers|out\(7),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux24~20_combout\);

-- Location: LCCOMB_X24_Y26_N30
\source2|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~7_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(7)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(7) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(7),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(7),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux24~7_combout\);

-- Location: LCCOMB_X24_Y29_N2
\source2|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~8_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux24~7_combout\ & ((\register[29].registers|out\(7)))) # (!\source2|Mux24~7_combout\ & (\register[21].registers|out\(7))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(7),
	datac => \register[29].registers|out\(7),
	datad => \source2|Mux24~7_combout\,
	combout => \source2|Mux24~8_combout\);

-- Location: LCCOMB_X24_Y28_N30
\source2|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~11_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(7))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(7),
	datac => \register[16].registers|out\(7),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux24~11_combout\);

-- Location: LCCOMB_X25_Y28_N30
\source2|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~12_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux24~11_combout\ & ((\register[28].registers|out\(7)))) # (!\source2|Mux24~11_combout\ & (\register[20].registers|out\(7))))) # (!\i_rs2_addr[2]~input_o\ & 
-- (((\source2|Mux24~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[20].registers|out\(7),
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[28].registers|out\(7),
	datad => \source2|Mux24~11_combout\,
	combout => \source2|Mux24~12_combout\);

-- Location: LCCOMB_X24_Y22_N26
\source2|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~9_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(7)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(7),
	datad => \register[22].registers|out\(7),
	combout => \source2|Mux24~9_combout\);

-- Location: LCCOMB_X26_Y26_N22
\source2|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~10_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux24~9_combout\ & (\register[30].registers|out\(7))) # (!\source2|Mux24~9_combout\ & ((\register[26].registers|out\(7)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux24~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux24~9_combout\,
	datac => \register[30].registers|out\(7),
	datad => \register[26].registers|out\(7),
	combout => \source2|Mux24~10_combout\);

-- Location: LCCOMB_X27_Y29_N8
\source2|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~13_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\source2|Mux24~10_combout\))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~12_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux24~10_combout\,
	combout => \source2|Mux24~13_combout\);

-- Location: LCCOMB_X27_Y30_N14
\source2|Mux24~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~14_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(7))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(7),
	datad => \register[23].registers|out\(7),
	combout => \source2|Mux24~14_combout\);

-- Location: LCCOMB_X28_Y30_N14
\source2|Mux24~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~15_combout\ = (\source2|Mux24~14_combout\ & (((\register[31].registers|out\(7))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux24~14_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~14_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(7),
	datad => \register[27].registers|out\(7),
	combout => \source2|Mux24~15_combout\);

-- Location: LCCOMB_X27_Y29_N18
\source2|Mux24~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~16_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux24~13_combout\ & ((\source2|Mux24~15_combout\))) # (!\source2|Mux24~13_combout\ & (\source2|Mux24~8_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux24~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~8_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux24~13_combout\,
	datad => \source2|Mux24~15_combout\,
	combout => \source2|Mux24~16_combout\);

-- Location: LCCOMB_X27_Y29_N20
\source2|Mux24~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~21_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\) # ((\source2|Mux24~16_combout\)))) # (!\source2|Mux24~0_combout\ & (!\source2|Mux24~1_combout\ & (\source2|Mux24~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux24~20_combout\,
	datad => \source2|Mux24~16_combout\,
	combout => \source2|Mux24~21_combout\);

-- Location: LCCOMB_X31_Y25_N22
\source2|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~5_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(7))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[9].registers|out\(7),
	datac => \register[8].registers|out\(7),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux24~5_combout\);

-- Location: LCCOMB_X28_Y25_N4
\source2|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~6_combout\ = (\source2|Mux24~5_combout\ & (((\register[11].registers|out\(7)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux24~5_combout\ & (\register[10].registers|out\(7) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(7),
	datab => \source2|Mux24~5_combout\,
	datac => \register[11].registers|out\(7),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux24~6_combout\);

-- Location: LCCOMB_X29_Y29_N22
\source2|Mux24~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~22_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[14].registers|out\(7)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[12].registers|out\(7) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(7),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[12].registers|out\(7),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux24~22_combout\);

-- Location: LCCOMB_X29_Y29_N28
\source2|Mux24~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~23_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux24~22_combout\ & (\register[15].registers|out\(7))) # (!\source2|Mux24~22_combout\ & ((\register[13].registers|out\(7)))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(7),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(7),
	datad => \source2|Mux24~22_combout\,
	combout => \source2|Mux24~23_combout\);

-- Location: LCCOMB_X27_Y29_N6
\source2|Mux24~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux24~24_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux24~21_combout\ & ((\source2|Mux24~23_combout\))) # (!\source2|Mux24~21_combout\ & (\source2|Mux24~6_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux24~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux24~21_combout\,
	datac => \source2|Mux24~6_combout\,
	datad => \source2|Mux24~23_combout\,
	combout => \source2|Mux24~24_combout\);

-- Location: LCCOMB_X26_Y22_N26
\source2|Mux23~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(8))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(8),
	datad => \register[22].registers|out\(8),
	combout => \source2|Mux23~0_combout\);

-- Location: LCCOMB_X25_Y21_N18
\source2|Mux23~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~1_combout\ = (\source2|Mux23~0_combout\ & (((\register[30].registers|out\(8)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux23~0_combout\ & (\register[26].registers|out\(8) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux23~0_combout\,
	datab => \register[26].registers|out\(8),
	datac => \register[30].registers|out\(8),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux23~1_combout\);

-- Location: LCCOMB_X28_Y31_N2
\source2|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(8))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(8),
	datad => \register[23].registers|out\(8),
	combout => \source2|Mux23~7_combout\);

-- Location: LCCOMB_X28_Y30_N10
\source2|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~8_combout\ = (\source2|Mux23~7_combout\ & (((\register[31].registers|out\(8))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux23~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux23~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(8),
	datad => \register[27].registers|out\(8),
	combout => \source2|Mux23~8_combout\);

-- Location: LCCOMB_X24_Y25_N2
\source2|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(8)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(8) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(8),
	datac => \register[17].registers|out\(8),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux23~2_combout\);

-- Location: LCCOMB_X24_Y29_N26
\source2|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux23~2_combout\ & (\register[29].registers|out\(8))) # (!\source2|Mux23~2_combout\ & ((\register[21].registers|out\(8)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux23~2_combout\,
	datac => \register[29].registers|out\(8),
	datad => \register[21].registers|out\(8),
	combout => \source2|Mux23~3_combout\);

-- Location: LCCOMB_X24_Y28_N18
\source2|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~4_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(8))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(8),
	datac => \register[16].registers|out\(8),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux23~4_combout\);

-- Location: LCCOMB_X24_Y27_N26
\source2|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~5_combout\ = (\source2|Mux23~4_combout\ & (((\register[28].registers|out\(8)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux23~4_combout\ & (\register[20].registers|out\(8) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux23~4_combout\,
	datab => \register[20].registers|out\(8),
	datac => \register[28].registers|out\(8),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux23~5_combout\);

-- Location: LCCOMB_X27_Y29_N16
\source2|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~6_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux23~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux23~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux23~3_combout\,
	datad => \source2|Mux23~5_combout\,
	combout => \source2|Mux23~6_combout\);

-- Location: LCCOMB_X27_Y29_N2
\source2|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux23~6_combout\ & ((\source2|Mux23~8_combout\))) # (!\source2|Mux23~6_combout\ & (\source2|Mux23~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux23~1_combout\,
	datac => \source2|Mux23~8_combout\,
	datad => \source2|Mux23~6_combout\,
	combout => \source2|Mux23~9_combout\);

-- Location: LCCOMB_X28_Y27_N8
\source2|Mux23~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\register[5].registers|out\(8))))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(8),
	datad => \register[5].registers|out\(8),
	combout => \source2|Mux23~12_combout\);

-- Location: LCCOMB_X28_Y24_N20
\source2|Mux23~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~13_combout\ = (\source2|Mux23~12_combout\ & (((\register[7].registers|out\(8)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux23~12_combout\ & (\register[6].registers|out\(8) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(8),
	datab => \source2|Mux23~12_combout\,
	datac => \register[7].registers|out\(8),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux23~13_combout\);

-- Location: LCCOMB_X28_Y24_N10
\source2|Mux23~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux23~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(8),
	datad => \source2|Mux23~13_combout\,
	combout => \source2|Mux23~14_combout\);

-- Location: LCCOMB_X25_Y27_N22
\source2|Mux23~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~15_combout\ = (\source2|Mux23~14_combout\ & (((\register[3].registers|out\(8)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux23~14_combout\ & (\register[2].registers|out\(8) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux23~14_combout\,
	datab => \register[2].registers|out\(8),
	datac => \register[3].registers|out\(8),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux23~15_combout\);

-- Location: LCCOMB_X28_Y29_N12
\source2|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(8)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(8) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(8),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(8),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux23~10_combout\);

-- Location: LCCOMB_X27_Y26_N2
\source2|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~11_combout\ = (\source2|Mux23~10_combout\ & (((\register[11].registers|out\(8)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux23~10_combout\ & (\register[9].registers|out\(8) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[9].registers|out\(8),
	datab => \source2|Mux23~10_combout\,
	datac => \register[11].registers|out\(8),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux23~11_combout\);

-- Location: LCCOMB_X27_Y29_N4
\source2|Mux23~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux23~11_combout\) # (\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux23~15_combout\ & ((!\source2|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux23~15_combout\,
	datac => \source2|Mux23~11_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux23~16_combout\);

-- Location: LCCOMB_X31_Y29_N18
\source2|Mux23~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(8)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(8),
	datad => \register[13].registers|out\(8),
	combout => \source2|Mux23~17_combout\);

-- Location: LCCOMB_X30_Y29_N22
\source2|Mux23~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~18_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux23~17_combout\ & (\register[15].registers|out\(8))) # (!\source2|Mux23~17_combout\ & ((\register[14].registers|out\(8)))))) # (!\i_rs2_addr[1]~input_o\ & 
-- (((\source2|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(8),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(8),
	datad => \source2|Mux23~17_combout\,
	combout => \source2|Mux23~18_combout\);

-- Location: LCCOMB_X27_Y29_N14
\source2|Mux23~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux23~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux23~16_combout\ & ((\source2|Mux23~18_combout\))) # (!\source2|Mux23~16_combout\ & (\source2|Mux23~9_combout\)))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux23~9_combout\,
	datac => \source2|Mux23~16_combout\,
	datad => \source2|Mux23~18_combout\,
	combout => \source2|Mux23~19_combout\);

-- Location: LCCOMB_X28_Y29_N30
\source2|Mux22~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~0_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(9)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[8].registers|out\(9) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[9].registers|out\(9),
	datac => \register[8].registers|out\(9),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux22~0_combout\);

-- Location: LCCOMB_X28_Y25_N8
\source2|Mux22~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~1_combout\ = (\source2|Mux22~0_combout\ & (((\register[11].registers|out\(9)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux22~0_combout\ & (\register[10].registers|out\(9) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(9),
	datab => \source2|Mux22~0_combout\,
	datac => \register[11].registers|out\(9),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux22~1_combout\);

-- Location: LCCOMB_X28_Y27_N14
\source2|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~12_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[6].registers|out\(9))) # (!\i_rs2_addr[1]~input_o\ & ((\register[4].registers|out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[6].registers|out\(9),
	datac => \register[4].registers|out\(9),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux22~12_combout\);

-- Location: LCCOMB_X27_Y27_N0
\source2|Mux22~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux22~12_combout\ & ((\register[7].registers|out\(9)))) # (!\source2|Mux22~12_combout\ & (\register[5].registers|out\(9))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(9),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(9),
	datad => \source2|Mux22~12_combout\,
	combout => \source2|Mux22~13_combout\);

-- Location: LCCOMB_X26_Y27_N2
\source2|Mux22~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux22~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(9)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux22~13_combout\,
	datac => \register[1].registers|out\(9),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux22~14_combout\);

-- Location: LCCOMB_X25_Y27_N2
\source2|Mux22~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~15_combout\ = (\source2|Mux22~14_combout\ & (((\register[3].registers|out\(9)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux22~14_combout\ & (\register[2].registers|out\(9) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux22~14_combout\,
	datab => \register[2].registers|out\(9),
	datac => \register[3].registers|out\(9),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux22~15_combout\);

-- Location: LCCOMB_X24_Y25_N14
\source2|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(9)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(9) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(9),
	datac => \register[17].registers|out\(9),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux22~2_combout\);

-- Location: LCCOMB_X24_Y29_N14
\source2|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux22~2_combout\ & ((\register[29].registers|out\(9)))) # (!\source2|Mux22~2_combout\ & (\register[21].registers|out\(9))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(9),
	datac => \register[29].registers|out\(9),
	datad => \source2|Mux22~2_combout\,
	combout => \source2|Mux22~3_combout\);

-- Location: LCCOMB_X26_Y22_N30
\source2|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(9))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(9),
	datad => \register[22].registers|out\(9),
	combout => \source2|Mux22~4_combout\);

-- Location: LCCOMB_X25_Y21_N14
\source2|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~5_combout\ = (\source2|Mux22~4_combout\ & (((\register[30].registers|out\(9)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux22~4_combout\ & (\register[26].registers|out\(9) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[26].registers|out\(9),
	datab => \source2|Mux22~4_combout\,
	datac => \register[30].registers|out\(9),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux22~5_combout\);

-- Location: LCCOMB_X24_Y28_N22
\source2|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~6_combout\ = (\i_rs2_addr[2]~input_o\ & (\i_rs2_addr[3]~input_o\)) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(9)))) # (!\i_rs2_addr[3]~input_o\ & (\register[16].registers|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(9),
	datad => \register[24].registers|out\(9),
	combout => \source2|Mux22~6_combout\);

-- Location: LCCOMB_X24_Y27_N22
\source2|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~7_combout\ = (\source2|Mux22~6_combout\ & (((\register[28].registers|out\(9)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux22~6_combout\ & (\register[20].registers|out\(9) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux22~6_combout\,
	datab => \register[20].registers|out\(9),
	datac => \register[28].registers|out\(9),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux22~7_combout\);

-- Location: LCCOMB_X25_Y29_N14
\source2|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux22~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux22~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux22~5_combout\,
	datac => \source2|Mux22~7_combout\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux22~8_combout\);

-- Location: LCCOMB_X28_Y31_N30
\source2|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(9))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(9),
	datad => \register[23].registers|out\(9),
	combout => \source2|Mux22~9_combout\);

-- Location: LCCOMB_X28_Y30_N30
\source2|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~10_combout\ = (\source2|Mux22~9_combout\ & (((\register[31].registers|out\(9)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux22~9_combout\ & (\register[27].registers|out\(9) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux22~9_combout\,
	datab => \register[27].registers|out\(9),
	datac => \register[31].registers|out\(9),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux22~10_combout\);

-- Location: LCCOMB_X25_Y29_N16
\source2|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~11_combout\ = (\source2|Mux22~8_combout\ & (((\source2|Mux22~10_combout\) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux22~8_combout\ & (\source2|Mux22~3_combout\ & (\i_rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux22~3_combout\,
	datab => \source2|Mux22~8_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux22~10_combout\,
	combout => \source2|Mux22~11_combout\);

-- Location: LCCOMB_X25_Y29_N26
\source2|Mux22~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~16_combout\ = (\source2|Mux24~1_combout\ & (\source2|Mux24~0_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux22~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux22~15_combout\,
	datad => \source2|Mux22~11_combout\,
	combout => \source2|Mux22~16_combout\);

-- Location: LCCOMB_X29_Y30_N18
\source2|Mux22~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~17_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[14].registers|out\(9)))) # (!\i_rs2_addr[1]~input_o\ & (\register[12].registers|out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[12].registers|out\(9),
	datad => \register[14].registers|out\(9),
	combout => \source2|Mux22~17_combout\);

-- Location: LCCOMB_X25_Y29_N6
\source2|Mux22~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux22~17_combout\ & ((\register[15].registers|out\(9)))) # (!\source2|Mux22~17_combout\ & (\register[13].registers|out\(9))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux22~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux22~17_combout\,
	datac => \register[13].registers|out\(9),
	datad => \register[15].registers|out\(9),
	combout => \source2|Mux22~18_combout\);

-- Location: LCCOMB_X25_Y29_N4
\source2|Mux22~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux22~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux22~16_combout\ & ((\source2|Mux22~18_combout\))) # (!\source2|Mux22~16_combout\ & (\source2|Mux22~1_combout\)))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux22~1_combout\,
	datac => \source2|Mux22~16_combout\,
	datad => \source2|Mux22~18_combout\,
	combout => \source2|Mux22~19_combout\);

-- Location: LCCOMB_X26_Y22_N18
\source2|Mux21~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(10))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(10),
	datad => \register[22].registers|out\(10),
	combout => \source2|Mux21~0_combout\);

-- Location: LCCOMB_X26_Y26_N26
\source2|Mux21~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux21~0_combout\ & ((\register[30].registers|out\(10)))) # (!\source2|Mux21~0_combout\ & (\register[26].registers|out\(10))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(10),
	datac => \register[30].registers|out\(10),
	datad => \source2|Mux21~0_combout\,
	combout => \source2|Mux21~1_combout\);

-- Location: LCCOMB_X28_Y31_N18
\source2|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(10))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(10),
	datad => \register[23].registers|out\(10),
	combout => \source2|Mux21~7_combout\);

-- Location: LCCOMB_X28_Y30_N2
\source2|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~8_combout\ = (\source2|Mux21~7_combout\ & (((\register[31].registers|out\(10))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux21~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(10),
	datad => \register[27].registers|out\(10),
	combout => \source2|Mux21~8_combout\);

-- Location: LCCOMB_X24_Y28_N10
\source2|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~4_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(10))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(10),
	datac => \register[16].registers|out\(10),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux21~4_combout\);

-- Location: LCCOMB_X24_Y27_N10
\source2|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~5_combout\ = (\source2|Mux21~4_combout\ & (((\register[28].registers|out\(10)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux21~4_combout\ & (\register[20].registers|out\(10) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~4_combout\,
	datab => \register[20].registers|out\(10),
	datac => \register[28].registers|out\(10),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux21~5_combout\);

-- Location: LCCOMB_X24_Y25_N18
\source2|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(10)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(10) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(10),
	datac => \register[17].registers|out\(10),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux21~2_combout\);

-- Location: LCCOMB_X24_Y29_N18
\source2|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux21~2_combout\ & ((\register[29].registers|out\(10)))) # (!\source2|Mux21~2_combout\ & (\register[21].registers|out\(10))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(10),
	datac => \register[29].registers|out\(10),
	datad => \source2|Mux21~2_combout\,
	combout => \source2|Mux21~3_combout\);

-- Location: LCCOMB_X26_Y26_N8
\source2|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\source2|Mux21~3_combout\))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux21~5_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux21~3_combout\,
	combout => \source2|Mux21~6_combout\);

-- Location: LCCOMB_X26_Y26_N2
\source2|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux21~6_combout\ & ((\source2|Mux21~8_combout\))) # (!\source2|Mux21~6_combout\ & (\source2|Mux21~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~1_combout\,
	datab => \source2|Mux21~8_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux21~6_combout\,
	combout => \source2|Mux21~9_combout\);

-- Location: LCCOMB_X31_Y29_N6
\source2|Mux21~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(10)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(10),
	datad => \register[13].registers|out\(10),
	combout => \source2|Mux21~17_combout\);

-- Location: LCCOMB_X30_Y29_N18
\source2|Mux21~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~18_combout\ = (\source2|Mux21~17_combout\ & (((\register[15].registers|out\(10))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux21~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(10),
	datad => \register[15].registers|out\(10),
	combout => \source2|Mux21~18_combout\);

-- Location: LCCOMB_X28_Y27_N18
\source2|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(10)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[4].registers|out\(10) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[5].registers|out\(10),
	datac => \register[4].registers|out\(10),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux21~12_combout\);

-- Location: LCCOMB_X28_Y24_N16
\source2|Mux21~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~13_combout\ = (\source2|Mux21~12_combout\ & (((\register[7].registers|out\(10)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux21~12_combout\ & (\register[6].registers|out\(10) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(10),
	datab => \source2|Mux21~12_combout\,
	datac => \register[7].registers|out\(10),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux21~13_combout\);

-- Location: LCCOMB_X28_Y24_N30
\source2|Mux21~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux21~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(10),
	datad => \source2|Mux21~13_combout\,
	combout => \source2|Mux21~14_combout\);

-- Location: LCCOMB_X25_Y27_N30
\source2|Mux21~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~15_combout\ = (\source2|Mux21~14_combout\ & (((\register[3].registers|out\(10)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux21~14_combout\ & (\register[2].registers|out\(10) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~14_combout\,
	datab => \register[2].registers|out\(10),
	datac => \register[3].registers|out\(10),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux21~15_combout\);

-- Location: LCCOMB_X27_Y25_N26
\source2|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(10)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(10) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(10),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(10),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux21~10_combout\);

-- Location: LCCOMB_X27_Y26_N12
\source2|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~11_combout\ = (\source2|Mux21~10_combout\ & (((\register[11].registers|out\(10)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux21~10_combout\ & (\register[9].registers|out\(10) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~10_combout\,
	datab => \register[9].registers|out\(10),
	datac => \register[11].registers|out\(10),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux21~11_combout\);

-- Location: LCCOMB_X27_Y26_N16
\source2|Mux21~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\) # (\source2|Mux21~11_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux21~15_combout\ & (!\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux21~15_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux21~11_combout\,
	combout => \source2|Mux21~16_combout\);

-- Location: LCCOMB_X27_Y26_N26
\source2|Mux21~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux21~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux21~16_combout\ & ((\source2|Mux21~18_combout\))) # (!\source2|Mux21~16_combout\ & (\source2|Mux21~9_combout\)))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux21~9_combout\,
	datab => \source2|Mux21~18_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux21~16_combout\,
	combout => \source2|Mux21~19_combout\);

-- Location: LCCOMB_X28_Y27_N16
\source2|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~12_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(11)))) # (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(11),
	datad => \register[6].registers|out\(11),
	combout => \source2|Mux20~12_combout\);

-- Location: LCCOMB_X27_Y27_N22
\source2|Mux20~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux20~12_combout\ & (\register[7].registers|out\(11))) # (!\source2|Mux20~12_combout\ & ((\register[5].registers|out\(11)))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux20~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux20~12_combout\,
	datac => \register[7].registers|out\(11),
	datad => \register[5].registers|out\(11),
	combout => \source2|Mux20~13_combout\);

-- Location: LCCOMB_X26_Y27_N4
\source2|Mux20~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux20~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(11)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux20~13_combout\,
	datac => \register[1].registers|out\(11),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux20~14_combout\);

-- Location: LCCOMB_X25_Y27_N18
\source2|Mux20~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~15_combout\ = (\source2|Mux20~14_combout\ & (((\register[3].registers|out\(11)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux20~14_combout\ & (\register[2].registers|out\(11) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~14_combout\,
	datab => \register[2].registers|out\(11),
	datac => \register[3].registers|out\(11),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux20~15_combout\);

-- Location: LCCOMB_X24_Y25_N6
\source2|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(11)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(11) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(11),
	datac => \register[17].registers|out\(11),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux20~2_combout\);

-- Location: LCCOMB_X24_Y29_N6
\source2|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux20~2_combout\ & ((\register[29].registers|out\(11)))) # (!\source2|Mux20~2_combout\ & (\register[21].registers|out\(11))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(11),
	datac => \register[29].registers|out\(11),
	datad => \source2|Mux20~2_combout\,
	combout => \source2|Mux20~3_combout\);

-- Location: LCCOMB_X28_Y31_N14
\source2|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(11)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(11) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(11),
	datac => \register[19].registers|out\(11),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux20~9_combout\);

-- Location: LCCOMB_X28_Y19_N18
\source2|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~10_combout\ = (\source2|Mux20~9_combout\ & (((\register[31].registers|out\(11))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux20~9_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~9_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(11),
	datad => \register[27].registers|out\(11),
	combout => \source2|Mux20~10_combout\);

-- Location: LCCOMB_X24_Y24_N26
\source2|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(11))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(11),
	datad => \register[24].registers|out\(11),
	combout => \source2|Mux20~6_combout\);

-- Location: LCCOMB_X24_Y27_N30
\source2|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~7_combout\ = (\source2|Mux20~6_combout\ & (((\register[28].registers|out\(11)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux20~6_combout\ & (\register[20].registers|out\(11) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~6_combout\,
	datab => \register[20].registers|out\(11),
	datac => \register[28].registers|out\(11),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux20~7_combout\);

-- Location: LCCOMB_X26_Y22_N22
\source2|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(11))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(11),
	datad => \register[22].registers|out\(11),
	combout => \source2|Mux20~4_combout\);

-- Location: LCCOMB_X26_Y26_N6
\source2|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux20~4_combout\ & (\register[30].registers|out\(11))) # (!\source2|Mux20~4_combout\ & ((\register[26].registers|out\(11)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux20~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux20~4_combout\,
	datac => \register[30].registers|out\(11),
	datad => \register[26].registers|out\(11),
	combout => \source2|Mux20~5_combout\);

-- Location: LCCOMB_X26_Y26_N28
\source2|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\source2|Mux20~5_combout\))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~7_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux20~5_combout\,
	combout => \source2|Mux20~8_combout\);

-- Location: LCCOMB_X26_Y26_N14
\source2|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux20~8_combout\ & ((\source2|Mux20~10_combout\))) # (!\source2|Mux20~8_combout\ & (\source2|Mux20~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~3_combout\,
	datab => \source2|Mux20~10_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux20~8_combout\,
	combout => \source2|Mux20~11_combout\);

-- Location: LCCOMB_X27_Y26_N20
\source2|Mux20~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~16_combout\ = (\source2|Mux24~1_combout\ & (\source2|Mux24~0_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux20~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux20~15_combout\,
	datad => \source2|Mux20~11_combout\,
	combout => \source2|Mux20~16_combout\);

-- Location: LCCOMB_X27_Y25_N14
\source2|Mux20~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(11))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[9].registers|out\(11),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(11),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux20~0_combout\);

-- Location: LCCOMB_X28_Y25_N12
\source2|Mux20~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~1_combout\ = (\source2|Mux20~0_combout\ & (((\register[11].registers|out\(11)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux20~0_combout\ & (\register[10].registers|out\(11) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~0_combout\,
	datab => \register[10].registers|out\(11),
	datac => \register[11].registers|out\(11),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux20~1_combout\);

-- Location: LCCOMB_X25_Y23_N2
\source2|Mux20~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(11))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(11),
	datad => \register[14].registers|out\(11),
	combout => \source2|Mux20~17_combout\);

-- Location: LCCOMB_X24_Y23_N26
\source2|Mux20~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~18_combout\ = (\source2|Mux20~17_combout\ & (((\register[15].registers|out\(11))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux20~17_combout\ & (\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux20~17_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(11),
	datad => \register[15].registers|out\(11),
	combout => \source2|Mux20~18_combout\);

-- Location: LCCOMB_X27_Y26_N6
\source2|Mux20~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux20~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux20~16_combout\ & ((\source2|Mux20~18_combout\))) # (!\source2|Mux20~16_combout\ & (\source2|Mux20~1_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux20~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux20~16_combout\,
	datac => \source2|Mux20~1_combout\,
	datad => \source2|Mux20~18_combout\,
	combout => \source2|Mux20~19_combout\);

-- Location: LCCOMB_X25_Y23_N12
\source2|Mux19~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~17_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(12))) # (!\i_rs2_addr[0]~input_o\ & ((\register[12].registers|out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[13].registers|out\(12),
	datac => \register[12].registers|out\(12),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux19~17_combout\);

-- Location: LCCOMB_X27_Y20_N16
\source2|Mux19~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~18_combout\ = (\source2|Mux19~17_combout\ & ((\register[15].registers|out\(12)) # ((!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux19~17_combout\ & (((\register[14].registers|out\(12) & \i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(12),
	datab => \source2|Mux19~17_combout\,
	datac => \register[14].registers|out\(12),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux19~18_combout\);

-- Location: LCCOMB_X31_Y24_N10
\source2|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[10].registers|out\(12))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[8].registers|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[8].registers|out\(12),
	datad => \register[10].registers|out\(12),
	combout => \source2|Mux19~10_combout\);

-- Location: LCCOMB_X27_Y26_N30
\source2|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~11_combout\ = (\source2|Mux19~10_combout\ & (((\register[11].registers|out\(12)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux19~10_combout\ & (\register[9].registers|out\(12) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~10_combout\,
	datab => \register[9].registers|out\(12),
	datac => \register[11].registers|out\(12),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux19~11_combout\);

-- Location: LCCOMB_X28_Y27_N10
\source2|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\register[5].registers|out\(12))))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(12),
	datad => \register[5].registers|out\(12),
	combout => \source2|Mux19~12_combout\);

-- Location: LCCOMB_X29_Y27_N24
\source2|Mux19~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~13_combout\ = (\source2|Mux19~12_combout\ & (((\register[7].registers|out\(12))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux19~12_combout\ & (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~12_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[7].registers|out\(12),
	datad => \register[6].registers|out\(12),
	combout => \source2|Mux19~13_combout\);

-- Location: LCCOMB_X26_Y27_N16
\source2|Mux19~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux19~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(12)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux19~13_combout\,
	datac => \register[1].registers|out\(12),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux19~14_combout\);

-- Location: LCCOMB_X26_Y27_N22
\source2|Mux19~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux19~14_combout\ & (\register[3].registers|out\(12))) # (!\source2|Mux19~14_combout\ & ((\register[2].registers|out\(12)))))) # (!\source2|Mux24~2_combout\ & 
-- (\source2|Mux19~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux19~14_combout\,
	datac => \register[3].registers|out\(12),
	datad => \register[2].registers|out\(12),
	combout => \source2|Mux19~15_combout\);

-- Location: LCCOMB_X27_Y26_N4
\source2|Mux19~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~16_combout\ = (\source2|Mux24~0_combout\ & (((\source2|Mux24~1_combout\)))) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & (\source2|Mux19~11_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux19~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~11_combout\,
	datab => \source2|Mux19~15_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux24~1_combout\,
	combout => \source2|Mux19~16_combout\);

-- Location: LCCOMB_X28_Y31_N26
\source2|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(12)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(12) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(12),
	datac => \register[19].registers|out\(12),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux19~7_combout\);

-- Location: LCCOMB_X27_Y31_N18
\source2|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux19~7_combout\ & ((\register[31].registers|out\(12)))) # (!\source2|Mux19~7_combout\ & (\register[27].registers|out\(12))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[27].registers|out\(12),
	datac => \register[31].registers|out\(12),
	datad => \source2|Mux19~7_combout\,
	combout => \source2|Mux19~8_combout\);

-- Location: LCCOMB_X26_Y22_N10
\source2|Mux19~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(12))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(12),
	datad => \register[22].registers|out\(12),
	combout => \source2|Mux19~0_combout\);

-- Location: LCCOMB_X26_Y26_N18
\source2|Mux19~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux19~0_combout\ & ((\register[30].registers|out\(12)))) # (!\source2|Mux19~0_combout\ & (\register[26].registers|out\(12))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(12),
	datac => \register[30].registers|out\(12),
	datad => \source2|Mux19~0_combout\,
	combout => \source2|Mux19~1_combout\);

-- Location: LCCOMB_X24_Y25_N26
\source2|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(12)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(12) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(12),
	datac => \register[17].registers|out\(12),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux19~2_combout\);

-- Location: LCCOMB_X25_Y25_N18
\source2|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~3_combout\ = (\source2|Mux19~2_combout\ & (((\register[29].registers|out\(12)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux19~2_combout\ & (\register[21].registers|out\(12) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~2_combout\,
	datab => \register[21].registers|out\(12),
	datac => \register[29].registers|out\(12),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux19~3_combout\);

-- Location: LCCOMB_X24_Y24_N22
\source2|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(12))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(12),
	datad => \register[24].registers|out\(12),
	combout => \source2|Mux19~4_combout\);

-- Location: LCCOMB_X24_Y27_N18
\source2|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~5_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux19~4_combout\ & (\register[28].registers|out\(12))) # (!\source2|Mux19~4_combout\ & ((\register[20].registers|out\(12)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux19~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux19~4_combout\,
	datac => \register[28].registers|out\(12),
	datad => \register[20].registers|out\(12),
	combout => \source2|Mux19~5_combout\);

-- Location: LCCOMB_X27_Y26_N24
\source2|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux19~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux19~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~3_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux19~5_combout\,
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux19~6_combout\);

-- Location: LCCOMB_X27_Y26_N18
\source2|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux19~6_combout\ & (\source2|Mux19~8_combout\)) # (!\source2|Mux19~6_combout\ & ((\source2|Mux19~1_combout\))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~8_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux19~1_combout\,
	datad => \source2|Mux19~6_combout\,
	combout => \source2|Mux19~9_combout\);

-- Location: LCCOMB_X27_Y26_N14
\source2|Mux19~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux19~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux19~16_combout\ & (\source2|Mux19~18_combout\)) # (!\source2|Mux19~16_combout\ & ((\source2|Mux19~9_combout\))))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux19~18_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux19~16_combout\,
	datad => \source2|Mux19~9_combout\,
	combout => \source2|Mux19~19_combout\);

-- Location: LCCOMB_X29_Y23_N10
\source2|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~12_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(13)))) # (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(13),
	datad => \register[6].registers|out\(13),
	combout => \source2|Mux18~12_combout\);

-- Location: LCCOMB_X27_Y27_N28
\source2|Mux18~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux18~12_combout\ & ((\register[7].registers|out\(13)))) # (!\source2|Mux18~12_combout\ & (\register[5].registers|out\(13))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[5].registers|out\(13),
	datac => \register[7].registers|out\(13),
	datad => \source2|Mux18~12_combout\,
	combout => \source2|Mux18~13_combout\);

-- Location: LCCOMB_X26_Y27_N18
\source2|Mux18~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux18~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(13)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux18~13_combout\,
	datac => \register[1].registers|out\(13),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux18~14_combout\);

-- Location: LCCOMB_X25_Y27_N14
\source2|Mux18~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~15_combout\ = (\source2|Mux18~14_combout\ & (((\register[3].registers|out\(13)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux18~14_combout\ & (\register[2].registers|out\(13) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux18~14_combout\,
	datab => \register[2].registers|out\(13),
	datac => \register[3].registers|out\(13),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux18~15_combout\);

-- Location: LCCOMB_X28_Y31_N6
\source2|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(13))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(13),
	datad => \register[23].registers|out\(13),
	combout => \source2|Mux18~9_combout\);

-- Location: LCCOMB_X27_Y31_N30
\source2|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~10_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux18~9_combout\ & ((\register[31].registers|out\(13)))) # (!\source2|Mux18~9_combout\ & (\register[27].registers|out\(13))))) # (!\i_rs2_addr[3]~input_o\ & 
-- (((\source2|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[27].registers|out\(13),
	datac => \register[31].registers|out\(13),
	datad => \source2|Mux18~9_combout\,
	combout => \source2|Mux18~10_combout\);

-- Location: LCCOMB_X26_Y22_N14
\source2|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(13))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(13),
	datad => \register[22].registers|out\(13),
	combout => \source2|Mux18~4_combout\);

-- Location: LCCOMB_X27_Y22_N10
\source2|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~5_combout\ = (\source2|Mux18~4_combout\ & (((\register[30].registers|out\(13))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux18~4_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux18~4_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(13),
	datad => \register[26].registers|out\(13),
	combout => \source2|Mux18~5_combout\);

-- Location: LCCOMB_X24_Y24_N18
\source2|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(13))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(13),
	datad => \register[24].registers|out\(13),
	combout => \source2|Mux18~6_combout\);

-- Location: LCCOMB_X24_Y27_N14
\source2|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux18~6_combout\ & (\register[28].registers|out\(13))) # (!\source2|Mux18~6_combout\ & ((\register[20].registers|out\(13)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux18~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux18~6_combout\,
	datac => \register[28].registers|out\(13),
	datad => \register[20].registers|out\(13),
	combout => \source2|Mux18~7_combout\);

-- Location: LCCOMB_X25_Y23_N8
\source2|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux18~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux18~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux18~5_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux18~7_combout\,
	combout => \source2|Mux18~8_combout\);

-- Location: LCCOMB_X24_Y25_N30
\source2|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(13))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(13),
	datad => \register[25].registers|out\(13),
	combout => \source2|Mux18~2_combout\);

-- Location: LCCOMB_X25_Y25_N22
\source2|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~3_combout\ = (\source2|Mux18~2_combout\ & (((\register[29].registers|out\(13)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux18~2_combout\ & (\register[21].registers|out\(13) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[21].registers|out\(13),
	datab => \source2|Mux18~2_combout\,
	datac => \register[29].registers|out\(13),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux18~3_combout\);

-- Location: LCCOMB_X25_Y23_N26
\source2|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux18~8_combout\ & (\source2|Mux18~10_combout\)) # (!\source2|Mux18~8_combout\ & ((\source2|Mux18~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux18~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux18~8_combout\,
	datad => \source2|Mux18~3_combout\,
	combout => \source2|Mux18~11_combout\);

-- Location: LCCOMB_X25_Y23_N4
\source2|Mux18~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux18~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux18~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux18~15_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux18~11_combout\,
	combout => \source2|Mux18~16_combout\);

-- Location: LCCOMB_X27_Y25_N4
\source2|Mux18~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~0_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(13)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[8].registers|out\(13) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[9].registers|out\(13),
	datac => \register[8].registers|out\(13),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux18~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\source2|Mux18~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux18~0_combout\ & ((\register[11].registers|out\(13)))) # (!\source2|Mux18~0_combout\ & (\register[10].registers|out\(13))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(13),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(13),
	datad => \source2|Mux18~0_combout\,
	combout => \source2|Mux18~1_combout\);

-- Location: LCCOMB_X25_Y23_N0
\source2|Mux18~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~17_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(13))) # (!\i_rs2_addr[1]~input_o\ & ((\register[12].registers|out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(13),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(13),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux18~17_combout\);

-- Location: LCCOMB_X28_Y21_N16
\source2|Mux18~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~18_combout\ = (\source2|Mux18~17_combout\ & (((\register[15].registers|out\(13))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux18~17_combout\ & (\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux18~17_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(13),
	datad => \register[15].registers|out\(13),
	combout => \source2|Mux18~18_combout\);

-- Location: LCCOMB_X25_Y23_N30
\source2|Mux18~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux18~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux18~16_combout\ & ((\source2|Mux18~18_combout\))) # (!\source2|Mux18~16_combout\ & (\source2|Mux18~1_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux18~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux18~16_combout\,
	datac => \source2|Mux18~1_combout\,
	datad => \source2|Mux18~18_combout\,
	combout => \source2|Mux18~19_combout\);

-- Location: LCCOMB_X25_Y23_N10
\source2|Mux17~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~17_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(14))) # (!\i_rs2_addr[0]~input_o\ & ((\register[12].registers|out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[13].registers|out\(14),
	datac => \register[12].registers|out\(14),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux17~17_combout\);

-- Location: LCCOMB_X29_Y21_N16
\source2|Mux17~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~18_combout\ = (\source2|Mux17~17_combout\ & (((\register[15].registers|out\(14))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux17~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(14),
	datad => \register[15].registers|out\(14),
	combout => \source2|Mux17~18_combout\);

-- Location: LCCOMB_X26_Y22_N2
\source2|Mux17~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(14))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(14),
	datad => \register[22].registers|out\(14),
	combout => \source2|Mux17~0_combout\);

-- Location: LCCOMB_X27_Y22_N14
\source2|Mux17~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~1_combout\ = (\source2|Mux17~0_combout\ & (((\register[30].registers|out\(14))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux17~0_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~0_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(14),
	datad => \register[26].registers|out\(14),
	combout => \source2|Mux17~1_combout\);

-- Location: LCCOMB_X28_Y31_N10
\source2|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(14))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(14),
	datad => \register[23].registers|out\(14),
	combout => \source2|Mux17~7_combout\);

-- Location: LCCOMB_X27_Y31_N26
\source2|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux17~7_combout\ & ((\register[31].registers|out\(14)))) # (!\source2|Mux17~7_combout\ & (\register[27].registers|out\(14))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[27].registers|out\(14),
	datac => \register[31].registers|out\(14),
	datad => \source2|Mux17~7_combout\,
	combout => \source2|Mux17~8_combout\);

-- Location: LCCOMB_X24_Y24_N6
\source2|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(14))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(14),
	datad => \register[24].registers|out\(14),
	combout => \source2|Mux17~4_combout\);

-- Location: LCCOMB_X24_Y27_N2
\source2|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~5_combout\ = (\source2|Mux17~4_combout\ & (((\register[28].registers|out\(14)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux17~4_combout\ & (\register[20].registers|out\(14) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~4_combout\,
	datab => \register[20].registers|out\(14),
	datac => \register[28].registers|out\(14),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux17~5_combout\);

-- Location: LCCOMB_X24_Y25_N10
\source2|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(14)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(14) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(14),
	datac => \register[17].registers|out\(14),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux17~2_combout\);

-- Location: LCCOMB_X25_Y25_N2
\source2|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~3_combout\ = (\source2|Mux17~2_combout\ & (((\register[29].registers|out\(14)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux17~2_combout\ & (\register[21].registers|out\(14) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~2_combout\,
	datab => \register[21].registers|out\(14),
	datac => \register[29].registers|out\(14),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux17~3_combout\);

-- Location: LCCOMB_X25_Y23_N16
\source2|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\source2|Mux17~3_combout\))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux17~5_combout\,
	datac => \source2|Mux17~3_combout\,
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux17~6_combout\);

-- Location: LCCOMB_X25_Y23_N18
\source2|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux17~6_combout\ & ((\source2|Mux17~8_combout\))) # (!\source2|Mux17~6_combout\ & (\source2|Mux17~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~1_combout\,
	datab => \source2|Mux17~8_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux17~6_combout\,
	combout => \source2|Mux17~9_combout\);

-- Location: LCCOMB_X29_Y23_N22
\source2|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(14))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(14),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(14),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux17~12_combout\);

-- Location: LCCOMB_X31_Y27_N10
\source2|Mux17~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux17~12_combout\ & (\register[7].registers|out\(14))) # (!\source2|Mux17~12_combout\ & ((\register[6].registers|out\(14)))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux17~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux17~12_combout\,
	datac => \register[7].registers|out\(14),
	datad => \register[6].registers|out\(14),
	combout => \source2|Mux17~13_combout\);

-- Location: LCCOMB_X31_Y27_N16
\source2|Mux17~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux17~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(14),
	datad => \source2|Mux17~13_combout\,
	combout => \source2|Mux17~14_combout\);

-- Location: LCCOMB_X32_Y23_N18
\source2|Mux17~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~15_combout\ = (\source2|Mux17~14_combout\ & (((\register[3].registers|out\(14)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux17~14_combout\ & (\register[2].registers|out\(14) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~14_combout\,
	datab => \register[2].registers|out\(14),
	datac => \register[3].registers|out\(14),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux17~15_combout\);

-- Location: LCCOMB_X27_Y25_N0
\source2|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~10_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[10].registers|out\(14))) # (!\i_rs2_addr[1]~input_o\ & ((\register[8].registers|out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[10].registers|out\(14),
	datac => \register[8].registers|out\(14),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux17~10_combout\);

-- Location: LCCOMB_X28_Y25_N0
\source2|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~11_combout\ = (\source2|Mux17~10_combout\ & (((\register[11].registers|out\(14))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux17~10_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[11].registers|out\(14),
	datad => \register[9].registers|out\(14),
	combout => \source2|Mux17~11_combout\);

-- Location: LCCOMB_X25_Y23_N20
\source2|Mux17~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\) # (\source2|Mux17~11_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux17~15_combout\ & (!\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux17~15_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux17~11_combout\,
	combout => \source2|Mux17~16_combout\);

-- Location: LCCOMB_X25_Y23_N14
\source2|Mux17~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux17~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux17~16_combout\ & (\source2|Mux17~18_combout\)) # (!\source2|Mux17~16_combout\ & ((\source2|Mux17~9_combout\))))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux17~18_combout\,
	datab => \source2|Mux17~9_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux17~16_combout\,
	combout => \source2|Mux17~19_combout\);

-- Location: LCCOMB_X30_Y20_N8
\source2|Mux16~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(15))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(15),
	datad => \register[14].registers|out\(15),
	combout => \source2|Mux16~17_combout\);

-- Location: LCCOMB_X32_Y24_N26
\source2|Mux16~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux16~17_combout\ & (\register[15].registers|out\(15))) # (!\source2|Mux16~17_combout\ & ((\register[13].registers|out\(15)))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[15].registers|out\(15),
	datac => \register[13].registers|out\(15),
	datad => \source2|Mux16~17_combout\,
	combout => \source2|Mux16~18_combout\);

-- Location: LCCOMB_X29_Y23_N18
\source2|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~12_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(15)))) # (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(15),
	datad => \register[6].registers|out\(15),
	combout => \source2|Mux16~12_combout\);

-- Location: LCCOMB_X29_Y27_N14
\source2|Mux16~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~13_combout\ = (\source2|Mux16~12_combout\ & (((\register[7].registers|out\(15))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux16~12_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux16~12_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(15),
	datad => \register[5].registers|out\(15),
	combout => \source2|Mux16~13_combout\);

-- Location: LCCOMB_X30_Y26_N16
\source2|Mux16~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & ((\source2|Mux16~13_combout\))) # (!\source2|Mux24~4_combout\ & (\register[1].registers|out\(15))))) # (!\source2|Mux24~3_combout\ & (\source2|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux24~4_combout\,
	datac => \register[1].registers|out\(15),
	datad => \source2|Mux16~13_combout\,
	combout => \source2|Mux16~14_combout\);

-- Location: LCCOMB_X32_Y23_N12
\source2|Mux16~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux16~14_combout\ & (\register[3].registers|out\(15))) # (!\source2|Mux16~14_combout\ & ((\register[2].registers|out\(15)))))) # (!\source2|Mux24~2_combout\ & 
-- (\source2|Mux16~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux16~14_combout\,
	datac => \register[3].registers|out\(15),
	datad => \register[2].registers|out\(15),
	combout => \source2|Mux16~15_combout\);

-- Location: LCCOMB_X27_Y18_N18
\source2|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(15))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(15),
	datad => \register[22].registers|out\(15),
	combout => \source2|Mux16~4_combout\);

-- Location: LCCOMB_X27_Y22_N18
\source2|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~5_combout\ = (\source2|Mux16~4_combout\ & (((\register[30].registers|out\(15))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux16~4_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux16~4_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(15),
	datad => \register[26].registers|out\(15),
	combout => \source2|Mux16~5_combout\);

-- Location: LCCOMB_X24_Y24_N10
\source2|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(15))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(15),
	datad => \register[24].registers|out\(15),
	combout => \source2|Mux16~6_combout\);

-- Location: LCCOMB_X27_Y23_N26
\source2|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux16~6_combout\ & (\register[28].registers|out\(15))) # (!\source2|Mux16~6_combout\ & ((\register[20].registers|out\(15)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux16~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux16~6_combout\,
	datac => \register[28].registers|out\(15),
	datad => \register[20].registers|out\(15),
	combout => \source2|Mux16~7_combout\);

-- Location: LCCOMB_X29_Y23_N8
\source2|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~8_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux16~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux16~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux16~5_combout\,
	datad => \source2|Mux16~7_combout\,
	combout => \source2|Mux16~8_combout\);

-- Location: LCCOMB_X29_Y18_N2
\source2|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~9_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(15)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(15),
	datad => \register[23].registers|out\(15),
	combout => \source2|Mux16~9_combout\);

-- Location: LCCOMB_X28_Y18_N2
\source2|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~10_combout\ = (\source2|Mux16~9_combout\ & (((\register[31].registers|out\(15))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux16~9_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux16~9_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(15),
	datad => \register[27].registers|out\(15),
	combout => \source2|Mux16~10_combout\);

-- Location: LCCOMB_X26_Y25_N18
\source2|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(15)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(15) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(15),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(15),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux16~2_combout\);

-- Location: LCCOMB_X25_Y25_N6
\source2|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux16~2_combout\ & ((\register[29].registers|out\(15)))) # (!\source2|Mux16~2_combout\ & (\register[21].registers|out\(15))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(15),
	datac => \register[29].registers|out\(15),
	datad => \source2|Mux16~2_combout\,
	combout => \source2|Mux16~3_combout\);

-- Location: LCCOMB_X29_Y23_N2
\source2|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux16~8_combout\ & (\source2|Mux16~10_combout\)) # (!\source2|Mux16~8_combout\ & ((\source2|Mux16~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux16~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux16~8_combout\,
	datac => \source2|Mux16~10_combout\,
	datad => \source2|Mux16~3_combout\,
	combout => \source2|Mux16~11_combout\);

-- Location: LCCOMB_X29_Y23_N28
\source2|Mux16~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~16_combout\ = (\source2|Mux24~0_combout\ & (((\source2|Mux24~1_combout\) # (\source2|Mux16~11_combout\)))) # (!\source2|Mux24~0_combout\ & (\source2|Mux16~15_combout\ & (!\source2|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux16~15_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux16~11_combout\,
	combout => \source2|Mux16~16_combout\);

-- Location: LCCOMB_X27_Y25_N28
\source2|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~0_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\register[9].registers|out\(15))))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\register[8].registers|out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(15),
	datad => \register[9].registers|out\(15),
	combout => \source2|Mux16~0_combout\);

-- Location: LCCOMB_X31_Y23_N22
\source2|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux16~0_combout\ & ((\register[11].registers|out\(15)))) # (!\source2|Mux16~0_combout\ & (\register[10].registers|out\(15))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(15),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(15),
	datad => \source2|Mux16~0_combout\,
	combout => \source2|Mux16~1_combout\);

-- Location: LCCOMB_X29_Y23_N6
\source2|Mux16~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux16~19_combout\ = (\source2|Mux16~16_combout\ & ((\source2|Mux16~18_combout\) # ((!\source2|Mux24~1_combout\)))) # (!\source2|Mux16~16_combout\ & (((\source2|Mux24~1_combout\ & \source2|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux16~18_combout\,
	datab => \source2|Mux16~16_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux16~1_combout\,
	combout => \source2|Mux16~19_combout\);

-- Location: LCCOMB_X30_Y20_N12
\source2|Mux15~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(16)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(16),
	datad => \register[13].registers|out\(16),
	combout => \source2|Mux15~17_combout\);

-- Location: LCCOMB_X26_Y20_N8
\source2|Mux15~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~18_combout\ = (\source2|Mux15~17_combout\ & (((\register[15].registers|out\(16))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux15~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(16),
	datad => \register[15].registers|out\(16),
	combout => \source2|Mux15~18_combout\);

-- Location: LCCOMB_X27_Y18_N30
\source2|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(16))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(16),
	datad => \register[22].registers|out\(16),
	combout => \source2|Mux15~0_combout\);

-- Location: LCCOMB_X27_Y22_N26
\source2|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~1_combout\ = (\source2|Mux15~0_combout\ & (((\register[30].registers|out\(16))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux15~0_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~0_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(16),
	datad => \register[26].registers|out\(16),
	combout => \source2|Mux15~1_combout\);

-- Location: LCCOMB_X29_Y18_N6
\source2|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~7_combout\ = (\i_rs2_addr[3]~input_o\ & (((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & (\register[23].registers|out\(16))) # (!\i_rs2_addr[2]~input_o\ & ((\register[19].registers|out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[23].registers|out\(16),
	datac => \register[19].registers|out\(16),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux15~7_combout\);

-- Location: LCCOMB_X28_Y18_N22
\source2|Mux15~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux15~7_combout\ & ((\register[31].registers|out\(16)))) # (!\source2|Mux15~7_combout\ & (\register[27].registers|out\(16))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[27].registers|out\(16),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(16),
	datad => \source2|Mux15~7_combout\,
	combout => \source2|Mux15~8_combout\);

-- Location: LCCOMB_X26_Y25_N6
\source2|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(16)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(16) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(16),
	datac => \register[17].registers|out\(16),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux15~2_combout\);

-- Location: LCCOMB_X25_Y25_N26
\source2|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~3_combout\ = (\source2|Mux15~2_combout\ & (((\register[29].registers|out\(16)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux15~2_combout\ & (\register[21].registers|out\(16) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~2_combout\,
	datab => \register[21].registers|out\(16),
	datac => \register[29].registers|out\(16),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux15~3_combout\);

-- Location: LCCOMB_X26_Y24_N12
\source2|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(16)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(16) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(16),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(16),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux15~4_combout\);

-- Location: LCCOMB_X27_Y23_N30
\source2|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~5_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux15~4_combout\ & ((\register[28].registers|out\(16)))) # (!\source2|Mux15~4_combout\ & (\register[20].registers|out\(16))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[20].registers|out\(16),
	datac => \register[28].registers|out\(16),
	datad => \source2|Mux15~4_combout\,
	combout => \source2|Mux15~5_combout\);

-- Location: LCCOMB_X29_Y23_N24
\source2|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\source2|Mux15~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux15~3_combout\,
	datad => \source2|Mux15~5_combout\,
	combout => \source2|Mux15~6_combout\);

-- Location: LCCOMB_X29_Y23_N26
\source2|Mux15~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux15~6_combout\ & ((\source2|Mux15~8_combout\))) # (!\source2|Mux15~6_combout\ & (\source2|Mux15~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~1_combout\,
	datab => \source2|Mux15~8_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux15~6_combout\,
	combout => \source2|Mux15~9_combout\);

-- Location: LCCOMB_X27_Y25_N16
\source2|Mux15~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~10_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(16)))) # (!\i_rs2_addr[1]~input_o\ & (\register[8].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(16),
	datad => \register[10].registers|out\(16),
	combout => \source2|Mux15~10_combout\);

-- Location: LCCOMB_X28_Y25_N20
\source2|Mux15~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~11_combout\ = (\source2|Mux15~10_combout\ & (((\register[11].registers|out\(16))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux15~10_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[11].registers|out\(16),
	datad => \register[9].registers|out\(16),
	combout => \source2|Mux15~11_combout\);

-- Location: LCCOMB_X31_Y26_N26
\source2|Mux15~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\register[5].registers|out\(16))))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(16),
	datad => \register[5].registers|out\(16),
	combout => \source2|Mux15~12_combout\);

-- Location: LCCOMB_X32_Y26_N28
\source2|Mux15~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~13_combout\ = (\source2|Mux15~12_combout\ & (((\register[7].registers|out\(16)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux15~12_combout\ & (\register[6].registers|out\(16) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~12_combout\,
	datab => \register[6].registers|out\(16),
	datac => \register[7].registers|out\(16),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux15~13_combout\);

-- Location: LCCOMB_X31_Y27_N20
\source2|Mux15~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~14_combout\ = (\source2|Mux24~4_combout\ & ((\source2|Mux15~13_combout\) # ((!\source2|Mux24~3_combout\)))) # (!\source2|Mux24~4_combout\ & (((\register[1].registers|out\(16) & \source2|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux15~13_combout\,
	datac => \register[1].registers|out\(16),
	datad => \source2|Mux24~3_combout\,
	combout => \source2|Mux15~14_combout\);

-- Location: LCCOMB_X32_Y23_N28
\source2|Mux15~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux15~14_combout\ & (\register[3].registers|out\(16))) # (!\source2|Mux15~14_combout\ & ((\register[2].registers|out\(16)))))) # (!\source2|Mux24~2_combout\ & 
-- (\source2|Mux15~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux15~14_combout\,
	datac => \register[3].registers|out\(16),
	datad => \register[2].registers|out\(16),
	combout => \source2|Mux15~15_combout\);

-- Location: LCCOMB_X29_Y23_N12
\source2|Mux15~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~16_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux15~11_combout\) # ((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & (((!\source2|Mux24~0_combout\ & \source2|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux15~11_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux15~15_combout\,
	combout => \source2|Mux15~16_combout\);

-- Location: LCCOMB_X29_Y23_N30
\source2|Mux15~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux15~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux15~16_combout\ & (\source2|Mux15~18_combout\)) # (!\source2|Mux15~16_combout\ & ((\source2|Mux15~9_combout\))))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux15~18_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux15~9_combout\,
	datad => \source2|Mux15~16_combout\,
	combout => \source2|Mux15~19_combout\);

-- Location: LCCOMB_X30_Y20_N14
\source2|Mux14~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(17))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(17),
	datad => \register[14].registers|out\(17),
	combout => \source2|Mux14~17_combout\);

-- Location: LCCOMB_X29_Y20_N0
\source2|Mux14~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux14~17_combout\ & ((\register[15].registers|out\(17)))) # (!\source2|Mux14~17_combout\ & (\register[13].registers|out\(17))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux14~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux14~17_combout\,
	datac => \register[13].registers|out\(17),
	datad => \register[15].registers|out\(17),
	combout => \source2|Mux14~18_combout\);

-- Location: LCCOMB_X31_Y26_N14
\source2|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~12_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[6].registers|out\(17))) # (!\i_rs2_addr[1]~input_o\ & ((\register[4].registers|out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[6].registers|out\(17),
	datac => \register[4].registers|out\(17),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux14~12_combout\);

-- Location: LCCOMB_X30_Y26_N22
\source2|Mux14~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~13_combout\ = (\source2|Mux14~12_combout\ & (((\register[7].registers|out\(17))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux14~12_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~12_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(17),
	datad => \register[5].registers|out\(17),
	combout => \source2|Mux14~13_combout\);

-- Location: LCCOMB_X30_Y26_N28
\source2|Mux14~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & ((\source2|Mux14~13_combout\))) # (!\source2|Mux24~4_combout\ & (\register[1].registers|out\(17))))) # (!\source2|Mux24~3_combout\ & (\source2|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux24~4_combout\,
	datac => \register[1].registers|out\(17),
	datad => \source2|Mux14~13_combout\,
	combout => \source2|Mux14~14_combout\);

-- Location: LCCOMB_X30_Y23_N22
\source2|Mux14~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux14~14_combout\ & (\register[3].registers|out\(17))) # (!\source2|Mux14~14_combout\ & ((\register[2].registers|out\(17)))))) # (!\source2|Mux24~2_combout\ & 
-- (\source2|Mux14~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux14~14_combout\,
	datac => \register[3].registers|out\(17),
	datad => \register[2].registers|out\(17),
	combout => \source2|Mux14~15_combout\);

-- Location: LCCOMB_X29_Y18_N10
\source2|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~9_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(17)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(17),
	datad => \register[23].registers|out\(17),
	combout => \source2|Mux14~9_combout\);

-- Location: LCCOMB_X28_Y18_N18
\source2|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~10_combout\ = (\source2|Mux14~9_combout\ & (((\register[31].registers|out\(17)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux14~9_combout\ & (\register[27].registers|out\(17) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~9_combout\,
	datab => \register[27].registers|out\(17),
	datac => \register[31].registers|out\(17),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux14~10_combout\);

-- Location: LCCOMB_X26_Y23_N0
\source2|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(17)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(17) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(17),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(17),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux14~6_combout\);

-- Location: LCCOMB_X27_Y23_N18
\source2|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~7_combout\ = (\source2|Mux14~6_combout\ & (((\register[28].registers|out\(17)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux14~6_combout\ & (\register[20].registers|out\(17) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~6_combout\,
	datab => \register[20].registers|out\(17),
	datac => \register[28].registers|out\(17),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux14~7_combout\);

-- Location: LCCOMB_X27_Y18_N26
\source2|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(17)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[18].registers|out\(17) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[22].registers|out\(17),
	datac => \register[18].registers|out\(17),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux14~4_combout\);

-- Location: LCCOMB_X27_Y21_N10
\source2|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~5_combout\ = (\source2|Mux14~4_combout\ & (((\register[30].registers|out\(17))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux14~4_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~4_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(17),
	datad => \register[26].registers|out\(17),
	combout => \source2|Mux14~5_combout\);

-- Location: LCCOMB_X25_Y25_N4
\source2|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\source2|Mux14~5_combout\))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~7_combout\,
	datab => \source2|Mux14~5_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux14~8_combout\);

-- Location: LCCOMB_X26_Y25_N10
\source2|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(17)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(17) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(17),
	datac => \register[17].registers|out\(17),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux14~2_combout\);

-- Location: LCCOMB_X25_Y25_N30
\source2|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux14~2_combout\ & (\register[29].registers|out\(17))) # (!\source2|Mux14~2_combout\ & ((\register[21].registers|out\(17)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux14~2_combout\,
	datac => \register[29].registers|out\(17),
	datad => \register[21].registers|out\(17),
	combout => \source2|Mux14~3_combout\);

-- Location: LCCOMB_X25_Y25_N14
\source2|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~11_combout\ = (\source2|Mux14~8_combout\ & ((\source2|Mux14~10_combout\) # ((!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux14~8_combout\ & (((\i_rs2_addr[0]~input_o\ & \source2|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~10_combout\,
	datab => \source2|Mux14~8_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux14~3_combout\,
	combout => \source2|Mux14~11_combout\);

-- Location: LCCOMB_X30_Y23_N20
\source2|Mux14~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux14~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~15_combout\,
	datab => \source2|Mux14~11_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux14~16_combout\);

-- Location: LCCOMB_X31_Y24_N14
\source2|Mux14~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(17))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[9].registers|out\(17),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(17),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux14~0_combout\);

-- Location: LCCOMB_X31_Y23_N16
\source2|Mux14~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~1_combout\ = (\source2|Mux14~0_combout\ & (((\register[11].registers|out\(17))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux14~0_combout\ & (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~0_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(17),
	datad => \register[10].registers|out\(17),
	combout => \source2|Mux14~1_combout\);

-- Location: LCCOMB_X30_Y23_N6
\source2|Mux14~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux14~19_combout\ = (\source2|Mux14~16_combout\ & ((\source2|Mux14~18_combout\) # ((!\source2|Mux24~1_combout\)))) # (!\source2|Mux14~16_combout\ & (((\source2|Mux24~1_combout\ & \source2|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux14~18_combout\,
	datab => \source2|Mux14~16_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux14~1_combout\,
	combout => \source2|Mux14~19_combout\);

-- Location: LCCOMB_X29_Y18_N30
\source2|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~7_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(18)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(18),
	datad => \register[23].registers|out\(18),
	combout => \source2|Mux13~7_combout\);

-- Location: LCCOMB_X28_Y18_N14
\source2|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~8_combout\ = (\source2|Mux13~7_combout\ & (((\register[31].registers|out\(18))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux13~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(18),
	datad => \register[27].registers|out\(18),
	combout => \source2|Mux13~8_combout\);

-- Location: LCCOMB_X27_Y18_N22
\source2|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(18))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(18),
	datad => \register[22].registers|out\(18),
	combout => \source2|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y21_N6
\source2|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~1_combout\ = (\source2|Mux13~0_combout\ & (((\register[30].registers|out\(18))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux13~0_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~0_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(18),
	datad => \register[26].registers|out\(18),
	combout => \source2|Mux13~1_combout\);

-- Location: LCCOMB_X26_Y25_N14
\source2|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(18)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(18) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(18),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(18),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux13~2_combout\);

-- Location: LCCOMB_X29_Y25_N2
\source2|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~3_combout\ = (\source2|Mux13~2_combout\ & (((\register[29].registers|out\(18)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux13~2_combout\ & (\register[21].registers|out\(18) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~2_combout\,
	datab => \register[21].registers|out\(18),
	datac => \register[29].registers|out\(18),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux13~3_combout\);

-- Location: LCCOMB_X26_Y23_N12
\source2|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(18)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(18) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(18),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(18),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux13~4_combout\);

-- Location: LCCOMB_X27_Y23_N6
\source2|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~5_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux13~4_combout\ & ((\register[28].registers|out\(18)))) # (!\source2|Mux13~4_combout\ & (\register[20].registers|out\(18))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[20].registers|out\(18),
	datac => \register[28].registers|out\(18),
	datad => \source2|Mux13~4_combout\,
	combout => \source2|Mux13~5_combout\);

-- Location: LCCOMB_X30_Y21_N12
\source2|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux13~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux13~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux13~5_combout\,
	combout => \source2|Mux13~6_combout\);

-- Location: LCCOMB_X30_Y21_N6
\source2|Mux13~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux13~6_combout\ & (\source2|Mux13~8_combout\)) # (!\source2|Mux13~6_combout\ & ((\source2|Mux13~1_combout\))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux13~8_combout\,
	datac => \source2|Mux13~1_combout\,
	datad => \source2|Mux13~6_combout\,
	combout => \source2|Mux13~9_combout\);

-- Location: LCCOMB_X31_Y24_N26
\source2|Mux13~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[10].registers|out\(18))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[8].registers|out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[8].registers|out\(18),
	datad => \register[10].registers|out\(18),
	combout => \source2|Mux13~10_combout\);

-- Location: LCCOMB_X30_Y25_N30
\source2|Mux13~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~11_combout\ = (\source2|Mux13~10_combout\ & (((\register[11].registers|out\(18)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux13~10_combout\ & (\register[9].registers|out\(18) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~10_combout\,
	datab => \register[9].registers|out\(18),
	datac => \register[11].registers|out\(18),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux13~11_combout\);

-- Location: LCCOMB_X31_Y26_N18
\source2|Mux13~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\register[5].registers|out\(18))))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(18),
	datad => \register[5].registers|out\(18),
	combout => \source2|Mux13~12_combout\);

-- Location: LCCOMB_X32_Y26_N0
\source2|Mux13~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~13_combout\ = (\source2|Mux13~12_combout\ & (((\register[7].registers|out\(18)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux13~12_combout\ & (\register[6].registers|out\(18) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~12_combout\,
	datab => \register[6].registers|out\(18),
	datac => \register[7].registers|out\(18),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux13~13_combout\);

-- Location: LCCOMB_X31_Y27_N8
\source2|Mux13~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~14_combout\ = (\source2|Mux24~4_combout\ & ((\source2|Mux13~13_combout\) # ((!\source2|Mux24~3_combout\)))) # (!\source2|Mux24~4_combout\ & (((\register[1].registers|out\(18) & \source2|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux13~13_combout\,
	datac => \register[1].registers|out\(18),
	datad => \source2|Mux24~3_combout\,
	combout => \source2|Mux13~14_combout\);

-- Location: LCCOMB_X30_Y23_N10
\source2|Mux13~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux13~14_combout\ & (\register[3].registers|out\(18))) # (!\source2|Mux13~14_combout\ & ((\register[2].registers|out\(18)))))) # (!\source2|Mux24~2_combout\ & 
-- (\source2|Mux13~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux13~14_combout\,
	datac => \register[3].registers|out\(18),
	datad => \register[2].registers|out\(18),
	combout => \source2|Mux13~15_combout\);

-- Location: LCCOMB_X30_Y21_N16
\source2|Mux13~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~16_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\) # ((\source2|Mux13~11_combout\)))) # (!\source2|Mux24~1_combout\ & (!\source2|Mux24~0_combout\ & ((\source2|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux13~11_combout\,
	datad => \source2|Mux13~15_combout\,
	combout => \source2|Mux13~16_combout\);

-- Location: LCCOMB_X30_Y20_N10
\source2|Mux13~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(18)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(18),
	datad => \register[13].registers|out\(18),
	combout => \source2|Mux13~17_combout\);

-- Location: LCCOMB_X31_Y21_N22
\source2|Mux13~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~18_combout\ = (\source2|Mux13~17_combout\ & (((\register[15].registers|out\(18))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux13~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(18),
	datad => \register[15].registers|out\(18),
	combout => \source2|Mux13~18_combout\);

-- Location: LCCOMB_X30_Y21_N18
\source2|Mux13~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux13~19_combout\ = (\source2|Mux13~16_combout\ & (((\source2|Mux13~18_combout\) # (!\source2|Mux24~0_combout\)))) # (!\source2|Mux13~16_combout\ & (\source2|Mux13~9_combout\ & (\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux13~9_combout\,
	datab => \source2|Mux13~16_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux13~18_combout\,
	combout => \source2|Mux13~19_combout\);

-- Location: LCCOMB_X27_Y18_N2
\source2|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(19))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(19),
	datad => \register[22].registers|out\(19),
	combout => \source2|Mux12~4_combout\);

-- Location: LCCOMB_X27_Y21_N26
\source2|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~5_combout\ = (\source2|Mux12~4_combout\ & (((\register[30].registers|out\(19))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux12~4_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux12~4_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(19),
	datad => \register[26].registers|out\(19),
	combout => \source2|Mux12~5_combout\);

-- Location: LCCOMB_X26_Y23_N16
\source2|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(19)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(19) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(19),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(19),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux12~6_combout\);

-- Location: LCCOMB_X27_Y23_N10
\source2|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~7_combout\ = (\source2|Mux12~6_combout\ & (((\register[28].registers|out\(19)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux12~6_combout\ & (\register[20].registers|out\(19) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux12~6_combout\,
	datab => \register[20].registers|out\(19),
	datac => \register[28].registers|out\(19),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux12~7_combout\);

-- Location: LCCOMB_X31_Y22_N22
\source2|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux12~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux12~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux12~5_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux12~7_combout\,
	combout => \source2|Mux12~8_combout\);

-- Location: LCCOMB_X26_Y25_N2
\source2|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(19)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(19) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(19),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(19),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux12~2_combout\);

-- Location: LCCOMB_X29_Y25_N14
\source2|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~3_combout\ = (\source2|Mux12~2_combout\ & (((\register[29].registers|out\(19)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux12~2_combout\ & (\register[21].registers|out\(19) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[21].registers|out\(19),
	datab => \source2|Mux12~2_combout\,
	datac => \register[29].registers|out\(19),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux12~3_combout\);

-- Location: LCCOMB_X29_Y18_N26
\source2|Mux12~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~9_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(19)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(19),
	datad => \register[23].registers|out\(19),
	combout => \source2|Mux12~9_combout\);

-- Location: LCCOMB_X28_Y18_N26
\source2|Mux12~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~10_combout\ = (\source2|Mux12~9_combout\ & (((\register[31].registers|out\(19)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux12~9_combout\ & (\register[27].registers|out\(19) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux12~9_combout\,
	datab => \register[27].registers|out\(19),
	datac => \register[31].registers|out\(19),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux12~10_combout\);

-- Location: LCCOMB_X31_Y22_N16
\source2|Mux12~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~11_combout\ = (\source2|Mux12~8_combout\ & (((\source2|Mux12~10_combout\) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux12~8_combout\ & (\source2|Mux12~3_combout\ & (\i_rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux12~8_combout\,
	datab => \source2|Mux12~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux12~10_combout\,
	combout => \source2|Mux12~11_combout\);

-- Location: LCCOMB_X31_Y26_N4
\source2|Mux12~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~12_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(19)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[4].registers|out\(19) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(19),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(19),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux12~12_combout\);

-- Location: LCCOMB_X29_Y27_N2
\source2|Mux12~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~13_combout\ = (\source2|Mux12~12_combout\ & (((\register[7].registers|out\(19))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux12~12_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux12~12_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(19),
	datad => \register[5].registers|out\(19),
	combout => \source2|Mux12~13_combout\);

-- Location: LCCOMB_X26_Y27_N28
\source2|Mux12~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux12~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(19)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux12~13_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(19),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux12~14_combout\);

-- Location: LCCOMB_X27_Y24_N18
\source2|Mux12~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux12~14_combout\ & ((\register[3].registers|out\(19)))) # (!\source2|Mux12~14_combout\ & (\register[2].registers|out\(19))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \register[2].registers|out\(19),
	datac => \register[3].registers|out\(19),
	datad => \source2|Mux12~14_combout\,
	combout => \source2|Mux12~15_combout\);

-- Location: LCCOMB_X31_Y22_N18
\source2|Mux12~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & (\source2|Mux12~11_combout\)) # (!\source2|Mux24~0_combout\ & ((\source2|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux12~11_combout\,
	datac => \source2|Mux12~15_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux12~16_combout\);

-- Location: LCCOMB_X31_Y20_N24
\source2|Mux12~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~17_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(19))) # (!\i_rs2_addr[1]~input_o\ & ((\register[12].registers|out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(19),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(19),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux12~17_combout\);

-- Location: LCCOMB_X31_Y22_N6
\source2|Mux12~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux12~17_combout\ & (\register[15].registers|out\(19))) # (!\source2|Mux12~17_combout\ & ((\register[13].registers|out\(19)))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[15].registers|out\(19),
	datac => \register[13].registers|out\(19),
	datad => \source2|Mux12~17_combout\,
	combout => \source2|Mux12~18_combout\);

-- Location: LCCOMB_X31_Y24_N28
\source2|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(19))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[9].registers|out\(19),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(19),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux12~0_combout\);

-- Location: LCCOMB_X31_Y23_N12
\source2|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux12~0_combout\ & ((\register[11].registers|out\(19)))) # (!\source2|Mux12~0_combout\ & (\register[10].registers|out\(19))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(19),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(19),
	datad => \source2|Mux12~0_combout\,
	combout => \source2|Mux12~1_combout\);

-- Location: LCCOMB_X31_Y22_N12
\source2|Mux12~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux12~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux12~16_combout\ & (\source2|Mux12~18_combout\)) # (!\source2|Mux12~16_combout\ & ((\source2|Mux12~1_combout\))))) # (!\source2|Mux24~1_combout\ & (\source2|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux12~16_combout\,
	datac => \source2|Mux12~18_combout\,
	datad => \source2|Mux12~1_combout\,
	combout => \source2|Mux12~19_combout\);

-- Location: LCCOMB_X29_Y29_N14
\source2|Mux11~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~17_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(20))) # (!\i_rs2_addr[0]~input_o\ & ((\register[12].registers|out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(20),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[12].registers|out\(20),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux11~17_combout\);

-- Location: LCCOMB_X30_Y29_N30
\source2|Mux11~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~18_combout\ = (\source2|Mux11~17_combout\ & (((\register[15].registers|out\(20))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux11~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux11~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(20),
	datad => \register[15].registers|out\(20),
	combout => \source2|Mux11~18_combout\);

-- Location: LCCOMB_X29_Y24_N4
\source2|Mux11~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(20))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[5].registers|out\(20),
	datac => \register[4].registers|out\(20),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux11~12_combout\);

-- Location: LCCOMB_X29_Y22_N2
\source2|Mux11~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux11~12_combout\ & ((\register[7].registers|out\(20)))) # (!\source2|Mux11~12_combout\ & (\register[6].registers|out\(20))))) # (!\i_rs2_addr[1]~input_o\ & 
-- (((\source2|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[6].registers|out\(20),
	datac => \register[7].registers|out\(20),
	datad => \source2|Mux11~12_combout\,
	combout => \source2|Mux11~13_combout\);

-- Location: LCCOMB_X28_Y22_N24
\source2|Mux11~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux11~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(20),
	datad => \source2|Mux11~13_combout\,
	combout => \source2|Mux11~14_combout\);

-- Location: LCCOMB_X28_Y22_N30
\source2|Mux11~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux11~14_combout\ & ((\register[3].registers|out\(20)))) # (!\source2|Mux11~14_combout\ & (\register[2].registers|out\(20))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(20),
	datab => \source2|Mux24~2_combout\,
	datac => \register[3].registers|out\(20),
	datad => \source2|Mux11~14_combout\,
	combout => \source2|Mux11~15_combout\);

-- Location: LCCOMB_X28_Y28_N6
\source2|Mux11~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~10_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[10].registers|out\(20))) # (!\i_rs2_addr[1]~input_o\ & ((\register[8].registers|out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[10].registers|out\(20),
	datac => \register[8].registers|out\(20),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux11~10_combout\);

-- Location: LCCOMB_X31_Y28_N30
\source2|Mux11~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~11_combout\ = (\source2|Mux11~10_combout\ & (((\register[11].registers|out\(20))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux11~10_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux11~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[11].registers|out\(20),
	datad => \register[9].registers|out\(20),
	combout => \source2|Mux11~11_combout\);

-- Location: LCCOMB_X31_Y28_N14
\source2|Mux11~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\) # (\source2|Mux11~11_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux11~15_combout\ & (!\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux11~15_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux11~11_combout\,
	combout => \source2|Mux11~16_combout\);

-- Location: LCCOMB_X28_Y31_N22
\source2|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[23].registers|out\(20))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[19].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[19].registers|out\(20),
	datad => \register[23].registers|out\(20),
	combout => \source2|Mux11~7_combout\);

-- Location: LCCOMB_X26_Y30_N18
\source2|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux11~7_combout\ & (\register[31].registers|out\(20))) # (!\source2|Mux11~7_combout\ & ((\register[27].registers|out\(20)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux11~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux11~7_combout\,
	datac => \register[31].registers|out\(20),
	datad => \register[27].registers|out\(20),
	combout => \source2|Mux11~8_combout\);

-- Location: LCCOMB_X26_Y22_N6
\source2|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(20))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(20),
	datad => \register[22].registers|out\(20),
	combout => \source2|Mux11~0_combout\);

-- Location: LCCOMB_X25_Y22_N26
\source2|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux11~0_combout\ & ((\register[30].registers|out\(20)))) # (!\source2|Mux11~0_combout\ & (\register[26].registers|out\(20))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(20),
	datac => \register[30].registers|out\(20),
	datad => \source2|Mux11~0_combout\,
	combout => \source2|Mux11~1_combout\);

-- Location: LCCOMB_X26_Y25_N30
\source2|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(20)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(20) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(20),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(20),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux11~2_combout\);

-- Location: LCCOMB_X25_Y26_N6
\source2|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux11~2_combout\ & ((\register[29].registers|out\(20)))) # (!\source2|Mux11~2_combout\ & (\register[21].registers|out\(20))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(20),
	datac => \register[29].registers|out\(20),
	datad => \source2|Mux11~2_combout\,
	combout => \source2|Mux11~3_combout\);

-- Location: LCCOMB_X24_Y24_N14
\source2|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(20))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(20),
	datad => \register[24].registers|out\(20),
	combout => \source2|Mux11~4_combout\);

-- Location: LCCOMB_X25_Y24_N10
\source2|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~5_combout\ = (\source2|Mux11~4_combout\ & (((\register[28].registers|out\(20)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux11~4_combout\ & (\register[20].registers|out\(20) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux11~4_combout\,
	datab => \register[20].registers|out\(20),
	datac => \register[28].registers|out\(20),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux11~5_combout\);

-- Location: LCCOMB_X31_Y28_N18
\source2|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux11~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux11~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux11~3_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux11~5_combout\,
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux11~6_combout\);

-- Location: LCCOMB_X31_Y28_N20
\source2|Mux11~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux11~6_combout\ & (\source2|Mux11~8_combout\)) # (!\source2|Mux11~6_combout\ & ((\source2|Mux11~1_combout\))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux11~8_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux11~1_combout\,
	datad => \source2|Mux11~6_combout\,
	combout => \source2|Mux11~9_combout\);

-- Location: LCCOMB_X31_Y28_N8
\source2|Mux11~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux11~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux11~16_combout\ & (\source2|Mux11~18_combout\)) # (!\source2|Mux11~16_combout\ & ((\source2|Mux11~9_combout\))))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux11~18_combout\,
	datac => \source2|Mux11~16_combout\,
	datad => \source2|Mux11~9_combout\,
	combout => \source2|Mux11~19_combout\);

-- Location: LCCOMB_X27_Y18_N14
\source2|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(21))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(21),
	datad => \register[22].registers|out\(21),
	combout => \source2|Mux10~4_combout\);

-- Location: LCCOMB_X26_Y26_N30
\source2|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux10~4_combout\ & ((\register[30].registers|out\(21)))) # (!\source2|Mux10~4_combout\ & (\register[26].registers|out\(21))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(21),
	datac => \register[30].registers|out\(21),
	datad => \source2|Mux10~4_combout\,
	combout => \source2|Mux10~5_combout\);

-- Location: LCCOMB_X24_Y28_N14
\source2|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~6_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(21))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[24].registers|out\(21),
	datac => \register[16].registers|out\(21),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux10~6_combout\);

-- Location: LCCOMB_X25_Y28_N26
\source2|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~7_combout\ = (\source2|Mux10~6_combout\ & (((\register[28].registers|out\(21)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux10~6_combout\ & (\register[20].registers|out\(21) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux10~6_combout\,
	datab => \register[20].registers|out\(21),
	datac => \register[28].registers|out\(21),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux10~7_combout\);

-- Location: LCCOMB_X25_Y29_N22
\source2|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\source2|Mux10~5_combout\)) # (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux10~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux10~5_combout\,
	datab => \source2|Mux10~7_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux10~8_combout\);

-- Location: LCCOMB_X24_Y25_N22
\source2|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(21)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(21) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(21),
	datac => \register[17].registers|out\(21),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux10~2_combout\);

-- Location: LCCOMB_X24_Y29_N30
\source2|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux10~2_combout\ & (\register[29].registers|out\(21))) # (!\source2|Mux10~2_combout\ & ((\register[21].registers|out\(21)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux10~2_combout\,
	datac => \register[29].registers|out\(21),
	datad => \register[21].registers|out\(21),
	combout => \source2|Mux10~3_combout\);

-- Location: LCCOMB_X29_Y18_N22
\source2|Mux10~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~9_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(21)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(21),
	datad => \register[23].registers|out\(21),
	combout => \source2|Mux10~9_combout\);

-- Location: LCCOMB_X28_Y30_N6
\source2|Mux10~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~10_combout\ = (\source2|Mux10~9_combout\ & (((\register[31].registers|out\(21)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux10~9_combout\ & (\register[27].registers|out\(21) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux10~9_combout\,
	datab => \register[27].registers|out\(21),
	datac => \register[31].registers|out\(21),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux10~10_combout\);

-- Location: LCCOMB_X25_Y29_N24
\source2|Mux10~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~11_combout\ = (\source2|Mux10~8_combout\ & (((\source2|Mux10~10_combout\) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux10~8_combout\ & (\source2|Mux10~3_combout\ & (\i_rs2_addr[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux10~8_combout\,
	datab => \source2|Mux10~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux10~10_combout\,
	combout => \source2|Mux10~11_combout\);

-- Location: LCCOMB_X28_Y27_N30
\source2|Mux10~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~12_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(21)))) # (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(21),
	datad => \register[6].registers|out\(21),
	combout => \source2|Mux10~12_combout\);

-- Location: LCCOMB_X27_Y27_N18
\source2|Mux10~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux10~12_combout\ & ((\register[7].registers|out\(21)))) # (!\source2|Mux10~12_combout\ & (\register[5].registers|out\(21))))) # (!\i_rs2_addr[0]~input_o\ & 
-- (((\source2|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[5].registers|out\(21),
	datac => \register[7].registers|out\(21),
	datad => \source2|Mux10~12_combout\,
	combout => \source2|Mux10~13_combout\);

-- Location: LCCOMB_X26_Y27_N14
\source2|Mux10~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux10~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(21)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux10~13_combout\,
	datac => \register[1].registers|out\(21),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux10~14_combout\);

-- Location: LCCOMB_X25_Y27_N12
\source2|Mux10~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~15_combout\ = (\source2|Mux10~14_combout\ & (((\register[3].registers|out\(21)) # (!\source2|Mux24~2_combout\)))) # (!\source2|Mux10~14_combout\ & (\register[2].registers|out\(21) & ((\source2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(21),
	datab => \source2|Mux10~14_combout\,
	datac => \register[3].registers|out\(21),
	datad => \source2|Mux24~2_combout\,
	combout => \source2|Mux10~15_combout\);

-- Location: LCCOMB_X25_Y29_N18
\source2|Mux10~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & (\source2|Mux10~11_combout\)) # (!\source2|Mux24~0_combout\ & ((\source2|Mux10~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux10~11_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux10~15_combout\,
	combout => \source2|Mux10~16_combout\);

-- Location: LCCOMB_X28_Y29_N2
\source2|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(21))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[9].registers|out\(21),
	datac => \register[8].registers|out\(21),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y25_N16
\source2|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~1_combout\ = (\source2|Mux10~0_combout\ & (((\register[11].registers|out\(21)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux10~0_combout\ & (\register[10].registers|out\(21) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(21),
	datab => \source2|Mux10~0_combout\,
	datac => \register[11].registers|out\(21),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux10~1_combout\);

-- Location: LCCOMB_X31_Y20_N12
\source2|Mux10~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(21))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(21),
	datad => \register[14].registers|out\(21),
	combout => \source2|Mux10~17_combout\);

-- Location: LCCOMB_X30_Y20_N20
\source2|Mux10~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~18_combout\ = (\source2|Mux10~17_combout\ & (((\register[15].registers|out\(21))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux10~17_combout\ & (\i_rs2_addr[0]~input_o\ & (\register[13].registers|out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux10~17_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(21),
	datad => \register[15].registers|out\(21),
	combout => \source2|Mux10~18_combout\);

-- Location: LCCOMB_X25_Y29_N28
\source2|Mux10~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux10~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux10~16_combout\ & ((\source2|Mux10~18_combout\))) # (!\source2|Mux10~16_combout\ & (\source2|Mux10~1_combout\)))) # (!\source2|Mux24~1_combout\ & (\source2|Mux10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux10~16_combout\,
	datac => \source2|Mux10~1_combout\,
	datad => \source2|Mux10~18_combout\,
	combout => \source2|Mux10~19_combout\);

-- Location: LCCOMB_X30_Y20_N6
\source2|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(22)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(22),
	datad => \register[13].registers|out\(22),
	combout => \source2|Mux9~17_combout\);

-- Location: LCCOMB_X31_Y20_N22
\source2|Mux9~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~18_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux9~17_combout\ & ((\register[15].registers|out\(22)))) # (!\source2|Mux9~17_combout\ & (\register[14].registers|out\(22))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux9~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux9~17_combout\,
	datac => \register[14].registers|out\(22),
	datad => \register[15].registers|out\(22),
	combout => \source2|Mux9~18_combout\);

-- Location: LCCOMB_X27_Y18_N10
\source2|Mux9~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~0_combout\ = (\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\) # ((\register[22].registers|out\(22))))) # (!\i_rs2_addr[2]~input_o\ & (!\i_rs2_addr[3]~input_o\ & (\register[18].registers|out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[18].registers|out\(22),
	datad => \register[22].registers|out\(22),
	combout => \source2|Mux9~0_combout\);

-- Location: LCCOMB_X27_Y21_N30
\source2|Mux9~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~1_combout\ = (\source2|Mux9~0_combout\ & (((\register[30].registers|out\(22))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux9~0_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[26].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux9~0_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[30].registers|out\(22),
	datad => \register[26].registers|out\(22),
	combout => \source2|Mux9~1_combout\);

-- Location: LCCOMB_X29_Y18_N18
\source2|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~7_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(22)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(22),
	datad => \register[23].registers|out\(22),
	combout => \source2|Mux9~7_combout\);

-- Location: LCCOMB_X28_Y18_N30
\source2|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~8_combout\ = (\source2|Mux9~7_combout\ & (((\register[31].registers|out\(22))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux9~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux9~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(22),
	datad => \register[27].registers|out\(22),
	combout => \source2|Mux9~8_combout\);

-- Location: LCCOMB_X26_Y25_N26
\source2|Mux9~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(22)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(22) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(22),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(22),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux9~2_combout\);

-- Location: LCCOMB_X29_Y25_N10
\source2|Mux9~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux9~2_combout\ & (\register[29].registers|out\(22))) # (!\source2|Mux9~2_combout\ & ((\register[21].registers|out\(22)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux9~2_combout\,
	datac => \register[29].registers|out\(22),
	datad => \register[21].registers|out\(22),
	combout => \source2|Mux9~3_combout\);

-- Location: LCCOMB_X26_Y23_N20
\source2|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(22)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(22) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[24].registers|out\(22),
	datac => \register[16].registers|out\(22),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux9~4_combout\);

-- Location: LCCOMB_X27_Y23_N22
\source2|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~5_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux9~4_combout\ & (\register[28].registers|out\(22))) # (!\source2|Mux9~4_combout\ & ((\register[20].registers|out\(22)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux9~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux9~4_combout\,
	datac => \register[28].registers|out\(22),
	datad => \register[20].registers|out\(22),
	combout => \source2|Mux9~5_combout\);

-- Location: LCCOMB_X28_Y26_N12
\source2|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux9~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux9~3_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux9~5_combout\,
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux9~6_combout\);

-- Location: LCCOMB_X28_Y26_N22
\source2|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux9~6_combout\ & ((\source2|Mux9~8_combout\))) # (!\source2|Mux9~6_combout\ & (\source2|Mux9~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux9~1_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux9~8_combout\,
	datad => \source2|Mux9~6_combout\,
	combout => \source2|Mux9~9_combout\);

-- Location: LCCOMB_X31_Y26_N16
\source2|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(22))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(22),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(22),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux9~12_combout\);

-- Location: LCCOMB_X32_Y26_N12
\source2|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~13_combout\ = (\source2|Mux9~12_combout\ & (((\register[7].registers|out\(22)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux9~12_combout\ & (\register[6].registers|out\(22) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux9~12_combout\,
	datab => \register[6].registers|out\(22),
	datac => \register[7].registers|out\(22),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux9~13_combout\);

-- Location: LCCOMB_X26_Y27_N24
\source2|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux9~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(22)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux9~13_combout\,
	datac => \register[1].registers|out\(22),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux9~14_combout\);

-- Location: LCCOMB_X27_Y24_N24
\source2|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux9~14_combout\ & (\register[3].registers|out\(22))) # (!\source2|Mux9~14_combout\ & ((\register[2].registers|out\(22)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux9~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux9~14_combout\,
	datac => \register[3].registers|out\(22),
	datad => \register[2].registers|out\(22),
	combout => \source2|Mux9~15_combout\);

-- Location: LCCOMB_X31_Y24_N0
\source2|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(22)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(22) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(22),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(22),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux9~10_combout\);

-- Location: LCCOMB_X28_Y26_N0
\source2|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~11_combout\ = (\source2|Mux9~10_combout\ & (((\register[11].registers|out\(22))) # (!\i_rs2_addr[0]~input_o\))) # (!\source2|Mux9~10_combout\ & (\i_rs2_addr[0]~input_o\ & ((\register[9].registers|out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux9~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[11].registers|out\(22),
	datad => \register[9].registers|out\(22),
	combout => \source2|Mux9~11_combout\);

-- Location: LCCOMB_X28_Y26_N24
\source2|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~16_combout\ = (\source2|Mux24~0_combout\ & (\source2|Mux24~1_combout\)) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & ((\source2|Mux9~11_combout\))) # (!\source2|Mux24~1_combout\ & (\source2|Mux9~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux9~15_combout\,
	datad => \source2|Mux9~11_combout\,
	combout => \source2|Mux9~16_combout\);

-- Location: LCCOMB_X28_Y26_N26
\source2|Mux9~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux9~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux9~16_combout\ & (\source2|Mux9~18_combout\)) # (!\source2|Mux9~16_combout\ & ((\source2|Mux9~9_combout\))))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux9~18_combout\,
	datac => \source2|Mux9~9_combout\,
	datad => \source2|Mux9~16_combout\,
	combout => \source2|Mux9~19_combout\);

-- Location: LCCOMB_X31_Y20_N26
\source2|Mux8~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(23))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(23),
	datad => \register[14].registers|out\(23),
	combout => \source2|Mux8~17_combout\);

-- Location: LCCOMB_X28_Y20_N20
\source2|Mux8~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux8~17_combout\ & (\register[15].registers|out\(23))) # (!\source2|Mux8~17_combout\ & ((\register[13].registers|out\(23)))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(23),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(23),
	datad => \source2|Mux8~17_combout\,
	combout => \source2|Mux8~18_combout\);

-- Location: LCCOMB_X29_Y18_N14
\source2|Mux8~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~9_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(23)))) # (!\i_rs2_addr[2]~input_o\ & (\register[19].registers|out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[19].registers|out\(23),
	datad => \register[23].registers|out\(23),
	combout => \source2|Mux8~9_combout\);

-- Location: LCCOMB_X28_Y18_N10
\source2|Mux8~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~10_combout\ = (\source2|Mux8~9_combout\ & (((\register[31].registers|out\(23))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux8~9_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux8~9_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(23),
	datad => \register[27].registers|out\(23),
	combout => \source2|Mux8~10_combout\);

-- Location: LCCOMB_X26_Y25_N22
\source2|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(23)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(23) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[25].registers|out\(23),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[17].registers|out\(23),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux8~2_combout\);

-- Location: LCCOMB_X29_Y25_N22
\source2|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~3_combout\ = (\source2|Mux8~2_combout\ & (((\register[29].registers|out\(23)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux8~2_combout\ & (\register[21].registers|out\(23) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux8~2_combout\,
	datab => \register[21].registers|out\(23),
	datac => \register[29].registers|out\(23),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux8~3_combout\);

-- Location: LCCOMB_X26_Y23_N8
\source2|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(23)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(23) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[24].registers|out\(23),
	datac => \register[16].registers|out\(23),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux8~6_combout\);

-- Location: LCCOMB_X27_Y23_N2
\source2|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux8~6_combout\ & ((\register[28].registers|out\(23)))) # (!\source2|Mux8~6_combout\ & (\register[20].registers|out\(23))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[20].registers|out\(23),
	datac => \register[28].registers|out\(23),
	datad => \source2|Mux8~6_combout\,
	combout => \source2|Mux8~7_combout\);

-- Location: LCCOMB_X27_Y18_N6
\source2|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~4_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(23)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[18].registers|out\(23) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[22].registers|out\(23),
	datac => \register[18].registers|out\(23),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux8~4_combout\);

-- Location: LCCOMB_X27_Y21_N18
\source2|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux8~4_combout\ & (\register[30].registers|out\(23))) # (!\source2|Mux8~4_combout\ & ((\register[26].registers|out\(23)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux8~4_combout\,
	datac => \register[30].registers|out\(23),
	datad => \register[26].registers|out\(23),
	combout => \source2|Mux8~5_combout\);

-- Location: LCCOMB_X28_Y28_N12
\source2|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~8_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\source2|Mux8~5_combout\))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux8~7_combout\,
	datab => \source2|Mux8~5_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux8~8_combout\);

-- Location: LCCOMB_X28_Y28_N22
\source2|Mux8~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux8~8_combout\ & (\source2|Mux8~10_combout\)) # (!\source2|Mux8~8_combout\ & ((\source2|Mux8~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux8~10_combout\,
	datab => \source2|Mux8~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux8~8_combout\,
	combout => \source2|Mux8~11_combout\);

-- Location: LCCOMB_X31_Y26_N20
\source2|Mux8~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~12_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(23)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[4].registers|out\(23) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(23),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(23),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux8~12_combout\);

-- Location: LCCOMB_X30_Y26_N20
\source2|Mux8~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux8~12_combout\ & ((\register[7].registers|out\(23)))) # (!\source2|Mux8~12_combout\ & (\register[5].registers|out\(23))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(23),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(23),
	datad => \source2|Mux8~12_combout\,
	combout => \source2|Mux8~13_combout\);

-- Location: LCCOMB_X30_Y26_N26
\source2|Mux8~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & ((\source2|Mux8~13_combout\))) # (!\source2|Mux24~4_combout\ & (\register[1].registers|out\(23))))) # (!\source2|Mux24~3_combout\ & (\source2|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux24~4_combout\,
	datac => \register[1].registers|out\(23),
	datad => \source2|Mux8~13_combout\,
	combout => \source2|Mux8~14_combout\);

-- Location: LCCOMB_X30_Y23_N30
\source2|Mux8~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux8~14_combout\ & (\register[3].registers|out\(23))) # (!\source2|Mux8~14_combout\ & ((\register[2].registers|out\(23)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux8~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux8~14_combout\,
	datac => \register[3].registers|out\(23),
	datad => \register[2].registers|out\(23),
	combout => \source2|Mux8~15_combout\);

-- Location: LCCOMB_X30_Y23_N24
\source2|Mux8~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~16_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux8~11_combout\) # ((\source2|Mux24~1_combout\)))) # (!\source2|Mux24~0_combout\ & (((!\source2|Mux24~1_combout\ & \source2|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux8~11_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux8~15_combout\,
	combout => \source2|Mux8~16_combout\);

-- Location: LCCOMB_X31_Y25_N14
\source2|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(23))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[9].registers|out\(23),
	datac => \register[8].registers|out\(23),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux8~0_combout\);

-- Location: LCCOMB_X31_Y23_N24
\source2|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux8~0_combout\ & ((\register[11].registers|out\(23)))) # (!\source2|Mux8~0_combout\ & (\register[10].registers|out\(23))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[10].registers|out\(23),
	datac => \register[11].registers|out\(23),
	datad => \source2|Mux8~0_combout\,
	combout => \source2|Mux8~1_combout\);

-- Location: LCCOMB_X30_Y23_N26
\source2|Mux8~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux8~19_combout\ = (\source2|Mux8~16_combout\ & ((\source2|Mux8~18_combout\) # ((!\source2|Mux24~1_combout\)))) # (!\source2|Mux8~16_combout\ & (((\source2|Mux24~1_combout\ & \source2|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux8~18_combout\,
	datab => \source2|Mux8~16_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux8~1_combout\,
	combout => \source2|Mux8~19_combout\);

-- Location: LCCOMB_X29_Y28_N26
\source2|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(24))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(24),
	datad => \register[25].registers|out\(24),
	combout => \source2|Mux7~2_combout\);

-- Location: LCCOMB_X29_Y25_N18
\source2|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux7~2_combout\ & ((\register[29].registers|out\(24)))) # (!\source2|Mux7~2_combout\ & (\register[21].registers|out\(24))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(24),
	datac => \register[29].registers|out\(24),
	datad => \source2|Mux7~2_combout\,
	combout => \source2|Mux7~3_combout\);

-- Location: LCCOMB_X26_Y23_N28
\source2|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[24].registers|out\(24))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[16].registers|out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(24),
	datad => \register[24].registers|out\(24),
	combout => \source2|Mux7~4_combout\);

-- Location: LCCOMB_X25_Y24_N30
\source2|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~5_combout\ = (\source2|Mux7~4_combout\ & (((\register[28].registers|out\(24)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux7~4_combout\ & (\register[20].registers|out\(24) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux7~4_combout\,
	datab => \register[20].registers|out\(24),
	datac => \register[28].registers|out\(24),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux7~5_combout\);

-- Location: LCCOMB_X30_Y21_N28
\source2|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~6_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\source2|Mux7~3_combout\)) # (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux7~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux7~3_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \source2|Mux7~5_combout\,
	combout => \source2|Mux7~6_combout\);

-- Location: LCCOMB_X26_Y21_N2
\source2|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~0_combout\ = (\i_rs2_addr[3]~input_o\ & (((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & (\register[22].registers|out\(24))) # (!\i_rs2_addr[2]~input_o\ & ((\register[18].registers|out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[22].registers|out\(24),
	datac => \register[18].registers|out\(24),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y21_N22
\source2|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~1_combout\ = (\source2|Mux7~0_combout\ & (((\register[30].registers|out\(24)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux7~0_combout\ & (\register[26].registers|out\(24) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux7~0_combout\,
	datab => \register[26].registers|out\(24),
	datac => \register[30].registers|out\(24),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y19_N18
\source2|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(24)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(24) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(24),
	datac => \register[19].registers|out\(24),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux7~7_combout\);

-- Location: LCCOMB_X30_Y21_N10
\source2|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~8_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux7~7_combout\ & ((\register[31].registers|out\(24)))) # (!\source2|Mux7~7_combout\ & (\register[27].registers|out\(24))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[27].registers|out\(24),
	datac => \register[31].registers|out\(24),
	datad => \source2|Mux7~7_combout\,
	combout => \source2|Mux7~8_combout\);

-- Location: LCCOMB_X30_Y21_N22
\source2|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux7~6_combout\ & ((\source2|Mux7~8_combout\))) # (!\source2|Mux7~6_combout\ & (\source2|Mux7~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux7~6_combout\,
	datac => \source2|Mux7~1_combout\,
	datad => \source2|Mux7~8_combout\,
	combout => \source2|Mux7~9_combout\);

-- Location: LCCOMB_X31_Y24_N12
\source2|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[10].registers|out\(24))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[8].registers|out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[8].registers|out\(24),
	datad => \register[10].registers|out\(24),
	combout => \source2|Mux7~10_combout\);

-- Location: LCCOMB_X30_Y25_N16
\source2|Mux7~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~11_combout\ = (\source2|Mux7~10_combout\ & (((\register[11].registers|out\(24)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux7~10_combout\ & (\register[9].registers|out\(24) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux7~10_combout\,
	datab => \register[9].registers|out\(24),
	datac => \register[11].registers|out\(24),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux7~11_combout\);

-- Location: LCCOMB_X31_Y26_N24
\source2|Mux7~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(24))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(24),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(24),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux7~12_combout\);

-- Location: LCCOMB_X32_Y26_N16
\source2|Mux7~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux7~12_combout\ & (\register[7].registers|out\(24))) # (!\source2|Mux7~12_combout\ & ((\register[6].registers|out\(24)))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux7~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux7~12_combout\,
	datac => \register[7].registers|out\(24),
	datad => \register[6].registers|out\(24),
	combout => \source2|Mux7~13_combout\);

-- Location: LCCOMB_X31_Y27_N12
\source2|Mux7~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux7~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(24),
	datad => \source2|Mux7~13_combout\,
	combout => \source2|Mux7~14_combout\);

-- Location: LCCOMB_X30_Y23_N2
\source2|Mux7~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux7~14_combout\ & (\register[3].registers|out\(24))) # (!\source2|Mux7~14_combout\ & ((\register[2].registers|out\(24)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux7~14_combout\,
	datac => \register[3].registers|out\(24),
	datad => \register[2].registers|out\(24),
	combout => \source2|Mux7~15_combout\);

-- Location: LCCOMB_X30_Y21_N24
\source2|Mux7~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~16_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux7~11_combout\) # ((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux7~15_combout\ & !\source2|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux7~11_combout\,
	datac => \source2|Mux7~15_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux7~16_combout\);

-- Location: LCCOMB_X30_Y20_N18
\source2|Mux7~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(24)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(24),
	datad => \register[13].registers|out\(24),
	combout => \source2|Mux7~17_combout\);

-- Location: LCCOMB_X31_Y21_N30
\source2|Mux7~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~18_combout\ = (\source2|Mux7~17_combout\ & (((\register[15].registers|out\(24))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux7~17_combout\ & (\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux7~17_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(24),
	datad => \register[15].registers|out\(24),
	combout => \source2|Mux7~18_combout\);

-- Location: LCCOMB_X30_Y21_N26
\source2|Mux7~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux7~19_combout\ = (\source2|Mux7~16_combout\ & (((\source2|Mux7~18_combout\) # (!\source2|Mux24~0_combout\)))) # (!\source2|Mux7~16_combout\ & (\source2|Mux7~9_combout\ & (\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux7~9_combout\,
	datab => \source2|Mux7~16_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux7~18_combout\,
	combout => \source2|Mux7~19_combout\);

-- Location: LCCOMB_X31_Y25_N18
\source2|Mux6~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(25))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[9].registers|out\(25),
	datac => \register[8].registers|out\(25),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux6~0_combout\);

-- Location: LCCOMB_X31_Y23_N28
\source2|Mux6~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~1_combout\ = (\source2|Mux6~0_combout\ & (((\register[11].registers|out\(25))) # (!\i_rs2_addr[1]~input_o\))) # (!\source2|Mux6~0_combout\ & (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux6~0_combout\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(25),
	datad => \register[10].registers|out\(25),
	combout => \source2|Mux6~1_combout\);

-- Location: LCCOMB_X30_Y20_N4
\source2|Mux6~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(25))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(25),
	datad => \register[14].registers|out\(25),
	combout => \source2|Mux6~17_combout\);

-- Location: LCCOMB_X29_Y20_N28
\source2|Mux6~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux6~17_combout\ & (\register[15].registers|out\(25))) # (!\source2|Mux6~17_combout\ & ((\register[13].registers|out\(25)))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(25),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(25),
	datad => \source2|Mux6~17_combout\,
	combout => \source2|Mux6~18_combout\);

-- Location: LCCOMB_X27_Y19_N14
\source2|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(25)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(25) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(25),
	datac => \register[19].registers|out\(25),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux6~9_combout\);

-- Location: LCCOMB_X28_Y19_N22
\source2|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~10_combout\ = (\source2|Mux6~9_combout\ & (((\register[31].registers|out\(25))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux6~9_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux6~9_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(25),
	datad => \register[27].registers|out\(25),
	combout => \source2|Mux6~10_combout\);

-- Location: LCCOMB_X29_Y28_N22
\source2|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(25))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(25),
	datad => \register[25].registers|out\(25),
	combout => \source2|Mux6~2_combout\);

-- Location: LCCOMB_X29_Y25_N6
\source2|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux6~2_combout\ & ((\register[29].registers|out\(25)))) # (!\source2|Mux6~2_combout\ & (\register[21].registers|out\(25))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(25),
	datac => \register[29].registers|out\(25),
	datad => \source2|Mux6~2_combout\,
	combout => \source2|Mux6~3_combout\);

-- Location: LCCOMB_X26_Y24_N24
\source2|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(25)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(25) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(25),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(25),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux6~6_combout\);

-- Location: LCCOMB_X25_Y24_N2
\source2|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux6~6_combout\ & ((\register[28].registers|out\(25)))) # (!\source2|Mux6~6_combout\ & (\register[20].registers|out\(25))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[20].registers|out\(25),
	datac => \register[28].registers|out\(25),
	datad => \source2|Mux6~6_combout\,
	combout => \source2|Mux6~7_combout\);

-- Location: LCCOMB_X24_Y22_N30
\source2|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(25)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(25),
	datad => \register[22].registers|out\(25),
	combout => \source2|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y21_N2
\source2|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~5_combout\ = (\source2|Mux6~4_combout\ & (((\register[30].registers|out\(25)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux6~4_combout\ & (\register[26].registers|out\(25) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux6~4_combout\,
	datab => \register[26].registers|out\(25),
	datac => \register[30].registers|out\(25),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux6~5_combout\);

-- Location: LCCOMB_X29_Y20_N20
\source2|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~8_combout\ = (\i_rs2_addr[0]~input_o\ & (\i_rs2_addr[1]~input_o\)) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & ((\source2|Mux6~5_combout\))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux6~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux6~7_combout\,
	datad => \source2|Mux6~5_combout\,
	combout => \source2|Mux6~8_combout\);

-- Location: LCCOMB_X29_Y20_N6
\source2|Mux6~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux6~8_combout\ & (\source2|Mux6~10_combout\)) # (!\source2|Mux6~8_combout\ & ((\source2|Mux6~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux6~10_combout\,
	datac => \source2|Mux6~3_combout\,
	datad => \source2|Mux6~8_combout\,
	combout => \source2|Mux6~11_combout\);

-- Location: LCCOMB_X30_Y27_N0
\source2|Mux6~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~12_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[6].registers|out\(25))) # (!\i_rs2_addr[1]~input_o\ & ((\register[4].registers|out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(25),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[4].registers|out\(25),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux6~12_combout\);

-- Location: LCCOMB_X30_Y26_N10
\source2|Mux6~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~13_combout\ = (\source2|Mux6~12_combout\ & (((\register[7].registers|out\(25)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux6~12_combout\ & (\register[5].registers|out\(25) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(25),
	datab => \source2|Mux6~12_combout\,
	datac => \register[7].registers|out\(25),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux6~13_combout\);

-- Location: LCCOMB_X30_Y26_N24
\source2|Mux6~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & ((\source2|Mux6~13_combout\))) # (!\source2|Mux24~4_combout\ & (\register[1].registers|out\(25))))) # (!\source2|Mux24~3_combout\ & (\source2|Mux24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux24~4_combout\,
	datac => \register[1].registers|out\(25),
	datad => \source2|Mux6~13_combout\,
	combout => \source2|Mux6~14_combout\);

-- Location: LCCOMB_X29_Y26_N4
\source2|Mux6~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux6~14_combout\ & ((\register[3].registers|out\(25)))) # (!\source2|Mux6~14_combout\ & (\register[2].registers|out\(25))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \register[2].registers|out\(25),
	datac => \register[3].registers|out\(25),
	datad => \source2|Mux6~14_combout\,
	combout => \source2|Mux6~15_combout\);

-- Location: LCCOMB_X29_Y20_N16
\source2|Mux6~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~16_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux6~11_combout\) # ((\source2|Mux24~1_combout\)))) # (!\source2|Mux24~0_combout\ & (((!\source2|Mux24~1_combout\ & \source2|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux6~11_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux6~15_combout\,
	combout => \source2|Mux6~16_combout\);

-- Location: LCCOMB_X29_Y20_N2
\source2|Mux6~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux6~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux6~16_combout\ & ((\source2|Mux6~18_combout\))) # (!\source2|Mux6~16_combout\ & (\source2|Mux6~1_combout\)))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux6~1_combout\,
	datab => \source2|Mux6~18_combout\,
	datac => \source2|Mux24~1_combout\,
	datad => \source2|Mux6~16_combout\,
	combout => \source2|Mux6~19_combout\);

-- Location: LCCOMB_X29_Y24_N30
\source2|Mux5~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~12_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[5].registers|out\(26))) # (!\i_rs2_addr[0]~input_o\ & ((\register[4].registers|out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[5].registers|out\(26),
	datac => \register[4].registers|out\(26),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux5~12_combout\);

-- Location: LCCOMB_X31_Y27_N18
\source2|Mux5~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux5~12_combout\ & (\register[7].registers|out\(26))) # (!\source2|Mux5~12_combout\ & ((\register[6].registers|out\(26)))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux5~12_combout\,
	datac => \register[7].registers|out\(26),
	datad => \register[6].registers|out\(26),
	combout => \source2|Mux5~13_combout\);

-- Location: LCCOMB_X31_Y27_N24
\source2|Mux5~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux5~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(26),
	datad => \source2|Mux5~13_combout\,
	combout => \source2|Mux5~14_combout\);

-- Location: LCCOMB_X29_Y26_N8
\source2|Mux5~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux5~14_combout\ & ((\register[3].registers|out\(26)))) # (!\source2|Mux5~14_combout\ & (\register[2].registers|out\(26))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(26),
	datab => \source2|Mux24~2_combout\,
	datac => \register[3].registers|out\(26),
	datad => \source2|Mux5~14_combout\,
	combout => \source2|Mux5~15_combout\);

-- Location: LCCOMB_X31_Y25_N6
\source2|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(26)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(26) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[10].registers|out\(26),
	datac => \register[8].registers|out\(26),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux5~10_combout\);

-- Location: LCCOMB_X30_Y25_N20
\source2|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~11_combout\ = (\source2|Mux5~10_combout\ & (((\register[11].registers|out\(26)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux5~10_combout\ & (\register[9].registers|out\(26) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux5~10_combout\,
	datab => \register[9].registers|out\(26),
	datac => \register[11].registers|out\(26),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux5~11_combout\);

-- Location: LCCOMB_X26_Y20_N24
\source2|Mux5~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~16_combout\ = (\source2|Mux24~0_combout\ & (((\source2|Mux24~1_combout\)))) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & ((\source2|Mux5~11_combout\))) # (!\source2|Mux24~1_combout\ & (\source2|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux5~15_combout\,
	datac => \source2|Mux5~11_combout\,
	datad => \source2|Mux24~1_combout\,
	combout => \source2|Mux5~16_combout\);

-- Location: LCCOMB_X27_Y19_N2
\source2|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(26)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(26) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(26),
	datac => \register[19].registers|out\(26),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux5~7_combout\);

-- Location: LCCOMB_X28_Y19_N26
\source2|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~8_combout\ = (\source2|Mux5~7_combout\ & (((\register[31].registers|out\(26))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux5~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux5~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(26),
	datad => \register[27].registers|out\(26),
	combout => \source2|Mux5~8_combout\);

-- Location: LCCOMB_X26_Y21_N6
\source2|Mux5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~0_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(26)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(26),
	datad => \register[22].registers|out\(26),
	combout => \source2|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y21_N26
\source2|Mux5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux5~0_combout\ & (\register[30].registers|out\(26))) # (!\source2|Mux5~0_combout\ & ((\register[26].registers|out\(26)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux5~0_combout\,
	datac => \register[30].registers|out\(26),
	datad => \register[26].registers|out\(26),
	combout => \source2|Mux5~1_combout\);

-- Location: LCCOMB_X29_Y28_N10
\source2|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(26))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(26),
	datad => \register[25].registers|out\(26),
	combout => \source2|Mux5~2_combout\);

-- Location: LCCOMB_X29_Y25_N26
\source2|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~3_combout\ = (\source2|Mux5~2_combout\ & (((\register[29].registers|out\(26)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux5~2_combout\ & (\register[21].registers|out\(26) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux5~2_combout\,
	datab => \register[21].registers|out\(26),
	datac => \register[29].registers|out\(26),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux5~3_combout\);

-- Location: LCCOMB_X26_Y24_N4
\source2|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~4_combout\ = (\i_rs2_addr[2]~input_o\ & (\i_rs2_addr[3]~input_o\)) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(26)))) # (!\i_rs2_addr[3]~input_o\ & (\register[16].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(26),
	datad => \register[24].registers|out\(26),
	combout => \source2|Mux5~4_combout\);

-- Location: LCCOMB_X25_Y24_N14
\source2|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~5_combout\ = (\source2|Mux5~4_combout\ & (((\register[28].registers|out\(26)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux5~4_combout\ & (\register[20].registers|out\(26) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux5~4_combout\,
	datab => \register[20].registers|out\(26),
	datac => \register[28].registers|out\(26),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux5~5_combout\);

-- Location: LCCOMB_X26_Y20_N28
\source2|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux5~3_combout\) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((!\i_rs2_addr[1]~input_o\ & \source2|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux5~3_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux5~5_combout\,
	combout => \source2|Mux5~6_combout\);

-- Location: LCCOMB_X26_Y20_N14
\source2|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux5~6_combout\ & (\source2|Mux5~8_combout\)) # (!\source2|Mux5~6_combout\ & ((\source2|Mux5~1_combout\))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux5~8_combout\,
	datab => \source2|Mux5~1_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux5~6_combout\,
	combout => \source2|Mux5~9_combout\);

-- Location: LCCOMB_X30_Y20_N30
\source2|Mux5~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(26)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(26),
	datad => \register[13].registers|out\(26),
	combout => \source2|Mux5~17_combout\);

-- Location: LCCOMB_X26_Y20_N12
\source2|Mux5~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~18_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux5~17_combout\ & (\register[15].registers|out\(26))) # (!\source2|Mux5~17_combout\ & ((\register[14].registers|out\(26)))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(26),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(26),
	datad => \source2|Mux5~17_combout\,
	combout => \source2|Mux5~18_combout\);

-- Location: LCCOMB_X26_Y20_N26
\source2|Mux5~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux5~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux5~16_combout\ & ((\source2|Mux5~18_combout\))) # (!\source2|Mux5~16_combout\ & (\source2|Mux5~9_combout\)))) # (!\source2|Mux24~0_combout\ & (\source2|Mux5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux5~16_combout\,
	datac => \source2|Mux5~9_combout\,
	datad => \source2|Mux5~18_combout\,
	combout => \source2|Mux5~19_combout\);

-- Location: LCCOMB_X30_Y20_N24
\source2|Mux4~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(27))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(27),
	datad => \register[14].registers|out\(27),
	combout => \source2|Mux4~17_combout\);

-- Location: LCCOMB_X32_Y24_N6
\source2|Mux4~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux4~17_combout\ & ((\register[15].registers|out\(27)))) # (!\source2|Mux4~17_combout\ & (\register[13].registers|out\(27))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux4~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux4~17_combout\,
	datac => \register[13].registers|out\(27),
	datad => \register[15].registers|out\(27),
	combout => \source2|Mux4~18_combout\);

-- Location: LCCOMB_X31_Y25_N26
\source2|Mux4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(27))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[9].registers|out\(27),
	datac => \register[8].registers|out\(27),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux4~0_combout\);

-- Location: LCCOMB_X31_Y23_N0
\source2|Mux4~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~1_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux4~0_combout\ & ((\register[11].registers|out\(27)))) # (!\source2|Mux4~0_combout\ & (\register[10].registers|out\(27))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(27),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[11].registers|out\(27),
	datad => \source2|Mux4~0_combout\,
	combout => \source2|Mux4~1_combout\);

-- Location: LCCOMB_X30_Y27_N6
\source2|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~12_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[6].registers|out\(27))) # (!\i_rs2_addr[1]~input_o\ & ((\register[4].registers|out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(27),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[4].registers|out\(27),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux4~12_combout\);

-- Location: LCCOMB_X29_Y27_N0
\source2|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~13_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux4~12_combout\ & ((\register[7].registers|out\(27)))) # (!\source2|Mux4~12_combout\ & (\register[5].registers|out\(27))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(27),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[7].registers|out\(27),
	datad => \source2|Mux4~12_combout\,
	combout => \source2|Mux4~13_combout\);

-- Location: LCCOMB_X26_Y27_N26
\source2|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux4~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(27)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux4~13_combout\,
	datac => \register[1].registers|out\(27),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux4~14_combout\);

-- Location: LCCOMB_X27_Y24_N22
\source2|Mux4~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux4~14_combout\ & (\register[3].registers|out\(27))) # (!\source2|Mux4~14_combout\ & ((\register[2].registers|out\(27)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux4~14_combout\,
	datac => \register[3].registers|out\(27),
	datad => \register[2].registers|out\(27),
	combout => \source2|Mux4~15_combout\);

-- Location: LCCOMB_X27_Y19_N6
\source2|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(27)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(27) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(27),
	datac => \register[19].registers|out\(27),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux4~9_combout\);

-- Location: LCCOMB_X28_Y19_N14
\source2|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~10_combout\ = (\source2|Mux4~9_combout\ & (((\register[31].registers|out\(27))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux4~9_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux4~9_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(27),
	datad => \register[27].registers|out\(27),
	combout => \source2|Mux4~10_combout\);

-- Location: LCCOMB_X29_Y28_N14
\source2|Mux4~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(27))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(27),
	datad => \register[25].registers|out\(27),
	combout => \source2|Mux4~2_combout\);

-- Location: LCCOMB_X30_Y28_N28
\source2|Mux4~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux4~2_combout\ & (\register[29].registers|out\(27))) # (!\source2|Mux4~2_combout\ & ((\register[21].registers|out\(27)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux4~2_combout\,
	datac => \register[29].registers|out\(27),
	datad => \register[21].registers|out\(27),
	combout => \source2|Mux4~3_combout\);

-- Location: LCCOMB_X26_Y21_N26
\source2|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(27)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(27),
	datad => \register[22].registers|out\(27),
	combout => \source2|Mux4~4_combout\);

-- Location: LCCOMB_X25_Y21_N22
\source2|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux4~4_combout\ & ((\register[30].registers|out\(27)))) # (!\source2|Mux4~4_combout\ & (\register[26].registers|out\(27))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(27),
	datac => \register[30].registers|out\(27),
	datad => \source2|Mux4~4_combout\,
	combout => \source2|Mux4~5_combout\);

-- Location: LCCOMB_X24_Y24_N2
\source2|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~6_combout\ = (\i_rs2_addr[2]~input_o\ & (((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & ((\i_rs2_addr[3]~input_o\ & (\register[24].registers|out\(27))) # (!\i_rs2_addr[3]~input_o\ & ((\register[16].registers|out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(27),
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[16].registers|out\(27),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux4~6_combout\);

-- Location: LCCOMB_X25_Y24_N18
\source2|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~7_combout\ = (\source2|Mux4~6_combout\ & (((\register[28].registers|out\(27)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux4~6_combout\ & (\register[20].registers|out\(27) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux4~6_combout\,
	datab => \register[20].registers|out\(27),
	datac => \register[28].registers|out\(27),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux4~7_combout\);

-- Location: LCCOMB_X27_Y29_N24
\source2|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~8_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux4~5_combout\) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux4~7_combout\ & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux4~5_combout\,
	datac => \source2|Mux4~7_combout\,
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux4~8_combout\);

-- Location: LCCOMB_X27_Y29_N10
\source2|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux4~8_combout\ & (\source2|Mux4~10_combout\)) # (!\source2|Mux4~8_combout\ & ((\source2|Mux4~3_combout\))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux4~10_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux4~3_combout\,
	datad => \source2|Mux4~8_combout\,
	combout => \source2|Mux4~11_combout\);

-- Location: LCCOMB_X27_Y29_N12
\source2|Mux4~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~16_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\) # ((\source2|Mux4~11_combout\)))) # (!\source2|Mux24~0_combout\ & (!\source2|Mux24~1_combout\ & (\source2|Mux4~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux4~15_combout\,
	datad => \source2|Mux4~11_combout\,
	combout => \source2|Mux4~16_combout\);

-- Location: LCCOMB_X27_Y29_N30
\source2|Mux4~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux4~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux4~16_combout\ & (\source2|Mux4~18_combout\)) # (!\source2|Mux4~16_combout\ & ((\source2|Mux4~1_combout\))))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux4~18_combout\,
	datac => \source2|Mux4~1_combout\,
	datad => \source2|Mux4~16_combout\,
	combout => \source2|Mux4~19_combout\);

-- Location: LCCOMB_X27_Y19_N26
\source2|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(28)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(28) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(28),
	datac => \register[19].registers|out\(28),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux3~7_combout\);

-- Location: LCCOMB_X28_Y19_N10
\source2|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~8_combout\ = (\source2|Mux3~7_combout\ & (((\register[31].registers|out\(28))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux3~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux3~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(28),
	datad => \register[27].registers|out\(28),
	combout => \source2|Mux3~8_combout\);

-- Location: LCCOMB_X26_Y21_N30
\source2|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~0_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(28)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(28),
	datad => \register[22].registers|out\(28),
	combout => \source2|Mux3~0_combout\);

-- Location: LCCOMB_X25_Y21_N2
\source2|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~1_combout\ = (\source2|Mux3~0_combout\ & (((\register[30].registers|out\(28)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux3~0_combout\ & (\register[26].registers|out\(28) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux3~0_combout\,
	datab => \register[26].registers|out\(28),
	datac => \register[30].registers|out\(28),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux3~1_combout\);

-- Location: LCCOMB_X29_Y28_N2
\source2|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(28))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(28),
	datad => \register[25].registers|out\(28),
	combout => \source2|Mux3~2_combout\);

-- Location: LCCOMB_X30_Y28_N0
\source2|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux3~2_combout\ & ((\register[29].registers|out\(28)))) # (!\source2|Mux3~2_combout\ & (\register[21].registers|out\(28))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[21].registers|out\(28),
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[29].registers|out\(28),
	datad => \source2|Mux3~2_combout\,
	combout => \source2|Mux3~3_combout\);

-- Location: LCCOMB_X26_Y24_N8
\source2|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(28)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(28) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(28),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(28),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux3~4_combout\);

-- Location: LCCOMB_X25_Y24_N22
\source2|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~5_combout\ = (\source2|Mux3~4_combout\ & (((\register[28].registers|out\(28)) # (!\i_rs2_addr[2]~input_o\)))) # (!\source2|Mux3~4_combout\ & (\register[20].registers|out\(28) & ((\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[20].registers|out\(28),
	datab => \source2|Mux3~4_combout\,
	datac => \register[28].registers|out\(28),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux3~5_combout\);

-- Location: LCCOMB_X29_Y21_N20
\source2|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\source2|Mux3~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & ((\source2|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \source2|Mux3~3_combout\,
	datad => \source2|Mux3~5_combout\,
	combout => \source2|Mux3~6_combout\);

-- Location: LCCOMB_X29_Y21_N14
\source2|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux3~6_combout\ & (\source2|Mux3~8_combout\)) # (!\source2|Mux3~6_combout\ & ((\source2|Mux3~1_combout\))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux3~8_combout\,
	datab => \source2|Mux3~1_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \source2|Mux3~6_combout\,
	combout => \source2|Mux3~9_combout\);

-- Location: LCCOMB_X30_Y20_N26
\source2|Mux3~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~17_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(28)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[12].registers|out\(28) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[13].registers|out\(28),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(28),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux3~17_combout\);

-- Location: LCCOMB_X29_Y21_N28
\source2|Mux3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~18_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux3~17_combout\ & (\register[15].registers|out\(28))) # (!\source2|Mux3~17_combout\ & ((\register[14].registers|out\(28)))))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(28),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[14].registers|out\(28),
	datad => \source2|Mux3~17_combout\,
	combout => \source2|Mux3~18_combout\);

-- Location: LCCOMB_X31_Y25_N30
\source2|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(28)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(28) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[10].registers|out\(28),
	datac => \register[8].registers|out\(28),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux3~10_combout\);

-- Location: LCCOMB_X30_Y25_N8
\source2|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~11_combout\ = (\source2|Mux3~10_combout\ & (((\register[11].registers|out\(28)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux3~10_combout\ & (\register[9].registers|out\(28) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux3~10_combout\,
	datab => \register[9].registers|out\(28),
	datac => \register[11].registers|out\(28),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux3~11_combout\);

-- Location: LCCOMB_X30_Y27_N26
\source2|Mux3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\register[5].registers|out\(28)) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\register[4].registers|out\(28) & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[5].registers|out\(28),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[4].registers|out\(28),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux3~12_combout\);

-- Location: LCCOMB_X28_Y24_N12
\source2|Mux3~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~13_combout\ = (\source2|Mux3~12_combout\ & (((\register[7].registers|out\(28)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux3~12_combout\ & (\register[6].registers|out\(28) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[6].registers|out\(28),
	datab => \source2|Mux3~12_combout\,
	datac => \register[7].registers|out\(28),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux3~13_combout\);

-- Location: LCCOMB_X28_Y24_N26
\source2|Mux3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux3~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(28),
	datad => \source2|Mux3~13_combout\,
	combout => \source2|Mux3~14_combout\);

-- Location: LCCOMB_X27_Y24_N28
\source2|Mux3~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux3~14_combout\ & (\register[3].registers|out\(28))) # (!\source2|Mux3~14_combout\ & ((\register[2].registers|out\(28)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux3~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux3~14_combout\,
	datac => \register[3].registers|out\(28),
	datad => \register[2].registers|out\(28),
	combout => \source2|Mux3~15_combout\);

-- Location: LCCOMB_X29_Y21_N0
\source2|Mux3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~16_combout\ = (\source2|Mux24~0_combout\ & (\source2|Mux24~1_combout\)) # (!\source2|Mux24~0_combout\ & ((\source2|Mux24~1_combout\ & (\source2|Mux3~11_combout\)) # (!\source2|Mux24~1_combout\ & ((\source2|Mux3~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux3~11_combout\,
	datad => \source2|Mux3~15_combout\,
	combout => \source2|Mux3~16_combout\);

-- Location: LCCOMB_X29_Y21_N26
\source2|Mux3~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux3~19_combout\ = (\source2|Mux24~0_combout\ & ((\source2|Mux3~16_combout\ & ((\source2|Mux3~18_combout\))) # (!\source2|Mux3~16_combout\ & (\source2|Mux3~9_combout\)))) # (!\source2|Mux24~0_combout\ & (((\source2|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~0_combout\,
	datab => \source2|Mux3~9_combout\,
	datac => \source2|Mux3~18_combout\,
	datad => \source2|Mux3~16_combout\,
	combout => \source2|Mux3~19_combout\);

-- Location: LCCOMB_X31_Y24_N22
\source2|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(29))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[9].registers|out\(29),
	datac => \register[8].registers|out\(29),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y23_N4
\source2|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~1_combout\ = (\source2|Mux2~0_combout\ & (((\register[11].registers|out\(29)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux2~0_combout\ & (\register[10].registers|out\(29) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(29),
	datab => \source2|Mux2~0_combout\,
	datac => \register[11].registers|out\(29),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux2~1_combout\);

-- Location: LCCOMB_X31_Y20_N18
\source2|Mux2~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~17_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[14].registers|out\(29))) # (!\i_rs2_addr[1]~input_o\ & ((\register[12].registers|out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[14].registers|out\(29),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(29),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux2~17_combout\);

-- Location: LCCOMB_X28_Y21_N28
\source2|Mux2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux2~17_combout\ & (\register[15].registers|out\(29))) # (!\source2|Mux2~17_combout\ & ((\register[13].registers|out\(29)))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(29),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(29),
	datad => \source2|Mux2~17_combout\,
	combout => \source2|Mux2~18_combout\);

-- Location: LCCOMB_X30_Y27_N14
\source2|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~12_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[6].registers|out\(29)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[4].registers|out\(29) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[6].registers|out\(29),
	datac => \register[4].registers|out\(29),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux2~12_combout\);

-- Location: LCCOMB_X28_Y24_N24
\source2|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~13_combout\ = (\source2|Mux2~12_combout\ & (((\register[7].registers|out\(29)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux2~12_combout\ & (\register[5].registers|out\(29) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux2~12_combout\,
	datab => \register[5].registers|out\(29),
	datac => \register[7].registers|out\(29),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux2~13_combout\);

-- Location: LCCOMB_X28_Y24_N22
\source2|Mux2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~14_combout\ = (\source2|Mux24~4_combout\ & ((\source2|Mux2~13_combout\) # ((!\source2|Mux24~3_combout\)))) # (!\source2|Mux24~4_combout\ & (((\register[1].registers|out\(29) & \source2|Mux24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux2~13_combout\,
	datac => \register[1].registers|out\(29),
	datad => \source2|Mux24~3_combout\,
	combout => \source2|Mux2~14_combout\);

-- Location: LCCOMB_X29_Y26_N28
\source2|Mux2~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux2~14_combout\ & ((\register[3].registers|out\(29)))) # (!\source2|Mux2~14_combout\ & (\register[2].registers|out\(29))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[2].registers|out\(29),
	datab => \source2|Mux24~2_combout\,
	datac => \register[3].registers|out\(29),
	datad => \source2|Mux2~14_combout\,
	combout => \source2|Mux2~15_combout\);

-- Location: LCCOMB_X29_Y28_N6
\source2|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(29))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(29),
	datad => \register[25].registers|out\(29),
	combout => \source2|Mux2~2_combout\);

-- Location: LCCOMB_X30_Y28_N20
\source2|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux2~2_combout\ & (\register[29].registers|out\(29))) # (!\source2|Mux2~2_combout\ & ((\register[21].registers|out\(29)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux2~2_combout\,
	datac => \register[29].registers|out\(29),
	datad => \register[21].registers|out\(29),
	combout => \source2|Mux2~3_combout\);

-- Location: LCCOMB_X27_Y19_N22
\source2|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(29)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(29) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(29),
	datac => \register[19].registers|out\(29),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux2~9_combout\);

-- Location: LCCOMB_X28_Y19_N30
\source2|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~10_combout\ = (\source2|Mux2~9_combout\ & (((\register[31].registers|out\(29))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux2~9_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux2~9_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(29),
	datad => \register[27].registers|out\(29),
	combout => \source2|Mux2~10_combout\);

-- Location: LCCOMB_X26_Y21_N18
\source2|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(29)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(29),
	datad => \register[22].registers|out\(29),
	combout => \source2|Mux2~4_combout\);

-- Location: LCCOMB_X25_Y21_N30
\source2|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux2~4_combout\ & ((\register[30].registers|out\(29)))) # (!\source2|Mux2~4_combout\ & (\register[26].registers|out\(29))))) # (!\i_rs2_addr[3]~input_o\ & (((\source2|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[26].registers|out\(29),
	datac => \register[30].registers|out\(29),
	datad => \source2|Mux2~4_combout\,
	combout => \source2|Mux2~5_combout\);

-- Location: LCCOMB_X26_Y24_N28
\source2|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(29)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(29) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(29),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(29),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux2~6_combout\);

-- Location: LCCOMB_X25_Y24_N26
\source2|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux2~6_combout\ & ((\register[28].registers|out\(29)))) # (!\source2|Mux2~6_combout\ & (\register[20].registers|out\(29))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[20].registers|out\(29),
	datac => \register[28].registers|out\(29),
	datad => \source2|Mux2~6_combout\,
	combout => \source2|Mux2~7_combout\);

-- Location: LCCOMB_X28_Y21_N12
\source2|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~8_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\source2|Mux2~5_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & ((\source2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux2~5_combout\,
	datad => \source2|Mux2~7_combout\,
	combout => \source2|Mux2~8_combout\);

-- Location: LCCOMB_X28_Y21_N6
\source2|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux2~8_combout\ & ((\source2|Mux2~10_combout\))) # (!\source2|Mux2~8_combout\ & (\source2|Mux2~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux2~3_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux2~10_combout\,
	datad => \source2|Mux2~8_combout\,
	combout => \source2|Mux2~11_combout\);

-- Location: LCCOMB_X28_Y21_N8
\source2|Mux2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux2~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux2~15_combout\,
	datab => \source2|Mux24~1_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux2~11_combout\,
	combout => \source2|Mux2~16_combout\);

-- Location: LCCOMB_X28_Y21_N18
\source2|Mux2~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux2~19_combout\ = (\source2|Mux2~16_combout\ & (((\source2|Mux2~18_combout\) # (!\source2|Mux24~1_combout\)))) # (!\source2|Mux2~16_combout\ & (\source2|Mux2~1_combout\ & ((\source2|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux2~1_combout\,
	datab => \source2|Mux2~18_combout\,
	datac => \source2|Mux2~16_combout\,
	datad => \source2|Mux24~1_combout\,
	combout => \source2|Mux2~19_combout\);

-- Location: LCCOMB_X29_Y28_N18
\source2|Mux1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\) # ((\register[25].registers|out\(30))))) # (!\i_rs2_addr[3]~input_o\ & (!\i_rs2_addr[2]~input_o\ & (\register[17].registers|out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[17].registers|out\(30),
	datad => \register[25].registers|out\(30),
	combout => \source2|Mux1~2_combout\);

-- Location: LCCOMB_X29_Y25_N30
\source2|Mux1~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux1~2_combout\ & ((\register[29].registers|out\(30)))) # (!\source2|Mux1~2_combout\ & (\register[21].registers|out\(30))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(30),
	datac => \register[29].registers|out\(30),
	datad => \source2|Mux1~2_combout\,
	combout => \source2|Mux1~3_combout\);

-- Location: LCCOMB_X26_Y24_N16
\source2|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~4_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(30)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(30) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(30),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(30),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux1~4_combout\);

-- Location: LCCOMB_X27_Y23_N14
\source2|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~5_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux1~4_combout\ & (\register[28].registers|out\(30))) # (!\source2|Mux1~4_combout\ & ((\register[20].registers|out\(30)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux1~4_combout\,
	datac => \register[28].registers|out\(30),
	datad => \register[20].registers|out\(30),
	combout => \source2|Mux1~5_combout\);

-- Location: LCCOMB_X27_Y20_N20
\source2|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~6_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux1~3_combout\) # ((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux1~5_combout\ & !\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux1~3_combout\,
	datab => \source2|Mux1~5_combout\,
	datac => \i_rs2_addr[0]~input_o\,
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux1~6_combout\);

-- Location: LCCOMB_X26_Y21_N22
\source2|Mux1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~0_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(30)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(30),
	datad => \register[22].registers|out\(30),
	combout => \source2|Mux1~0_combout\);

-- Location: LCCOMB_X27_Y21_N14
\source2|Mux1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~1_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux1~0_combout\ & (\register[30].registers|out\(30))) # (!\source2|Mux1~0_combout\ & ((\register[26].registers|out\(30)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux1~0_combout\,
	datac => \register[30].registers|out\(30),
	datad => \register[26].registers|out\(30),
	combout => \source2|Mux1~1_combout\);

-- Location: LCCOMB_X27_Y19_N10
\source2|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(30)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(30) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(30),
	datac => \register[19].registers|out\(30),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux1~7_combout\);

-- Location: LCCOMB_X28_Y18_N6
\source2|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~8_combout\ = (\source2|Mux1~7_combout\ & (((\register[31].registers|out\(30))) # (!\i_rs2_addr[3]~input_o\))) # (!\source2|Mux1~7_combout\ & (\i_rs2_addr[3]~input_o\ & ((\register[27].registers|out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux1~7_combout\,
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[31].registers|out\(30),
	datad => \register[27].registers|out\(30),
	combout => \source2|Mux1~8_combout\);

-- Location: LCCOMB_X27_Y20_N6
\source2|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~9_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux1~6_combout\ & ((\source2|Mux1~8_combout\))) # (!\source2|Mux1~6_combout\ & (\source2|Mux1~1_combout\)))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux1~6_combout\,
	datac => \source2|Mux1~1_combout\,
	datad => \source2|Mux1~8_combout\,
	combout => \source2|Mux1~9_combout\);

-- Location: LCCOMB_X31_Y26_N28
\source2|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~12_combout\ = (\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\) # ((\register[5].registers|out\(30))))) # (!\i_rs2_addr[0]~input_o\ & (!\i_rs2_addr[1]~input_o\ & (\register[4].registers|out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[4].registers|out\(30),
	datad => \register[5].registers|out\(30),
	combout => \source2|Mux1~12_combout\);

-- Location: LCCOMB_X32_Y26_N20
\source2|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~13_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux1~12_combout\ & (\register[7].registers|out\(30))) # (!\source2|Mux1~12_combout\ & ((\register[6].registers|out\(30)))))) # (!\i_rs2_addr[1]~input_o\ & (\source2|Mux1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \source2|Mux1~12_combout\,
	datac => \register[7].registers|out\(30),
	datad => \register[6].registers|out\(30),
	combout => \source2|Mux1~13_combout\);

-- Location: LCCOMB_X28_Y22_N2
\source2|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~14_combout\ = (\source2|Mux24~4_combout\ & (((\source2|Mux1~13_combout\)) # (!\source2|Mux24~3_combout\))) # (!\source2|Mux24~4_combout\ & (\source2|Mux24~3_combout\ & (\register[1].registers|out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~4_combout\,
	datab => \source2|Mux24~3_combout\,
	datac => \register[1].registers|out\(30),
	datad => \source2|Mux1~13_combout\,
	combout => \source2|Mux1~14_combout\);

-- Location: LCCOMB_X27_Y24_N2
\source2|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux1~14_combout\ & ((\register[3].registers|out\(30)))) # (!\source2|Mux1~14_combout\ & (\register[2].registers|out\(30))))) # (!\source2|Mux24~2_combout\ & 
-- (((\source2|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \register[2].registers|out\(30),
	datac => \register[3].registers|out\(30),
	datad => \source2|Mux1~14_combout\,
	combout => \source2|Mux1~15_combout\);

-- Location: LCCOMB_X31_Y24_N18
\source2|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~10_combout\ = (\i_rs2_addr[1]~input_o\ & ((\register[10].registers|out\(30)) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\register[8].registers|out\(30) & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \register[10].registers|out\(30),
	datac => \register[8].registers|out\(30),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux1~10_combout\);

-- Location: LCCOMB_X27_Y28_N10
\source2|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux1~10_combout\ & (\register[11].registers|out\(30))) # (!\source2|Mux1~10_combout\ & ((\register[9].registers|out\(30)))))) # (!\i_rs2_addr[0]~input_o\ & (\source2|Mux1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \source2|Mux1~10_combout\,
	datac => \register[11].registers|out\(30),
	datad => \register[9].registers|out\(30),
	combout => \source2|Mux1~11_combout\);

-- Location: LCCOMB_X27_Y20_N24
\source2|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~16_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\) # ((\source2|Mux1~11_combout\)))) # (!\source2|Mux24~1_combout\ & (!\source2|Mux24~0_combout\ & (\source2|Mux1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux24~0_combout\,
	datac => \source2|Mux1~15_combout\,
	datad => \source2|Mux1~11_combout\,
	combout => \source2|Mux1~16_combout\);

-- Location: LCCOMB_X30_Y20_N22
\source2|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~17_combout\ = (\i_rs2_addr[1]~input_o\ & (\i_rs2_addr[0]~input_o\)) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & ((\register[13].registers|out\(30)))) # (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(30),
	datad => \register[13].registers|out\(30),
	combout => \source2|Mux1~17_combout\);

-- Location: LCCOMB_X27_Y20_N28
\source2|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~18_combout\ = (\source2|Mux1~17_combout\ & ((\register[15].registers|out\(30)) # ((!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux1~17_combout\ & (((\register[14].registers|out\(30) & \i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(30),
	datab => \source2|Mux1~17_combout\,
	datac => \register[14].registers|out\(30),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux1~18_combout\);

-- Location: LCCOMB_X27_Y20_N18
\source2|Mux1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux1~19_combout\ = (\source2|Mux1~16_combout\ & (((\source2|Mux1~18_combout\) # (!\source2|Mux24~0_combout\)))) # (!\source2|Mux1~16_combout\ & (\source2|Mux1~9_combout\ & (\source2|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux1~9_combout\,
	datab => \source2|Mux1~16_combout\,
	datac => \source2|Mux24~0_combout\,
	datad => \source2|Mux1~18_combout\,
	combout => \source2|Mux1~19_combout\);

-- Location: LCCOMB_X25_Y23_N6
\source2|Mux0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~17_combout\ = (\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\) # ((\register[14].registers|out\(31))))) # (!\i_rs2_addr[1]~input_o\ & (!\i_rs2_addr[0]~input_o\ & (\register[12].registers|out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[1]~input_o\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[12].registers|out\(31),
	datad => \register[14].registers|out\(31),
	combout => \source2|Mux0~17_combout\);

-- Location: LCCOMB_X24_Y23_N28
\source2|Mux0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~18_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux0~17_combout\ & (\register[15].registers|out\(31))) # (!\source2|Mux0~17_combout\ & ((\register[13].registers|out\(31)))))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[15].registers|out\(31),
	datab => \i_rs2_addr[0]~input_o\,
	datac => \register[13].registers|out\(31),
	datad => \source2|Mux0~17_combout\,
	combout => \source2|Mux0~18_combout\);

-- Location: LCCOMB_X27_Y25_N20
\source2|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~0_combout\ = (\i_rs2_addr[1]~input_o\ & (((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & ((\i_rs2_addr[0]~input_o\ & (\register[9].registers|out\(31))) # (!\i_rs2_addr[0]~input_o\ & ((\register[8].registers|out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[9].registers|out\(31),
	datab => \i_rs2_addr[1]~input_o\,
	datac => \register[8].registers|out\(31),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y25_N28
\source2|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~1_combout\ = (\source2|Mux0~0_combout\ & (((\register[11].registers|out\(31)) # (!\i_rs2_addr[1]~input_o\)))) # (!\source2|Mux0~0_combout\ & (\register[10].registers|out\(31) & ((\i_rs2_addr[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[10].registers|out\(31),
	datab => \source2|Mux0~0_combout\,
	datac => \register[11].registers|out\(31),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y23_N14
\source2|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~12_combout\ = (\i_rs2_addr[0]~input_o\ & (((\i_rs2_addr[1]~input_o\)))) # (!\i_rs2_addr[0]~input_o\ & ((\i_rs2_addr[1]~input_o\ & (\register[6].registers|out\(31))) # (!\i_rs2_addr[1]~input_o\ & ((\register[4].registers|out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[0]~input_o\,
	datab => \register[6].registers|out\(31),
	datac => \register[4].registers|out\(31),
	datad => \i_rs2_addr[1]~input_o\,
	combout => \source2|Mux0~12_combout\);

-- Location: LCCOMB_X30_Y26_N8
\source2|Mux0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~13_combout\ = (\source2|Mux0~12_combout\ & (((\register[7].registers|out\(31)) # (!\i_rs2_addr[0]~input_o\)))) # (!\source2|Mux0~12_combout\ & (\register[5].registers|out\(31) & ((\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux0~12_combout\,
	datab => \register[5].registers|out\(31),
	datac => \register[7].registers|out\(31),
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux0~13_combout\);

-- Location: LCCOMB_X30_Y26_N6
\source2|Mux0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~14_combout\ = (\source2|Mux24~3_combout\ & ((\source2|Mux24~4_combout\ & (\source2|Mux0~13_combout\)) # (!\source2|Mux24~4_combout\ & ((\register[1].registers|out\(31)))))) # (!\source2|Mux24~3_combout\ & (((\source2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~3_combout\,
	datab => \source2|Mux0~13_combout\,
	datac => \register[1].registers|out\(31),
	datad => \source2|Mux24~4_combout\,
	combout => \source2|Mux0~14_combout\);

-- Location: LCCOMB_X29_Y26_N10
\source2|Mux0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~15_combout\ = (\source2|Mux24~2_combout\ & ((\source2|Mux0~14_combout\ & (\register[3].registers|out\(31))) # (!\source2|Mux0~14_combout\ & ((\register[2].registers|out\(31)))))) # (!\source2|Mux24~2_combout\ & (\source2|Mux0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~2_combout\,
	datab => \source2|Mux0~14_combout\,
	datac => \register[3].registers|out\(31),
	datad => \register[2].registers|out\(31),
	combout => \source2|Mux0~15_combout\);

-- Location: LCCOMB_X29_Y28_N30
\source2|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~2_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[25].registers|out\(31)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[17].registers|out\(31) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \register[25].registers|out\(31),
	datac => \register[17].registers|out\(31),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux0~2_combout\);

-- Location: LCCOMB_X25_Y25_N10
\source2|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~3_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux0~2_combout\ & ((\register[29].registers|out\(31)))) # (!\source2|Mux0~2_combout\ & (\register[21].registers|out\(31))))) # (!\i_rs2_addr[2]~input_o\ & (((\source2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[21].registers|out\(31),
	datac => \register[29].registers|out\(31),
	datad => \source2|Mux0~2_combout\,
	combout => \source2|Mux0~3_combout\);

-- Location: LCCOMB_X27_Y19_N30
\source2|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~9_combout\ = (\i_rs2_addr[2]~input_o\ & ((\register[23].registers|out\(31)) # ((\i_rs2_addr[3]~input_o\)))) # (!\i_rs2_addr[2]~input_o\ & (((\register[19].registers|out\(31) & !\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \register[23].registers|out\(31),
	datac => \register[19].registers|out\(31),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux0~9_combout\);

-- Location: LCCOMB_X27_Y31_N22
\source2|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~10_combout\ = (\source2|Mux0~9_combout\ & (((\register[31].registers|out\(31)) # (!\i_rs2_addr[3]~input_o\)))) # (!\source2|Mux0~9_combout\ & (\register[27].registers|out\(31) & ((\i_rs2_addr[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux0~9_combout\,
	datab => \register[27].registers|out\(31),
	datac => \register[31].registers|out\(31),
	datad => \i_rs2_addr[3]~input_o\,
	combout => \source2|Mux0~10_combout\);

-- Location: LCCOMB_X26_Y21_N10
\source2|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~4_combout\ = (\i_rs2_addr[3]~input_o\ & (\i_rs2_addr[2]~input_o\)) # (!\i_rs2_addr[3]~input_o\ & ((\i_rs2_addr[2]~input_o\ & ((\register[22].registers|out\(31)))) # (!\i_rs2_addr[2]~input_o\ & (\register[18].registers|out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \i_rs2_addr[2]~input_o\,
	datac => \register[18].registers|out\(31),
	datad => \register[22].registers|out\(31),
	combout => \source2|Mux0~4_combout\);

-- Location: LCCOMB_X25_Y21_N10
\source2|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~5_combout\ = (\i_rs2_addr[3]~input_o\ & ((\source2|Mux0~4_combout\ & (\register[30].registers|out\(31))) # (!\source2|Mux0~4_combout\ & ((\register[26].registers|out\(31)))))) # (!\i_rs2_addr[3]~input_o\ & (\source2|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[3]~input_o\,
	datab => \source2|Mux0~4_combout\,
	datac => \register[30].registers|out\(31),
	datad => \register[26].registers|out\(31),
	combout => \source2|Mux0~5_combout\);

-- Location: LCCOMB_X26_Y24_N20
\source2|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~6_combout\ = (\i_rs2_addr[3]~input_o\ & ((\register[24].registers|out\(31)) # ((\i_rs2_addr[2]~input_o\)))) # (!\i_rs2_addr[3]~input_o\ & (((\register[16].registers|out\(31) & !\i_rs2_addr[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register[24].registers|out\(31),
	datab => \i_rs2_addr[3]~input_o\,
	datac => \register[16].registers|out\(31),
	datad => \i_rs2_addr[2]~input_o\,
	combout => \source2|Mux0~6_combout\);

-- Location: LCCOMB_X24_Y27_N6
\source2|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~7_combout\ = (\i_rs2_addr[2]~input_o\ & ((\source2|Mux0~6_combout\ & (\register[28].registers|out\(31))) # (!\source2|Mux0~6_combout\ & ((\register[20].registers|out\(31)))))) # (!\i_rs2_addr[2]~input_o\ & (\source2|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \i_rs2_addr[2]~input_o\,
	datab => \source2|Mux0~6_combout\,
	datac => \register[28].registers|out\(31),
	datad => \register[20].registers|out\(31),
	combout => \source2|Mux0~7_combout\);

-- Location: LCCOMB_X27_Y29_N0
\source2|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~8_combout\ = (\i_rs2_addr[1]~input_o\ & ((\source2|Mux0~5_combout\) # ((\i_rs2_addr[0]~input_o\)))) # (!\i_rs2_addr[1]~input_o\ & (((\source2|Mux0~7_combout\ & !\i_rs2_addr[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux0~5_combout\,
	datab => \source2|Mux0~7_combout\,
	datac => \i_rs2_addr[1]~input_o\,
	datad => \i_rs2_addr[0]~input_o\,
	combout => \source2|Mux0~8_combout\);

-- Location: LCCOMB_X27_Y29_N26
\source2|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~11_combout\ = (\i_rs2_addr[0]~input_o\ & ((\source2|Mux0~8_combout\ & ((\source2|Mux0~10_combout\))) # (!\source2|Mux0~8_combout\ & (\source2|Mux0~3_combout\)))) # (!\i_rs2_addr[0]~input_o\ & (((\source2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux0~3_combout\,
	datab => \i_rs2_addr[0]~input_o\,
	datac => \source2|Mux0~10_combout\,
	datad => \source2|Mux0~8_combout\,
	combout => \source2|Mux0~11_combout\);

-- Location: LCCOMB_X27_Y29_N28
\source2|Mux0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~16_combout\ = (\source2|Mux24~1_combout\ & (((\source2|Mux24~0_combout\)))) # (!\source2|Mux24~1_combout\ & ((\source2|Mux24~0_combout\ & ((\source2|Mux0~11_combout\))) # (!\source2|Mux24~0_combout\ & (\source2|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux0~15_combout\,
	datac => \source2|Mux0~11_combout\,
	datad => \source2|Mux24~0_combout\,
	combout => \source2|Mux0~16_combout\);

-- Location: LCCOMB_X27_Y29_N22
\source2|Mux0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \source2|Mux0~19_combout\ = (\source2|Mux24~1_combout\ & ((\source2|Mux0~16_combout\ & (\source2|Mux0~18_combout\)) # (!\source2|Mux0~16_combout\ & ((\source2|Mux0~1_combout\))))) # (!\source2|Mux24~1_combout\ & (((\source2|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \source2|Mux24~1_combout\,
	datab => \source2|Mux0~18_combout\,
	datac => \source2|Mux0~1_combout\,
	datad => \source2|Mux0~16_combout\,
	combout => \source2|Mux0~19_combout\);

ww_o_rs1_data(0) <= \o_rs1_data[0]~output_o\;

ww_o_rs1_data(1) <= \o_rs1_data[1]~output_o\;

ww_o_rs1_data(2) <= \o_rs1_data[2]~output_o\;

ww_o_rs1_data(3) <= \o_rs1_data[3]~output_o\;

ww_o_rs1_data(4) <= \o_rs1_data[4]~output_o\;

ww_o_rs1_data(5) <= \o_rs1_data[5]~output_o\;

ww_o_rs1_data(6) <= \o_rs1_data[6]~output_o\;

ww_o_rs1_data(7) <= \o_rs1_data[7]~output_o\;

ww_o_rs1_data(8) <= \o_rs1_data[8]~output_o\;

ww_o_rs1_data(9) <= \o_rs1_data[9]~output_o\;

ww_o_rs1_data(10) <= \o_rs1_data[10]~output_o\;

ww_o_rs1_data(11) <= \o_rs1_data[11]~output_o\;

ww_o_rs1_data(12) <= \o_rs1_data[12]~output_o\;

ww_o_rs1_data(13) <= \o_rs1_data[13]~output_o\;

ww_o_rs1_data(14) <= \o_rs1_data[14]~output_o\;

ww_o_rs1_data(15) <= \o_rs1_data[15]~output_o\;

ww_o_rs1_data(16) <= \o_rs1_data[16]~output_o\;

ww_o_rs1_data(17) <= \o_rs1_data[17]~output_o\;

ww_o_rs1_data(18) <= \o_rs1_data[18]~output_o\;

ww_o_rs1_data(19) <= \o_rs1_data[19]~output_o\;

ww_o_rs1_data(20) <= \o_rs1_data[20]~output_o\;

ww_o_rs1_data(21) <= \o_rs1_data[21]~output_o\;

ww_o_rs1_data(22) <= \o_rs1_data[22]~output_o\;

ww_o_rs1_data(23) <= \o_rs1_data[23]~output_o\;

ww_o_rs1_data(24) <= \o_rs1_data[24]~output_o\;

ww_o_rs1_data(25) <= \o_rs1_data[25]~output_o\;

ww_o_rs1_data(26) <= \o_rs1_data[26]~output_o\;

ww_o_rs1_data(27) <= \o_rs1_data[27]~output_o\;

ww_o_rs1_data(28) <= \o_rs1_data[28]~output_o\;

ww_o_rs1_data(29) <= \o_rs1_data[29]~output_o\;

ww_o_rs1_data(30) <= \o_rs1_data[30]~output_o\;

ww_o_rs1_data(31) <= \o_rs1_data[31]~output_o\;

ww_o_rs2_data(0) <= \o_rs2_data[0]~output_o\;

ww_o_rs2_data(1) <= \o_rs2_data[1]~output_o\;

ww_o_rs2_data(2) <= \o_rs2_data[2]~output_o\;

ww_o_rs2_data(3) <= \o_rs2_data[3]~output_o\;

ww_o_rs2_data(4) <= \o_rs2_data[4]~output_o\;

ww_o_rs2_data(5) <= \o_rs2_data[5]~output_o\;

ww_o_rs2_data(6) <= \o_rs2_data[6]~output_o\;

ww_o_rs2_data(7) <= \o_rs2_data[7]~output_o\;

ww_o_rs2_data(8) <= \o_rs2_data[8]~output_o\;

ww_o_rs2_data(9) <= \o_rs2_data[9]~output_o\;

ww_o_rs2_data(10) <= \o_rs2_data[10]~output_o\;

ww_o_rs2_data(11) <= \o_rs2_data[11]~output_o\;

ww_o_rs2_data(12) <= \o_rs2_data[12]~output_o\;

ww_o_rs2_data(13) <= \o_rs2_data[13]~output_o\;

ww_o_rs2_data(14) <= \o_rs2_data[14]~output_o\;

ww_o_rs2_data(15) <= \o_rs2_data[15]~output_o\;

ww_o_rs2_data(16) <= \o_rs2_data[16]~output_o\;

ww_o_rs2_data(17) <= \o_rs2_data[17]~output_o\;

ww_o_rs2_data(18) <= \o_rs2_data[18]~output_o\;

ww_o_rs2_data(19) <= \o_rs2_data[19]~output_o\;

ww_o_rs2_data(20) <= \o_rs2_data[20]~output_o\;

ww_o_rs2_data(21) <= \o_rs2_data[21]~output_o\;

ww_o_rs2_data(22) <= \o_rs2_data[22]~output_o\;

ww_o_rs2_data(23) <= \o_rs2_data[23]~output_o\;

ww_o_rs2_data(24) <= \o_rs2_data[24]~output_o\;

ww_o_rs2_data(25) <= \o_rs2_data[25]~output_o\;

ww_o_rs2_data(26) <= \o_rs2_data[26]~output_o\;

ww_o_rs2_data(27) <= \o_rs2_data[27]~output_o\;

ww_o_rs2_data(28) <= \o_rs2_data[28]~output_o\;

ww_o_rs2_data(29) <= \o_rs2_data[29]~output_o\;

ww_o_rs2_data(30) <= \o_rs2_data[30]~output_o\;

ww_o_rs2_data(31) <= \o_rs2_data[31]~output_o\;
END structure;


