<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_top.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_io_aux.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_oct.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_o.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_df.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_se.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_cp_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_i.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_o.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_core_clks_rsts.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_encrypted_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_nf5es_encrypted_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_bufs.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_unused.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_cal_counter.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_fast_sim.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_extra_clks.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hps_clks_rsts.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_wrap.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_abphy_mux.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_avl_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_sideband_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_mmr_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_amm_data_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_ast_data_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_afi_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_seq_if.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_emif_arch_nf_regs.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_oct.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_oct_um_fsm.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/mem_array_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/io_12_lane_bcm__nf5es_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/io_12_lane__nf5es_abphy.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_sim.hex"
   type="HEX"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_sim.txt"
   type="OTHER"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_synth.hex"
   type="HEX"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_params_synth.txt"
   type="OTHER"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_seq_cal.hex"
   type="HEX"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra_readme.txt"
   type="OTHER"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_arch_nf_191/sim/ed_sim_ddr3_altera_emif_arch_nf_191_kqilpra.sv"
   type="SYSTEM_VERILOG"
   library="altera_emif_arch_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_ecc_core.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_amm2ast.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_cb.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64_altecc_decoder.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64_decode.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_112.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_64.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_64_altecc_encoder.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_interface_fifo.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_112.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_mmr.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_pcm_112.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_sv_112.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_wrapper.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_fifo.v"
   type="VERILOG"
   library="altera_emif_ecc_nf_191" />
 <file
   path="altera_emif_ecc_191/sim/ed_sim_ddr3_altera_emif_ecc_191_ggrlwca.v"
   type="VERILOG"
   library="altera_emif_ecc_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_avalon_mm_bridge_2001/sim/ed_sim_ddr3_altera_avalon_mm_bridge_2001_k2bg7dq.v"
   type="VERILOG"
   library="altera_avalon_mm_bridge_2001" />
 <file
   path="altera_avalon_onchip_memory2_1931/sim/ed_sim_ddr3_altera_avalon_onchip_memory2_1931_ecie4wq.v"
   type="VERILOG"
   library="altera_avalon_onchip_memory2_1931" />
 <file
   path="altera_avalon_onchip_memory2_1931/sim/seq_cal_soft_m20k.hex"
   type="HEX"
   library="altera_avalon_onchip_memory2_1931" />
 <file
   path="altera_merlin_master_translator_191/sim/ed_sim_ddr3_altera_merlin_master_translator_191_g7h47bq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_191" />
 <file
   path="altera_merlin_slave_translator_191/sim/ed_sim_ddr3_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_mm_interconnect_1920/sim/ed_sim_ddr3_altera_mm_interconnect_1920_trcm3ta.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1921" />
 <file
   path="altera_reset_controller_1921/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1921" />
 <file
   path="altera_emif_cal_slave_nf_191/sim/ed_sim_ddr3_altera_emif_cal_slave_nf_191_rmzieji.v"
   type="VERILOG"
   library="altera_emif_cal_slave_nf_191"
   hasInlineConfiguration="true" />
 <file
   path="altera_emif_c10_1910/sim/ed_sim_ddr3_altera_emif_c10_1910_c4rvfzi.v"
   type="VERILOG"
   library="altera_emif_c10_1910"
   hasInlineConfiguration="true" />
 <file
   path="sim/ed_sim_ddr3.v"
   type="VERILOG"
   library="ed_sim_ddr3"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim_ddr3.ed_sim_ddr3" />
 <deviceFamily name="cyclone10gx" />
 <device name="10CX220YF780I5G" />
 <modelMap
   controllerPath="ed_sim_ddr3.ddr3.cal_slave_component.ioaux_soft_ram"
   modelPath="ed_sim_ddr3.ddr3.cal_slave_component.ioaux_soft_ram" />
</simPackage>
