;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 921, 1
	SPL -9, @-12
	SPL 0, <-54
	MOV -7, <-20
	SUB @124, -103
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-26
	DJN 100, 70
	MOV -7, <-20
	SUB #0, -41
	SUB @129, 106
	ADD 0, @30
	SUB -130, 9
	MOV 421, 51
	MOV 421, 51
	MOV 421, 51
	CMP @124, -803
	MOV @124, -803
	CMP 300, 90
	SLT #1, <0
	CMP 300, 90
	MOV -9, <-20
	SUB <10, 7
	SUB #0, -41
	SLT 300, 90
	SUB 42, @0
	SUB 12, @10
	SUB 42, @0
	ADD #92, @120
	DAT #210, #60
	DAT #210, #60
	SLT #1, <0
	SPL -9, @-12
	CMP 12, @0
	CMP 12, @0
	ADD 3, @421
	ADD 3, @421
	MOV -1, <-26
	SUB 921, 1
	SPL -9, @-12
	SUB 421, 1
	MOV -1, <-26
	MOV -5, <-36
	MOV -1, <-26
	SUB 921, 1
	SUB 421, 1
	SUB 421, 1
	SUB 921, 1
	SUB 421, 1
