INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:00:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 buffer23/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer49/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 1.901ns (21.917%)  route 6.773ns (78.083%))
  Logic Levels:           19  (CARRY4=3 LUT3=4 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1098, unset)         0.508     0.508    buffer23/control/clk
    SLICE_X9Y159         FDRE                                         r  buffer23/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y159         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer23/control/fullReg_reg/Q
                         net (fo=50, routed)          0.567     1.291    cmpi2/fullReg
    SLICE_X15Y159        LUT3 (Prop_lut3_I1_O)        0.043     1.334 r  cmpi2/out0_valid_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.334    cmpi2/out0_valid_INST_0_i_6_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.521 f  cmpi2/out0_valid_INST_0_i_2/CO[3]
                         net (fo=59, routed)          0.868     2.389    init6/control/result[0]
    SLICE_X3Y171         LUT3 (Prop_lut3_I2_O)        0.043     2.432 f  init6/control/fullReg_i_3__11/O
                         net (fo=16, routed)          0.393     2.825    init0/control/init6_outs
    SLICE_X8Y170         LUT6 (Prop_lut6_I5_O)        0.043     2.868 r  init0/control/fullReg_i_2__2/O
                         net (fo=41, routed)          0.673     3.541    init0/control/transmitValue_reg_1
    SLICE_X22Y174        LUT6 (Prop_lut6_I0_O)        0.043     3.584 r  init0/control/dataReg[17]_i_1/O
                         net (fo=2, routed)           0.306     3.890    buffer14/control/outs_reg[31][17]
    SLICE_X22Y173        LUT3 (Prop_lut3_I0_O)        0.050     3.940 r  buffer14/control/outs[17]_i_1__1/O
                         net (fo=2, routed)           0.321     4.261    buffer14/control/D[17]
    SLICE_X19Y173        LUT5 (Prop_lut5_I0_O)        0.127     4.388 r  buffer14/control/transmitValue_i_56/O
                         net (fo=1, routed)           0.234     4.622    cmpi4/transmitValue_i_11_0
    SLICE_X19Y175        LUT6 (Prop_lut6_I5_O)        0.043     4.665 r  cmpi4/transmitValue_i_27/O
                         net (fo=1, routed)           0.245     4.910    cmpi4/transmitValue_i_27_n_0
    SLICE_X18Y175        LUT6 (Prop_lut6_I5_O)        0.043     4.953 r  cmpi4/transmitValue_i_11/O
                         net (fo=1, routed)           0.000     4.953    cmpi4/transmitValue_i_11_n_0
    SLICE_X18Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.199 r  cmpi4/transmitValue_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.199    cmpi4/transmitValue_reg_i_4_n_0
    SLICE_X18Y176        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.306 f  cmpi4/transmitValue_reg_i_3/CO[2]
                         net (fo=8, routed)           0.520     5.827    buffer80/fifo/result[0]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.130     5.957 f  buffer80/fifo/fullReg_i_5__5/O
                         net (fo=3, routed)           0.336     6.293    fork31/control/generateBlocks[0].regblock/buffer80_outs
    SLICE_X12Y166        LUT6 (Prop_lut6_I4_O)        0.132     6.425 f  fork31/control/generateBlocks[0].regblock/transmitValue_i_2__66/O
                         net (fo=4, routed)           0.405     6.830    fork31/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X10Y166        LUT5 (Prop_lut5_I4_O)        0.050     6.880 r  fork31/control/generateBlocks[1].regblock/transmitValue_i_3__54/O
                         net (fo=4, routed)           0.415     7.295    init12/control/transmitValue_reg_9
    SLICE_X10Y164        LUT5 (Prop_lut5_I0_O)        0.134     7.429 f  init12/control/transmitValue_i_3__30/O
                         net (fo=3, routed)           0.173     7.602    fork35/control/generateBlocks[6].regblock/anyBlockStop_14
    SLICE_X11Y163        LUT5 (Prop_lut5_I2_O)        0.127     7.729 f  fork35/control/generateBlocks[6].regblock/transmitValue_i_2__37/O
                         net (fo=2, routed)           0.251     7.980    fork35/control/generateBlocks[9].regblock/transmitValue_reg_1[2]
    SLICE_X9Y162         LUT5 (Prop_lut5_I1_O)        0.043     8.023 f  fork35/control/generateBlocks[9].regblock/transmitValue_i_2__31/O
                         net (fo=12, routed)          0.456     8.479    fork34/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X6Y155         LUT6 (Prop_lut6_I0_O)        0.043     8.522 f  fork34/control/generateBlocks[0].regblock/fullReg_i_4__12/O
                         net (fo=7, routed)           0.312     8.835    control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_reg_5
    SLICE_X6Y154         LUT5 (Prop_lut5_I4_O)        0.051     8.886 r  control_merge2/fork_valid/generateBlocks[1].regblock/outs[5]_i_1__8/O
                         net (fo=7, routed)           0.296     9.182    buffer49/E[0]
    SLICE_X7Y154         FDRE                                         r  buffer49/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=1098, unset)         0.483    10.683    buffer49/clk
    SLICE_X7Y154         FDRE                                         r  buffer49/outs_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X7Y154         FDRE (Setup_fdre_C_CE)      -0.283    10.364    buffer49/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  1.183    




