{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425317906313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425317906317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 11:38:26 2015 " "Processing started: Mon Mar 02 11:38:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425317906317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425317906317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425317906317 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425317906572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_k.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_k.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_K " "Found entity 1: ALU_K" {  } { { "ALU_K.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ALU_K.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext11.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT11 " "Found entity 1: SEXT11" {  } { { "SEXT11.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext9.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT9 " "Found entity 1: SEXT9" {  } { { "SEXT9.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext6.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT6 " "Found entity 1: SEXT6" {  } { { "SEXT6.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext5.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEXT5 " "Found entity 1: SEXT5" {  } { { "SEXT5.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SEXT5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_3 " "Found entity 1: reg_3" {  } { { "reg_3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_1 " "Found entity 1: reg_1" {  } { { "reg_1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file nzp_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nzp_logic " "Found entity 1: nzp_logic" {  } { { "nzp_logic.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/nzp_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_buffer_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file tri_buffer_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tri_buffer_16 " "Found entity 1: tri_buffer_16" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915781 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/test_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 SLC3.sv(3) " "Verilog HDL Declaration information at SLC3.sv(3): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425317915784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 SLC3.sv(4) " "Verilog HDL Declaration information at SLC3.sv(4): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425317915784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 SLC3.sv(5) " "Verilog HDL Declaration information at SLC3.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425317915784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 SLC3.sv(6) " "Verilog HDL Declaration information at SLC3.sv(6): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1425317915784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLC3 " "Found entity 1: SLC3" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "reg_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/mux_2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/Mem2IO.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915790 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(71) " "Verilog HDL information at ISDU.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425317915791 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(150) " "Verilog HDL information at ISDU.sv(150): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1425317915791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(26) " "Verilog HDL warning at HexDriver.sv(26): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425317915792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/HexDriver.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_select_adder_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder_16 " "Found entity 1: carry_select_adder_16" {  } { { "carry_select_adder_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/carry_select_adder_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425317915793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425317915793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SLC3 " "Elaborating entity \"SLC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425317915843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "SLC3.sv" "CPU" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU processor:CPU\|ISDU:control " "Elaborating entity \"ISDU\" for hierarchy \"processor:CPU\|ISDU:control\"" {  } { { "processor.sv" "control" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915891 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(73) " "Verilog HDL Case Statement information at ISDU.sv(73): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425317915893 "|SLC3|processor:CPU|ISDU:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(177) " "Verilog HDL Case Statement information at ISDU.sv(177): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/ISDU.sv" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425317915894 "|SLC3|processor:CPU|ISDU:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 processor:CPU\|reg_16:IR " "Elaborating entity \"reg_16\" for hierarchy \"processor:CPU\|reg_16:IR\"" {  } { { "processor.sv" "IR" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|mux_4x1:PC_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|mux_4x1:PC_mux\"" {  } { { "processor.sv" "PC_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_buffer_16 processor:CPU\|tri_buffer_16:pc_gate " "Elaborating entity \"tri_buffer_16\" for hierarchy \"processor:CPU\|tri_buffer_16:pc_gate\"" {  } { { "processor.sv" "pc_gate" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder_16 processor:CPU\|carry_select_adder_16:PC_adder " "Elaborating entity \"carry_select_adder_16\" for hierarchy \"processor:CPU\|carry_select_adder_16:PC_adder\"" {  } { { "processor.sv" "PC_adder" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor:CPU\|mux_2x1:MARMUX_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"processor:CPU\|mux_2x1:MARMUX_mux\"" {  } { { "processor.sv" "MARMUX_mux" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nzp_logic processor:CPU\|nzp_logic:NZP_logic " "Elaborating entity \"nzp_logic\" for hierarchy \"processor:CPU\|nzp_logic:NZP_logic\"" {  } { { "processor.sv" "NZP_logic" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_3 processor:CPU\|reg_3:NZP_reg " "Elaborating entity \"reg_3\" for hierarchy \"processor:CPU\|reg_3:NZP_reg\"" {  } { { "processor.sv" "NZP_reg" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1 processor:CPU\|reg_1:BEN_reg " "Elaborating entity \"reg_1\" for hierarchy \"processor:CPU\|reg_1:BEN_reg\"" {  } { { "processor.sv" "BEN_reg" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:CPU\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"processor:CPU\|regfile:REGFILE\"" {  } { { "processor.sv" "REGFILE" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_K processor:CPU\|ALU_K:ALU " "Elaborating entity \"ALU_K\" for hierarchy \"processor:CPU\|ALU_K:ALU\"" {  } { { "processor.sv" "ALU" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT11 processor:CPU\|SEXT11:sext_11 " "Elaborating entity \"SEXT11\" for hierarchy \"processor:CPU\|SEXT11:sext_11\"" {  } { { "processor.sv" "sext_11" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT9 processor:CPU\|SEXT9:sext_9 " "Elaborating entity \"SEXT9\" for hierarchy \"processor:CPU\|SEXT9:sext_9\"" {  } { { "processor.sv" "sext_9" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT6 processor:CPU\|SEXT6:sext_6 " "Elaborating entity \"SEXT6\" for hierarchy \"processor:CPU\|SEXT6:sext_6\"" {  } { { "processor.sv" "sext_6" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEXT5 processor:CPU\|SEXT5:sext_5 " "Elaborating entity \"SEXT5\" for hierarchy \"processor:CPU\|SEXT5:sext_5\"" {  } { { "processor.sv" "sext_5" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/processor.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO Mem2IO:MEMIO " "Elaborating entity \"Mem2IO\" for hierarchy \"Mem2IO:MEMIO\"" {  } { { "SLC3.sv" "MEMIO" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:out0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:out0\"" {  } { { "SLC3.sv" "out0" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425317915927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1425317916667 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[0\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[0\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[1\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[1\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[2\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[2\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[3\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[3\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[4\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[4\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[5\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[5\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[6\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[6\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[7\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[7\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[8\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[8\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[9\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[9\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[10\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[10\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[11\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[11\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[12\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[12\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[13\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[13\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[14\] processor:CPU\|nzp_logic:NZP_logic\|Equal0 " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[14\]\" to the node \"processor:CPU\|nzp_logic:NZP_logic\|Equal0\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:CPU\|tri_buffer_16:pc_gate\|Out\[15\] processor:CPU\|reg_16:PC\|R " "Converted the fan-out from the tri-state buffer \"processor:CPU\|tri_buffer_16:pc_gate\|Out\[15\]\" to the node \"processor:CPU\|reg_16:PC\|R\" into an OR gate" {  } { { "tri_buffer_16.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/tri_buffer_16.sv" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1425317916736 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1425317916736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[16\] GND " "Pin \"A\[16\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[17\] GND " "Pin \"A\[17\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[18\] GND " "Pin \"A\[18\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|A[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[19\] GND " "Pin \"A\[19\]\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|A[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CE_out GND " "Pin \"CE_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|CE_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB_out GND " "Pin \"UB_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|UB_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB_out GND " "Pin \"LB_out\" is stuck at GND" {  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1425317916928 "|SLC3|LB_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1425317916928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425317917031 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425317918085 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425317918154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425317918277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425317918277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "827 " "Implemented 827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425317918379 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425317918379 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1425317918379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425317918379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425317918379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425317918408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 11:38:38 2015 " "Processing ended: Mon Mar 02 11:38:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425317918408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425317918408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425317918408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425317918408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425317920438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425317920442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 11:38:40 2015 " "Processing started: Mon Mar 02 11:38:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425317920442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1425317920442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1425317920442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1425317920513 ""}
{ "Info" "0" "" "Project  = ECE385Lab6" {  } {  } 0 0 "Project  = ECE385Lab6" 0 0 "Fitter" 0 0 1425317920513 ""}
{ "Info" "0" "" "Revision = ECE385Lab6" {  } {  } 0 0 "Revision = ECE385Lab6" 0 0 "Fitter" 0 0 1425317920513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1425317920586 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE385Lab6 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ECE385Lab6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1425317920594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425317920661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425317920661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1425317920661 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1425317921029 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1425317921033 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1425317921102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1425317921102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 0 { 0 ""} 0 1309 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425317921106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 0 { 0 ""} 0 1311 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425317921106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 0 { 0 ""} 0 1313 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425317921106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 0 { 0 ""} 0 1315 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425317921106 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 0 { 0 ""} 0 1317 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1425317921106 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1425317921106 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1425317921109 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ECE385Lab6.sdc " "Synopsys Design Constraints File file not found: 'ECE385Lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1425317922362 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1425317922363 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1425317922372 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1425317922372 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1425317922372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1425317922432 ""}  } { { "SLC3.sv" "" { Text "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/SLC3.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 0 { 0 ""} 0 1286 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1425317922432 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1425317922877 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425317922878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1425317922878 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425317922879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1425317922881 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1425317922883 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1425317922883 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1425317922884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1425317922885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1425317922886 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1425317922886 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425317923063 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1425317923068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1425317928372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425317928626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1425317928667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1425317934718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425317934718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1425317935135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1425317939351 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1425317939351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425317943995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1425317943996 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1425317943996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1425317944024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425317944097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425317944498 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1425317944553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1425317944913 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1425317945443 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.fit.smsg " "Generated suppressed messages file C:/Users/Sunny/Documents/GitHub/ECE385Lab6/output_files/ECE385Lab6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1425317946063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425317946542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 11:39:06 2015 " "Processing ended: Mon Mar 02 11:39:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425317946542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425317946542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425317946542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1425317946542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1425317948508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425317948512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 11:39:08 2015 " "Processing started: Mon Mar 02 11:39:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425317948512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1425317948512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1425317948512 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1425317951305 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1425317951423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425317952752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 11:39:12 2015 " "Processing ended: Mon Mar 02 11:39:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425317952752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425317952752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425317952752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1425317952752 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1425317953344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1425317954837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425317954841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 11:39:14 2015 " "Processing started: Mon Mar 02 11:39:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425317954841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425317954841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECE385Lab6 -c ECE385Lab6 " "Command: quartus_sta ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425317954841 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1425317954920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425317955035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425317955035 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425317955104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1425317955104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ECE385Lab6.sdc " "Synopsys Design Constraints File file not found: 'ECE385Lab6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1425317955434 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1425317955434 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955437 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1425317955726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955726 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1425317955727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1425317955736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425317955804 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425317955804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.718 " "Worst-case setup slack is -9.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.718           -1802.054 Clk  " "   -9.718           -1802.054 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317955807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 Clk  " "    0.386               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317955813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425317955817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425317955822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -306.260 Clk  " "   -3.000            -306.260 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317955826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317955826 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425317955929 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1425317955956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1425317956419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425317956516 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425317956516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.860 " "Worst-case setup slack is -8.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.860           -1638.381 Clk  " "   -8.860           -1638.381 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317956521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Clk  " "    0.339               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317956534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425317956540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425317956547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -306.260 Clk  " "   -3.000            -306.260 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317956554 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1425317956654 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1425317956844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1425317956844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.333 " "Worst-case setup slack is -4.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.333            -779.939 Clk  " "   -4.333            -779.939 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317956850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 Clk  " "    0.174               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317956878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425317956920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1425317956926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -256.926 Clk  " "   -3.000            -256.926 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1425317956933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1425317956933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425317957536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1425317957538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425317957671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 11:39:17 2015 " "Processing ended: Mon Mar 02 11:39:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425317957671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425317957671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425317957671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425317957671 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425317959716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425317959721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 02 11:39:19 2015 " "Processing started: Mon Mar 02 11:39:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425317959721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425317959721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ECE385Lab6 -c ECE385Lab6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ECE385Lab6 -c ECE385Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425317959721 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_7_1200mv_85c_slow.svo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_7_1200mv_85c_slow.svo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_7_1200mv_0c_slow.svo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_7_1200mv_0c_slow.svo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_min_1200mv_0c_fast.svo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_min_1200mv_0c_fast.svo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960548 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6.svo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6.svo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960658 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_7_1200mv_85c_v_slow.sdo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_7_1200mv_0c_v_slow.sdo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_min_1200mv_0c_v_fast.sdo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317960977 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab6_v.sdo C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/ simulation " "Generated file ECE385Lab6_v.sdo in folder \"C:/Users/Sunny/Documents/GitHub/ECE385Lab6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1425317961087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425317961146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 02 11:39:21 2015 " "Processing ended: Mon Mar 02 11:39:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425317961146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425317961146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425317961146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425317961146 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425317961743 ""}
